Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3290: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3291: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3292: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3293: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3294: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3295: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3296: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3297: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3298: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3299: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3300: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3301: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3302: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3303: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3304: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4217: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4218: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4219: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4220: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4221: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4222: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4223: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4224: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4225: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4226: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4227: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4228: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4229: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4230: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4231: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5010: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5035: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5060: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5219: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5220: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5221: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5222: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5223: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5224: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5225: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5226: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5227: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5228: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5736: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5761: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5786: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5945: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5946: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5947: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5948: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5949: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5950: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5951: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5952: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5953: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5954: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20983: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20984: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20985: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20986: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20987: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20988: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20989: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20990: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20991: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20992: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20993: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20994: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20995: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20996: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20997: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22038: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22039: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22040: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22041: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22042: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22043: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22044: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22045: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22046: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22047: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22048: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22049: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22050: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22051: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22052: Constant value is truncated to fit in <12> bits.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29816: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29825: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29886: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29927: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30070: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30101: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30129: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30160: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30188: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30219: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30247: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30278: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30306: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30337: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30365: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30396: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30424: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30455: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30483: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30514: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30542: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30573: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30601: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30632: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30660: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30691: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30719: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30750: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30778: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30809: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30837: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30868: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30896: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30927: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30955: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30986: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31014: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31040: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31428: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31480: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31499: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31518: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31542: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31567: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31586: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31605: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31629: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31654: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31673: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31692: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31716: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31836: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31888: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31907: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31926: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31950: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31975: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31994: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32013: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32037: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32062: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32081: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32100: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32124: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32294: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32314: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32381: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32413: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32450: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32482: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32519: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32551: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32725: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32756: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32788: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32825: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32857: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32894: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32926: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33114: Port wbm_rty_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33197: Port I_LOCK_O is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 102: Using initial value of soc_hdmi2usbsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 168: Using initial value of soc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 181: Using initial value of soc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 227: Using initial value of soc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 238: Using initial value of soc_hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 244: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 346: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 359: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 360: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 400: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 401: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 417: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 454: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 482: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 520: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 679: Using initial value of soc_hdmi2usbsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 695: Using initial value of soc_hdmi2usbsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 711: Using initial value of soc_hdmi2usbsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 727: Using initial value of soc_hdmi2usbsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 869: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 883: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 897: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 911: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 988: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1004: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1020: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1036: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1051: Using initial value of soc_hdmi2usbsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1052: Using initial value of soc_hdmi2usbsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1099: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1100: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1116: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1188: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1189: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1205: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1277: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1278: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1294: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1366: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1367: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1383: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1455: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1456: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1472: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1544: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1545: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1561: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1633: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1634: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1650: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1722: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1723: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1739: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1791: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1792: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1793: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1811: Using initial value of soc_hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1812: Using initial value of soc_hdmi2usbsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1827: Using initial value of soc_hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1828: Using initial value of soc_hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1833: Using initial value of soc_hdmi2usbsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1834: Using initial value of soc_hdmi2usbsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1835: Using initial value of soc_hdmi2usbsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1836: Using initial value of soc_hdmi2usbsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1837: Using initial value of soc_hdmi2usbsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1838: Using initial value of soc_hdmi2usbsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1839: Using initial value of soc_hdmi2usbsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1840: Using initial value of soc_hdmi2usbsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1866: Using initial value of soc_hdmi2usbsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1871: Using initial value of soc_hdmi2usbsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1895: Using initial value of soc_hdmi2usbsoc_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1896: Using initial value of soc_hdmi2usbsoc_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1935: Using initial value of soc_hdmi2usbsoc_wdata_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1936: Using initial value of soc_hdmi2usbsoc_wdata_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2003: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2006: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2007: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2018: Using initial value of soc_ethphy_mdio_r since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2041: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2061: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2116: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2152: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2227: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2230: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2231: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2435: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2471: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2472: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2488: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2516: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2520: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2524: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2550: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2551: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2567: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2605: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2618: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2631: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2646: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2710: Using initial value of soc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2714: Using initial value of soc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2722: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2739: Using initial value of soc_hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2747: Using initial value of soc_hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2836: Using initial value of soc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2867: Using initial value of soc_hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2875: Using initial value of soc_hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2964: Using initial value of soc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2995: Using initial value of soc_hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3003: Using initial value of soc_hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3092: Using initial value of soc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3248: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3249: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3405: Using initial value of soc_hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3406: Using initial value of soc_hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3530: Using initial value of soc_hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3531: Using initial value of soc_hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3545: Using initial value of soc_hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3637: Using initial value of soc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3641: Using initial value of soc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3649: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3666: Using initial value of soc_hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3674: Using initial value of soc_hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3763: Using initial value of soc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3794: Using initial value of soc_hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3802: Using initial value of soc_hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3891: Using initial value of soc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3922: Using initial value of soc_hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3930: Using initial value of soc_hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4019: Using initial value of soc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4175: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4176: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4332: Using initial value of soc_hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4333: Using initial value of soc_hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4457: Using initial value of soc_hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4458: Using initial value of soc_hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4472: Using initial value of soc_hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4514: Using initial value of soc_hdmi_out0_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4515: Using initial value of soc_hdmi_out0_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4518: Using initial value of soc_hdmi_out0_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4519: Using initial value of soc_hdmi_out0_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4523: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4524: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4525: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4622: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4623: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4628: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4629: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4643: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4718: Using initial value of soc_hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4737: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4738: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4894: Using initial value of soc_hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4940: Using initial value of soc_hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4944: Using initial value of soc_hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4959: Using initial value of soc_hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4963: Using initial value of soc_hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5080: Using initial value of soc_hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5081: Using initial value of soc_hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5087: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5088: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5102: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5120: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5121: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5135: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5153: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5154: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5168: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5288: Using initial value of soc_hdmi_out1_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5289: Using initial value of soc_hdmi_out1_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5292: Using initial value of soc_hdmi_out1_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5293: Using initial value of soc_hdmi_out1_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5297: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5298: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5299: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5396: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5397: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5402: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5403: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5417: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5492: Using initial value of soc_hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5511: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5512: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5668: Using initial value of soc_hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5806: Using initial value of soc_hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5807: Using initial value of soc_hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5813: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5814: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5828: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5846: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5847: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5861: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5879: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5880: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5894: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6012: Using initial value of soc_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6013: Using initial value of soc_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6016: Using initial value of soc_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6017: Using initial value of soc_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6033: Using initial value of soc_encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6065: Using initial value of soc_encoder_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6139: Using initial value of soc_encoderbuffer_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6195: Using initial value of soc_encoder_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6196: Using initial value of soc_encoder_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6210: Using initial value of soc_encoder_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6228: Using initial value of soc_encoder_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6229: Using initial value of soc_encoder_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6243: Using initial value of soc_encoder_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6261: Using initial value of soc_encoder_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6262: Using initial value of soc_encoder_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6276: Using initial value of soc_encoder_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6294: Using initial value of soc_encoder_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6306: Using initial value of soc_encoder_output_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6307: Using initial value of soc_encoder_output_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6323: Using initial value of soc_encoder_output_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6456: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6457: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6458: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6459: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6460: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6461: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6462: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6463: Using initial value of vns_locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6464: Using initial value of vns_locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6465: Using initial value of vns_locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6466: Using initial value of vns_locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6467: Using initial value of vns_locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6468: Using initial value of vns_locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6469: Using initial value of vns_locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6470: Using initial value of vns_locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6471: Using initial value of vns_locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6472: Using initial value of vns_locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6473: Using initial value of vns_locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6474: Using initial value of vns_locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6475: Using initial value of vns_locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6476: Using initial value of vns_locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6477: Using initial value of vns_locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6478: Using initial value of vns_locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6479: Using initial value of vns_locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6480: Using initial value of vns_locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6481: Using initial value of vns_locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6482: Using initial value of vns_locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6483: Using initial value of vns_locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6484: Using initial value of vns_locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6485: Using initial value of vns_locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6486: Using initial value of vns_locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6487: Using initial value of vns_locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6488: Using initial value of vns_locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6489: Using initial value of vns_locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6490: Using initial value of vns_locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6491: Using initial value of vns_locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6492: Using initial value of vns_locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6493: Using initial value of vns_locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6494: Using initial value of vns_locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6495: Using initial value of vns_locked39 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6496: Using initial value of vns_locked40 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6497: Using initial value of vns_locked41 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6498: Using initial value of vns_locked42 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6499: Using initial value of vns_locked43 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6500: Using initial value of vns_locked44 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6501: Using initial value of vns_locked45 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6502: Using initial value of vns_locked46 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6503: Using initial value of vns_locked47 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29776: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29796: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8700: Assignment to soc_encoderbuffer_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8701: Assignment to soc_encoderbuffer_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8771: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8786: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8800: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8840: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8845: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9063: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9064: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9068: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9114: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9139: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9140: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9144: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9194: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9281: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9282: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9285: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9286: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9309: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9341: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9357: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9377: Assignment to soc_hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9393: Assignment to soc_hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9409: Assignment to soc_hdmi2usbsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9425: Assignment to soc_hdmi2usbsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9798: Assignment to soc_hdmi2usbsoc_sdram_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9803: Assignment to soc_hdmi2usbsoc_sdram_zqcs_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9914: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9915: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9916: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10076: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10077: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10078: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10238: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10239: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10240: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10400: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10401: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10402: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10562: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10563: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10564: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10724: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10725: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10726: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10886: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10887: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10888: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11048: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11049: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11050: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11184: Assignment to soc_hdmi2usbsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11221: Assignment to soc_hdmi2usbsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11460: Assignment to soc_hdmi_out0_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11461: Assignment to soc_hdmi_out1_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11462: Assignment to soc_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11464: Assignment to soc_litedramnativeport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11465: Assignment to soc_litedramnativeport1_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11504: Assignment to soc_litedramnativeport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11505: Assignment to soc_litedramnativeport1_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11558: Assignment to soc_hdmi_out0_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11559: Assignment to soc_hdmi_out0_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11602: Assignment to soc_hdmi_out0_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11668: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11674: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11675: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11696: Assignment to soc_hdmi_out0_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11715: Assignment to soc_hdmi_out0_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11716: Assignment to soc_hdmi_out0_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11759: Assignment to soc_hdmi_out0_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11809: Assignment to soc_hdmi_out1_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11810: Assignment to soc_hdmi_out1_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11853: Assignment to soc_hdmi_out1_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11919: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11925: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11926: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11947: Assignment to soc_hdmi_out1_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11966: Assignment to soc_hdmi_out1_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11967: Assignment to soc_hdmi_out1_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12010: Assignment to soc_hdmi_out1_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12048: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12049: Assignment to soc_hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12119: Assignment to soc_hdmi2usbsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12121: Assignment to soc_hdmi2usbsoc_port_wdata_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12122: Assignment to soc_hdmi2usbsoc_port_wdata_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12126: Assignment to soc_hdmi2usbsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12152: Assignment to soc_hdmi2usbsoc_wdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12159: Assignment to soc_hdmi2usbsoc_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12160: Assignment to soc_hdmi2usbsoc_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12173: Assignment to soc_hdmi2usbsoc_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12199: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12380: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12514: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12560: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12561: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12562: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12734: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12868: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12872: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12903: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12904: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12906: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12907: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12909: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12952: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12996: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12999: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13003: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13006: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13031: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13032: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13166: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13167: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13257: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13258: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13260: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13261: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13262: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13264: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13265: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13267: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13268: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13269: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13275: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13276: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13282: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13283: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13326: Assignment to soc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13327: Assignment to soc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13330: Assignment to soc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13331: Assignment to soc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13343: Assignment to soc_hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13344: Assignment to soc_hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13349: Assignment to soc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13351: Assignment to soc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13671: Assignment to soc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13699: Assignment to soc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13705: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13707: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13720: Assignment to soc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13721: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13722: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13776: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13786: Assignment to soc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13797: Assignment to soc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13845: Assignment to soc_hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13846: Assignment to soc_hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13960: Assignment to soc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13961: Assignment to soc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13964: Assignment to soc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13965: Assignment to soc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13977: Assignment to soc_hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13978: Assignment to soc_hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13983: Assignment to soc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13985: Assignment to soc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14305: Assignment to soc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14333: Assignment to soc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14339: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14341: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14354: Assignment to soc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14355: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14356: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14410: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14420: Assignment to soc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14431: Assignment to soc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14479: Assignment to soc_hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14480: Assignment to soc_hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14630: Assignment to soc_hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14631: Assignment to soc_hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14644: Assignment to soc_hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14712: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14713: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14717: Assignment to soc_hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14718: Assignment to soc_hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14720: Assignment to soc_hdmi_out0_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14750: Assignment to soc_hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14767: Assignment to soc_hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14800: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14802: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14803: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14868: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14869: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14895: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14896: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14922: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14923: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14944: Assignment to soc_hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15033: Assignment to soc_hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15034: Assignment to soc_hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15047: Assignment to soc_hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15115: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15116: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15120: Assignment to soc_hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15121: Assignment to soc_hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15123: Assignment to soc_hdmi_out1_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15153: Assignment to soc_hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15170: Assignment to soc_hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15203: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15205: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15206: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15266: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15267: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15293: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15294: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15320: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15321: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15342: Assignment to soc_hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15367: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15375: Assignment to soc_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15605: Assignment to soc_encoder_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15606: Assignment to soc_encoder_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15655: Assignment to soc_encoder_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15656: Assignment to soc_encoder_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15682: Assignment to soc_encoder_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15683: Assignment to soc_encoder_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15709: Assignment to soc_encoder_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15710: Assignment to soc_encoder_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15730: Assignment to soc_encoder_output_fifo_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15771: Assignment to soc_encoder_streamer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15772: Assignment to soc_encoder_streamer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15808: Assignment to soc_hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15809: Assignment to soc_hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15813: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15841: Assignment to soc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15842: Assignment to soc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15844: Assignment to soc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15845: Assignment to soc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15846: Assignment to soc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15852: Assignment to soc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15853: Assignment to soc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15856: Assignment to soc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15859: Assignment to soc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15860: Assignment to soc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15862: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15863: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15865: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15866: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15867: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15887: Assignment to soc_encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15888: Assignment to soc_encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15912: Assignment to soc_hdmi2usbsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15914: Assignment to soc_hdmi2usbsoc_ctrl_reset_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15917: Assignment to vns_hdmi2usbsoc_csrbank0_scratch3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15920: Assignment to vns_hdmi2usbsoc_csrbank0_scratch2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15923: Assignment to vns_hdmi2usbsoc_csrbank0_scratch1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15926: Assignment to vns_hdmi2usbsoc_csrbank0_scratch0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15927: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15928: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15929: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15930: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15931: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15932: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15933: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15934: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15935: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15936: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15937: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15947: Assignment to soc_hdmi2usbsoc_ctrl_bus_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15951: Assignment to vns_hdmi2usbsoc_csrbank1_base3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15954: Assignment to vns_hdmi2usbsoc_csrbank1_base2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15957: Assignment to vns_hdmi2usbsoc_csrbank1_base1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15960: Assignment to vns_hdmi2usbsoc_csrbank1_base0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15963: Assignment to vns_hdmi2usbsoc_csrbank1_h_width1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15966: Assignment to vns_hdmi2usbsoc_csrbank1_h_width0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15969: Assignment to vns_hdmi2usbsoc_csrbank1_v_width1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15972: Assignment to vns_hdmi2usbsoc_csrbank1_v_width0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15975: Assignment to soc_encoder_reader_start_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15976: Assignment to vns_hdmi2usbsoc_csrbank1_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15977: Assignment to vns_hdmi2usbsoc_csrbank1_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15988: Assignment to soc_encoder_reader_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15990: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15991: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15993: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15994: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15995: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15996: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15997: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15998: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15999: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16000: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16001: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16002: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16003: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16005: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16006: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16007: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16008: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16009: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16010: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16011: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16012: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16013: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16014: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16015: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16017: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16018: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16019: Assignment to soc_ethmac_writer_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16022: Assignment to soc_ethmac_writer_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16025: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16026: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16028: Assignment to soc_ethmac_reader_start_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16029: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16030: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16032: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16033: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16037: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_slot0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16040: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16043: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_length0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16044: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16045: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16046: Assignment to soc_ethmac_reader_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16049: Assignment to soc_ethmac_reader_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16052: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16053: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16054: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16056: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16057: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16058: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16059: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16060: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16061: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16062: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16063: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16064: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16065: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16066: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16068: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16069: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16070: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16071: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16072: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16073: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16074: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16075: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16076: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16077: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16078: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16081: Assignment to soc_ethmac_writer_slot_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16086: Assignment to soc_ethmac_writer_length_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16091: Assignment to soc_ethmac_writer_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16094: Assignment to soc_ethmac_reader_ready_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16096: Assignment to soc_ethmac_reader_level_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16102: Assignment to soc_ethmac_preamble_crc_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16107: Assignment to soc_ethmac_preamble_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16112: Assignment to soc_ethmac_crc_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16116: Assignment to vns_hdmi2usbsoc_csrbank3_crg_reset0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16119: Assignment to vns_hdmi2usbsoc_csrbank3_mdio_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16120: Assignment to vns_hdmi2usbsoc_csrbank3_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16121: Assignment to vns_hdmi2usbsoc_csrbank3_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16124: Assignment to soc_ethphy_mdio_mdc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16125: Assignment to soc_ethphy_mdio_oe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16126: Assignment to soc_ethphy_mdio_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16129: Assignment to soc_ethphy_mdio_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16131: Assignment to vns_hdmi2usbsoc_csrbank4_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16132: Assignment to vns_hdmi2usbsoc_csrbank4_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16136: Assignment to vns_hdmi2usbsoc_csrbank4_leds_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16138: Assignment to soc_front_panel_switches_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16151: Assignment to vns_hdmi2usbsoc_csrbank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16152: Assignment to vns_hdmi2usbsoc_csrbank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16156: Assignment to vns_hdmi2usbsoc_csrbank5_edid_hpd_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16159: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_reset0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16160: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16161: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16165: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_adr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16166: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16167: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16168: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16169: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16170: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16174: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_w1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16177: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16178: Assignment to soc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16180: Assignment to soc_hdmi_in0_pll_read_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16181: Assignment to soc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16183: Assignment to soc_hdmi_in0_pll_write_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16184: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16185: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16189: Assignment to soc_hdmi_in0_s6datacapture0_dly_ctl_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16190: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16191: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16193: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16194: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16196: Assignment to soc_hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16198: Assignment to soc_hdmi_in0_s6datacapture0_phase_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16199: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16200: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16202: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16203: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16205: Assignment to soc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16207: Assignment to soc_hdmi_in0_wer0_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16208: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16209: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16210: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16211: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16212: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16213: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16214: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16215: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16219: Assignment to soc_hdmi_in0_s6datacapture1_dly_ctl_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16220: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16221: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16223: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16224: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16226: Assignment to soc_hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16228: Assignment to soc_hdmi_in0_s6datacapture1_phase_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16229: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16230: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16232: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16233: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16235: Assignment to soc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16237: Assignment to soc_hdmi_in0_wer1_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16238: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16239: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16240: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16241: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16242: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16243: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16244: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16245: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16249: Assignment to soc_hdmi_in0_s6datacapture2_dly_ctl_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16250: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16251: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16253: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16254: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16256: Assignment to soc_hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16258: Assignment to soc_hdmi_in0_s6datacapture2_phase_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16259: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16260: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16262: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16263: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16265: Assignment to soc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16267: Assignment to soc_hdmi_in0_wer2_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16268: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16269: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16270: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16271: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16272: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16273: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16274: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16275: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16277: Assignment to vns_hdmi2usbsoc_csrbank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16278: Assignment to vns_hdmi2usbsoc_csrbank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16280: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16281: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16282: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16283: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16284: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16286: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16287: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16288: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16289: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16290: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16292: Assignment to soc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16294: Assignment to soc_hdmi_in0_frame_overflow_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16297: Assignment to vns_hdmi2usbsoc_csrbank5_dma_frame_size3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16300: Assignment to vns_hdmi2usbsoc_csrbank5_dma_frame_size2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16303: Assignment to vns_hdmi2usbsoc_csrbank5_dma_frame_size1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16306: Assignment to vns_hdmi2usbsoc_csrbank5_dma_frame_size0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16309: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot0_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16312: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot0_address3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16315: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot0_address2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16318: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16321: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16324: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot1_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16327: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot1_address3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16330: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot1_address2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16333: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot1_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16336: Assignment to vns_hdmi2usbsoc_csrbank5_dma_slot1_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16337: Assignment to soc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16338: Assignment to soc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16339: Assignment to soc_hdmi_in0_dma_slot_array_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16342: Assignment to soc_hdmi_in0_dma_slot_array_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16345: Assignment to vns_hdmi2usbsoc_csrbank5_dma_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16347: Assignment to soc_hdmi_in0_edid_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16351: Assignment to soc_hdmi_in0_locked_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16355: Assignment to soc_hdmi_in0_pll_dat_r_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16359: Assignment to soc_hdmi_in0_pll_drdy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16361: Assignment to soc_hdmi_in0_s6datacapture0_dly_busy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16363: Assignment to soc_hdmi_in0_s6datacapture0_phase_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16365: Assignment to soc_hdmi_in0_charsync0_char_synced_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16367: Assignment to soc_hdmi_in0_charsync0_ctl_pos_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16371: Assignment to soc_hdmi_in0_wer0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16373: Assignment to soc_hdmi_in0_s6datacapture1_dly_busy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16375: Assignment to soc_hdmi_in0_s6datacapture1_phase_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16377: Assignment to soc_hdmi_in0_charsync1_char_synced_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16379: Assignment to soc_hdmi_in0_charsync1_ctl_pos_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16383: Assignment to soc_hdmi_in0_wer1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16385: Assignment to soc_hdmi_in0_s6datacapture2_dly_busy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16387: Assignment to soc_hdmi_in0_s6datacapture2_phase_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16389: Assignment to soc_hdmi_in0_charsync2_char_synced_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16391: Assignment to soc_hdmi_in0_charsync2_ctl_pos_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16395: Assignment to soc_hdmi_in0_wer2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16397: Assignment to soc_hdmi_in0_chansync_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16400: Assignment to soc_hdmi_in0_resdetection_hres_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16403: Assignment to soc_hdmi_in0_resdetection_vres_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16420: Assignment to vns_hdmi2usbsoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16421: Assignment to vns_hdmi2usbsoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16422: Assignment to vns_hdmi2usbsoc_csrbank6_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16423: Assignment to vns_hdmi2usbsoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16424: Assignment to vns_hdmi2usbsoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16425: Assignment to vns_hdmi2usbsoc_csrbank6_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16426: Assignment to vns_hdmi2usbsoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16427: Assignment to vns_hdmi2usbsoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16428: Assignment to vns_hdmi2usbsoc_csrbank6_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16429: Assignment to vns_hdmi2usbsoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16430: Assignment to vns_hdmi2usbsoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16436: Assignment to soc_hdmi_in0_freq_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16448: Assignment to vns_hdmi2usbsoc_csrbank7_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16449: Assignment to vns_hdmi2usbsoc_csrbank7_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16453: Assignment to vns_hdmi2usbsoc_csrbank7_edid_hpd_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16456: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_reset0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16457: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16458: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16462: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_adr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16463: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16464: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16465: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16466: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16467: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16471: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_w1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16474: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16475: Assignment to soc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16477: Assignment to soc_hdmi_in1_pll_read_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16478: Assignment to soc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16480: Assignment to soc_hdmi_in1_pll_write_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16481: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16482: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16486: Assignment to soc_hdmi_in1_s6datacapture0_dly_ctl_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16487: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16488: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16490: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16491: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16493: Assignment to soc_hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16495: Assignment to soc_hdmi_in1_s6datacapture0_phase_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16496: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16497: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16499: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16500: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16502: Assignment to soc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16504: Assignment to soc_hdmi_in1_wer0_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16505: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16506: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16507: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16508: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16509: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16510: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16511: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16512: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16516: Assignment to soc_hdmi_in1_s6datacapture1_dly_ctl_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16517: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16518: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16520: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16521: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16523: Assignment to soc_hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16525: Assignment to soc_hdmi_in1_s6datacapture1_phase_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16526: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16527: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16529: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16530: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16532: Assignment to soc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16534: Assignment to soc_hdmi_in1_wer1_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16535: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16536: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16537: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16538: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16539: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16540: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16541: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16542: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16546: Assignment to soc_hdmi_in1_s6datacapture2_dly_ctl_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16547: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16548: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16550: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16551: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16553: Assignment to soc_hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16555: Assignment to soc_hdmi_in1_s6datacapture2_phase_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16556: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16557: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16559: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16560: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16562: Assignment to soc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16564: Assignment to soc_hdmi_in1_wer2_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16565: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16566: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16567: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16568: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16569: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16570: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16571: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16572: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16574: Assignment to vns_hdmi2usbsoc_csrbank7_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16575: Assignment to vns_hdmi2usbsoc_csrbank7_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16577: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16578: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16579: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16580: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16581: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16583: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16584: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16585: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16586: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16587: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16589: Assignment to soc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16591: Assignment to soc_hdmi_in1_frame_overflow_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16594: Assignment to vns_hdmi2usbsoc_csrbank7_dma_frame_size3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16597: Assignment to vns_hdmi2usbsoc_csrbank7_dma_frame_size2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16600: Assignment to vns_hdmi2usbsoc_csrbank7_dma_frame_size1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16603: Assignment to vns_hdmi2usbsoc_csrbank7_dma_frame_size0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16606: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot0_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16609: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot0_address3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16612: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot0_address2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16615: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16618: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16621: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot1_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16624: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot1_address3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16627: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot1_address2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16630: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot1_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16633: Assignment to vns_hdmi2usbsoc_csrbank7_dma_slot1_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16634: Assignment to soc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16635: Assignment to soc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16636: Assignment to soc_hdmi_in1_dma_slot_array_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16639: Assignment to soc_hdmi_in1_dma_slot_array_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16642: Assignment to vns_hdmi2usbsoc_csrbank7_dma_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16644: Assignment to soc_hdmi_in1_edid_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16648: Assignment to soc_hdmi_in1_locked_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16652: Assignment to soc_hdmi_in1_pll_dat_r_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16656: Assignment to soc_hdmi_in1_pll_drdy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16658: Assignment to soc_hdmi_in1_s6datacapture0_dly_busy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16660: Assignment to soc_hdmi_in1_s6datacapture0_phase_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16662: Assignment to soc_hdmi_in1_charsync0_char_synced_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16664: Assignment to soc_hdmi_in1_charsync0_ctl_pos_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16668: Assignment to soc_hdmi_in1_wer0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16670: Assignment to soc_hdmi_in1_s6datacapture1_dly_busy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16672: Assignment to soc_hdmi_in1_s6datacapture1_phase_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16674: Assignment to soc_hdmi_in1_charsync1_char_synced_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16676: Assignment to soc_hdmi_in1_charsync1_ctl_pos_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16680: Assignment to soc_hdmi_in1_wer1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16682: Assignment to soc_hdmi_in1_s6datacapture2_dly_busy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16684: Assignment to soc_hdmi_in1_s6datacapture2_phase_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16686: Assignment to soc_hdmi_in1_charsync2_char_synced_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16688: Assignment to soc_hdmi_in1_charsync2_ctl_pos_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16692: Assignment to soc_hdmi_in1_wer2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16694: Assignment to soc_hdmi_in1_chansync_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16697: Assignment to soc_hdmi_in1_resdetection_hres_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16700: Assignment to soc_hdmi_in1_resdetection_vres_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16717: Assignment to vns_hdmi2usbsoc_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16718: Assignment to vns_hdmi2usbsoc_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16719: Assignment to vns_hdmi2usbsoc_csrbank8_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16720: Assignment to vns_hdmi2usbsoc_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16721: Assignment to vns_hdmi2usbsoc_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16722: Assignment to vns_hdmi2usbsoc_csrbank8_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16723: Assignment to vns_hdmi2usbsoc_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16724: Assignment to vns_hdmi2usbsoc_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16725: Assignment to vns_hdmi2usbsoc_csrbank8_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16726: Assignment to vns_hdmi2usbsoc_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16727: Assignment to vns_hdmi2usbsoc_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16733: Assignment to soc_hdmi_in1_freq_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16737: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16738: Assignment to soc_hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16740: Assignment to soc_hdmi_out0_core_underflow_update_underflow_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16741: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16742: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16743: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16744: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16745: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16746: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16747: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16748: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16749: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16750: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16751: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16755: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16758: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16761: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hres0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16764: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_start1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16767: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_start0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16770: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_end1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16773: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_end0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16776: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hscan1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16779: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_hscan0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16782: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16785: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vres0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16788: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_start1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16791: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_start0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16794: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_end1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16797: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_end0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16800: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vscan1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16803: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_vscan0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16806: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_base3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16809: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_base2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16812: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_base1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16815: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_base0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16818: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_length3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16821: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_length2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16824: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16827: Assignment to vns_hdmi2usbsoc_csrbank9_core_initiator_length0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16830: Assignment to vns_hdmi2usbsoc_csrbank9_core_dma_delay_base3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16833: Assignment to vns_hdmi2usbsoc_csrbank9_core_dma_delay_base2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16836: Assignment to vns_hdmi2usbsoc_csrbank9_core_dma_delay_base1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16839: Assignment to vns_hdmi2usbsoc_csrbank9_core_dma_delay_base0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16842: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_cmd_data1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16845: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_cmd_data0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16846: Assignment to soc_hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16848: Assignment to soc_hdmi_out0_driver_clocking_send_cmd_data_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16849: Assignment to soc_hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16851: Assignment to soc_hdmi_out0_driver_clocking_send_go_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16852: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16853: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16857: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_reset0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16860: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_adr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16861: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16862: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16863: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16864: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16865: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16869: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_w1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16872: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16873: Assignment to soc_hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16875: Assignment to soc_hdmi_out0_driver_clocking_pll_read_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16876: Assignment to soc_hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16878: Assignment to soc_hdmi_out0_driver_clocking_pll_write_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16879: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16880: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16884: Assignment to vns_hdmi2usbsoc_csrbank9_i2c_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16885: Assignment to vns_hdmi2usbsoc_csrbank9_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16886: Assignment to vns_hdmi2usbsoc_csrbank9_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16893: Assignment to soc_hdmi_out0_core_underflow_counter_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16926: Assignment to soc_hdmi_out0_driver_clocking_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16931: Assignment to soc_hdmi_out0_driver_clocking_pll_dat_r_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16935: Assignment to soc_hdmi_out0_driver_clocking_pll_drdy_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16938: Assignment to soc_i2c0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16942: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16943: Assignment to soc_hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16945: Assignment to soc_hdmi_out1_core_underflow_update_underflow_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16946: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16947: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16948: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16949: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16950: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16951: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16952: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16953: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16954: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16955: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16956: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16960: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16963: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16966: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hres0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16969: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_start1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16972: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_start0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16975: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_end1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16978: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_end0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16981: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hscan1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16984: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_hscan0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16987: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vres1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16990: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vres0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16993: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_start1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16996: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_start0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16999: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_end1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17002: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_end0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17005: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vscan1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17008: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_vscan0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17011: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_base3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17014: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_base2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17017: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_base1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17020: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_base0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17023: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_length3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17026: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_length2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17029: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17032: Assignment to vns_hdmi2usbsoc_csrbank10_core_initiator_length0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17035: Assignment to vns_hdmi2usbsoc_csrbank10_core_dma_delay_base3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17038: Assignment to vns_hdmi2usbsoc_csrbank10_core_dma_delay_base2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17041: Assignment to vns_hdmi2usbsoc_csrbank10_core_dma_delay_base1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17044: Assignment to vns_hdmi2usbsoc_csrbank10_core_dma_delay_base0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17047: Assignment to vns_hdmi2usbsoc_csrbank10_i2c_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17048: Assignment to vns_hdmi2usbsoc_csrbank10_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17049: Assignment to vns_hdmi2usbsoc_csrbank10_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17056: Assignment to soc_hdmi_out1_core_underflow_counter_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17088: Assignment to soc_i2c1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17098: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17099: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17100: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17101: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17102: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17103: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17104: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17105: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17106: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17107: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17108: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17109: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17110: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17111: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17112: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17113: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17114: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17115: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17116: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17117: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17118: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17119: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17120: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17122: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17123: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17124: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit19_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17125: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17126: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17127: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit18_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17128: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17129: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17130: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit17_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17131: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17132: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17133: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit16_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17134: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17135: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17136: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit15_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17137: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17138: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17139: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit14_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17140: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17141: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17142: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit13_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17143: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17144: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17145: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit12_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17146: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17147: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17148: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit11_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17149: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17150: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17151: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit10_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17152: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17153: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17154: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit9_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17155: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17156: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17157: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit8_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17158: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17159: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17160: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17161: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17162: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17163: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17164: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17165: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17166: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17167: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17168: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17169: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17170: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17171: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17172: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17173: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17174: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17175: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17176: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17177: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17178: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17179: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17180: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17182: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17183: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17184: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17185: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17186: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17187: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17188: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17189: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17190: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17191: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17192: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17193: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17194: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17195: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17196: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17197: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17198: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17199: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17200: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17201: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17202: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17203: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17204: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17206: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17207: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17208: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17209: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17210: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17211: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17212: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17213: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17214: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17215: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17216: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17217: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17218: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17219: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17220: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17221: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17222: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17223: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17224: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17225: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17226: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17227: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17228: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17238: Assignment to soc_dna_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17259: Assignment to soc_git_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17268: Assignment to soc_platform_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17277: Assignment to soc_target_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17281: Assignment to vns_hdmi2usbsoc_csrbank12_master_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17282: Assignment to vns_hdmi2usbsoc_csrbank12_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17283: Assignment to vns_hdmi2usbsoc_csrbank12_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17287: Assignment to vns_hdmi2usbsoc_csrbank12_fx2_reset_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17290: Assignment to vns_hdmi2usbsoc_csrbank12_fx2_hack_shift_reg0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17293: Assignment to vns_hdmi2usbsoc_csrbank12_fx2_hack_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17296: Assignment to vns_hdmi2usbsoc_csrbank12_fx2_hack_slave_addr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17299: Assignment to vns_hdmi2usbsoc_csrbank12_mux_sel0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17302: Assignment to soc_opsis_i2c_master_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17311: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_control0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17314: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17315: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17317: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17320: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17323: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17326: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17329: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17332: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17335: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17338: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17339: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17340: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17341: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17342: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17343: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17344: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17345: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17346: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17347: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17348: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17349: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17353: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17354: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17356: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17359: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17362: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17365: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17368: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17371: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17374: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17377: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17378: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17379: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17380: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17381: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17382: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17383: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17384: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17385: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17386: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17387: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17388: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17392: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17393: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17395: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector2_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17398: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17401: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17404: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17407: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17410: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17413: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17416: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17417: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17418: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17419: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17420: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17421: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17422: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17423: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17424: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17425: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17426: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17427: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17431: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17432: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17434: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector3_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17437: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17440: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17443: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17446: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17449: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17452: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17455: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17456: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17457: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17458: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17459: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17460: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17461: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17462: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17463: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17464: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17465: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17466: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17468: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17470: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17471: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17472: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17473: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17474: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17475: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17476: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17477: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17478: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17480: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17481: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17482: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17483: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17484: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17485: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17486: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17487: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17489: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17490: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17505: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17518: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17531: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17544: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17548: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_nreads_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17552: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_nwrites_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17554: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_data_width_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17558: Assignment to vns_hdmi2usbsoc_csrbank14_bitbang0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17559: Assignment to vns_hdmi2usbsoc_csrbank14_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17560: Assignment to vns_hdmi2usbsoc_csrbank14_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17564: Assignment to vns_hdmi2usbsoc_csrbank14_bitbang_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17567: Assignment to soc_spiflash_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17572: Assignment to vns_hdmi2usbsoc_csrbank15_load3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17575: Assignment to vns_hdmi2usbsoc_csrbank15_load2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17578: Assignment to vns_hdmi2usbsoc_csrbank15_load1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17581: Assignment to vns_hdmi2usbsoc_csrbank15_load0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17584: Assignment to vns_hdmi2usbsoc_csrbank15_reload3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17587: Assignment to vns_hdmi2usbsoc_csrbank15_reload2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17590: Assignment to vns_hdmi2usbsoc_csrbank15_reload1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17593: Assignment to vns_hdmi2usbsoc_csrbank15_reload0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17596: Assignment to vns_hdmi2usbsoc_csrbank15_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17599: Assignment to vns_hdmi2usbsoc_csrbank15_update_value0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17600: Assignment to vns_hdmi2usbsoc_csrbank15_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17601: Assignment to vns_hdmi2usbsoc_csrbank15_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17602: Assignment to vns_hdmi2usbsoc_csrbank15_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17603: Assignment to vns_hdmi2usbsoc_csrbank15_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17604: Assignment to vns_hdmi2usbsoc_csrbank15_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17605: Assignment to vns_hdmi2usbsoc_csrbank15_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17606: Assignment to vns_hdmi2usbsoc_csrbank15_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17607: Assignment to vns_hdmi2usbsoc_csrbank15_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17608: Assignment to vns_hdmi2usbsoc_csrbank15_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17609: Assignment to vns_hdmi2usbsoc_csrbank15_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17610: Assignment to vns_hdmi2usbsoc_csrbank15_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17612: Assignment to soc_hdmi2usbsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17613: Assignment to soc_hdmi2usbsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17614: Assignment to soc_hdmi2usbsoc_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17617: Assignment to soc_hdmi2usbsoc_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17620: Assignment to vns_hdmi2usbsoc_csrbank15_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17635: Assignment to soc_hdmi2usbsoc_value_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17640: Assignment to soc_suart_rxtx_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17641: Assignment to vns_hdmi2usbsoc_csrbank16_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17642: Assignment to vns_hdmi2usbsoc_csrbank16_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17644: Assignment to vns_hdmi2usbsoc_csrbank16_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17645: Assignment to vns_hdmi2usbsoc_csrbank16_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17647: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17648: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17649: Assignment to soc_suart_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17652: Assignment to soc_suart_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17655: Assignment to vns_hdmi2usbsoc_csrbank16_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17657: Assignment to soc_suart_txfull_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17659: Assignment to soc_suart_rxempty_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17704: Assignment to vns_hdmi2usbsoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 17724: Assignment to vns_hdmi2usbsoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19767: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19767: Assignment to vns_xilinxmultiregimpl22 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19781: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19781: Assignment to vns_xilinxmultiregimpl35 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19795: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19795: Assignment to vns_xilinxmultiregimpl48 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19823: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19823: Assignment to vns_xilinxmultiregimpl73 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19837: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19837: Assignment to vns_xilinxmultiregimpl86 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19851: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19851: Assignment to vns_xilinxmultiregimpl99 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19887: Assignment to soc_encoder_fdct_data_d5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20053: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20307: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20407: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20507: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20772: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20788: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20797: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20806: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20251: Assignment to soc_hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21290: Assignment to soc_hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21362: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21462: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21562: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21827: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21843: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21852: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21861: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21306: Assignment to soc_hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22345: Assignment to soc_hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22606: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22607: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22608: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22615: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22624: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22633: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22356: Assignment to soc_hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23065: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23066: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23067: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23074: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23083: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23092: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22815: Assignment to soc_hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23317: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23318: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23283: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23391: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23588: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 24915: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23354: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29859: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29862: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29957: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29973: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29990: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31077: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31091: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31105: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31119: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31133: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31147: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31161: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31175: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31260: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31276: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31292: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31306: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31322: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31338: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31352: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31746: Assignment to soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31760: Assignment to soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31774: Assignment to soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31790: Assignment to soc_hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31804: Assignment to soc_hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32154: Assignment to soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32168: Assignment to soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32182: Assignment to soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32198: Assignment to soc_hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32212: Assignment to soc_hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32228: Assignment to soc_hdmi_out0_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32244: Assignment to soc_hdmi_out0_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32258: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32274: Assignment to soc_hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32291: Assignment to soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32599: Assignment to soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32613: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32627: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32631: Assignment to soc_i2c0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32649: Assignment to soc_hdmi_out1_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32665: Assignment to soc_hdmi_out1_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32679: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32695: Assignment to soc_hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32712: Assignment to soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32974: Assignment to soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32988: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33002: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33006: Assignment to soc_i2c1_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33022: Assignment to soc_encoder_reader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33038: Assignment to soc_encoder_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33052: Assignment to soc_encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33066: Assignment to soc_encoder_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33080: Assignment to soc_encoder_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33094: Assignment to soc_encoder_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33111: Assignment to soc_encoder_output_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33115: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33132: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 213: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 232: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33142: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33177: Assignment to soc_encoder_streamer_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33187: Size mismatch in connection of port <fx2_data>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 33312: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3489: Net <soc_hdmi_in0_dma_slot_array_slot0_address_dat_w[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3505: Net <soc_hdmi_in0_dma_slot_array_slot1_address_dat_w[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4416: Net <soc_hdmi_in1_dma_slot_array_slot0_address_dat_w[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4432: Net <soc_hdmi_in1_dma_slot_array_slot1_address_dat_w[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6350: Net <soc_encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_encoder_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_encoder_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_encoder_streamer_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_encoder_streamer_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl123_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl124_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl124_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl124_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl124_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl125_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl125_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl125_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl125_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl126_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl126_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl126_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl126_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl127_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl127_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl127_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl127_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl130_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl130_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl130_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl130_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl131_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl131_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl131_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl131_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl132_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl132_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl132_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl132_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl133_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl133_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl133_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl133_regs1>.
    Set property "KEEP = TRUE" for signal <encoder_clk>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "KEEP = TRUE" for signal <usb_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl128_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl128_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl128_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl128_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl129_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl129_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl129_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl129_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out1_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 31228: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 31228: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 31228: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 31228: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 31228: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 31228: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33114: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33140: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33140: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33140: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33140: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33140: Output port <fdct_fifo_dval_o> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33199: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33199: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33199: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33199: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33199: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 33199: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <soc_hdmi_in0_dma_slot_array_slot0_address_dat_w<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <soc_hdmi_in0_dma_slot_array_slot1_address_dat_w<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <soc_hdmi_in1_dma_slot_array_slot0_address_dat_w<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <soc_hdmi_in1_dma_slot_array_slot1_address_dat_w<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'soc_encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 12x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x131-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x130-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x21-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x21-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x21-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x130-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x27-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x130-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x162-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x18-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x10-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x10-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x10-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x27-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x130-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x162-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x18-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Found 16x130-bit dual-port RAM <Mram_storage_41> for signal <storage_41>.
    Found 4x130-bit dual-port RAM <Mram_storage_42> for signal <storage_42>.
    Found 16x128-bit dual-port RAM <Mram_mem_7> for signal <mem_7>.
    Found 4x10-bit dual-port RAM <Mram_storage_43> for signal <storage_43>.
    Found 4x10-bit dual-port RAM <Mram_storage_44> for signal <storage_44>.
    Found 4x10-bit dual-port RAM <Mram_storage_45> for signal <storage_45>.
    Found 1024x10-bit dual-port RAM <Mram_storage_46> for signal <storage_46>.
    Found 4x10-bit dual-port RAM <Mram_storage_47> for signal <storage_47>.
    Register <soc_hdmi_in0_frame_next_de0> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_de_r> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Register <memadr_22> equivalent to <memadr_15> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_hdmi_in0_frame_vsync_r> equivalent to <soc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_13> equivalent to <memadr_11> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <soc_hdmi_out0_next_s12> equivalent to <soc_hdmi_out0_de_r> has been removed
    Register <soc_hdmi_in1_frame_next_de0> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_de_r> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_out1_next_s12> equivalent to <soc_hdmi_out1_de_r> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_ethphy_source_valid> equivalent to <soc_ethphy_rx_dv_d> has been removed
    Register <soc_hdmi_in1_frame_vsync_r> equivalent to <soc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <soc_encoder_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_encoderbuffer_write_sel>.
    Found 1-bit register for signal <soc_encoderbuffer_read_sel>.
    Found 3-bit register for signal <soc_encoderbuffer_v_write>.
    Found 3-bit register for signal <soc_encoderbuffer_h_read>.
    Found 3-bit register for signal <soc_encoderbuffer_v_read>.
    Found 1-bit register for signal <soc_encoderbuffer_sink_ready>.
    Found 1-bit register for signal <soc_encoderbuffer_source_valid>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d1>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d2>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d3>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d4>.
    Found 1-bit register for signal <soc_encoder_parity_in>.
    Found 1-bit register for signal <soc_encoder_parity_out>.
    Found 2-bit register for signal <soc_encoder_y_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_y_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_y_fifo_level>.
    Found 2-bit register for signal <soc_encoder_cb_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_cb_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_cb_fifo_level>.
    Found 2-bit register for signal <soc_encoder_cr_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_cr_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_cr_fifo_level>.
    Found 1-bit register for signal <soc_encoder_output_fifo_readable>.
    Found 10-bit register for signal <soc_encoder_output_fifo_produce>.
    Found 10-bit register for signal <soc_encoder_output_fifo_consume>.
    Found 11-bit register for signal <soc_encoder_output_fifo_level0>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter0_q>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl130_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl130_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl133_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl133_regs1>.
    Found 1-bit register for signal <soc_ethphy_rx_dv_d>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_q_binary>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_q>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <soc_hdmi_in0_frame_pack_counter>.
    Found 128-bit register for signal <soc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl57_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs1>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs1>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_q_binary>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_q>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <soc_hdmi_in1_frame_pack_counter>.
    Found 128-bit register for signal <soc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl108_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl110_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl110_regs1>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_counter>.
    Found 8-bit register for signal <soc_hdmi_out0_dram_port_rdata_chunk>.
    Found 2-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <soc_hdmi_out0_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out0_de_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <soc_hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out0_r>.
    Found 12-bit register for signal <soc_hdmi_out0_g>.
    Found 12-bit register for signal <soc_hdmi_out0_b>.
    Found 8-bit register for signal <soc_hdmi_out0_source_r>.
    Found 8-bit register for signal <soc_hdmi_out0_source_g>.
    Found 8-bit register for signal <soc_hdmi_out0_source_b>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl114_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl115_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl115_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl117_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl117_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl120_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl120_regs1>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_counter>.
    Found 8-bit register for signal <soc_hdmi_out1_dram_port_rdata_chunk>.
    Found 2-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <soc_hdmi_out1_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out1_de_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <soc_hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out1_r>.
    Found 12-bit register for signal <soc_hdmi_out1_g>.
    Found 12-bit register for signal <soc_hdmi_out1_b>.
    Found 8-bit register for signal <soc_hdmi_out1_source_r>.
    Found 8-bit register for signal <soc_hdmi_out1_source_g>.
    Found 8-bit register for signal <soc_hdmi_out1_source_b>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl123_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl124_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl124_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl126_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl126_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl129_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl129_regs1>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sram_bus_ack>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_value>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_value_status>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_zero_pending>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_zero_old_trigger>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_hdmi2usbsoc_sdram_timer_count1>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_postponer_req_o>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_postponer_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_sequencer_count>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_sequencer_done1>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_sequencer_counter>.
    Found 26-bit register for signal <soc_hdmi2usbsoc_sdram_zqcs_timer_count1>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_zqcs_executer_done>.
    Found 5-bit register for signal <soc_hdmi2usbsoc_sdram_zqcs_executer_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_wdata_ready2>.
    Found 1-bit register for signal <vns_new_master_wdata_ready3>.
    Found 1-bit register for signal <vns_new_master_wdata_ready4>.
    Found 1-bit register for signal <vns_new_master_wdata_ready5>.
    Found 1-bit register for signal <vns_new_master_wdata_ready6>.
    Found 1-bit register for signal <vns_new_master_wdata_ready7>.
    Found 1-bit register for signal <vns_new_master_wdata_ready8>.
    Found 1-bit register for signal <vns_new_master_wdata_ready9>.
    Found 1-bit register for signal <vns_new_master_wdata_ready10>.
    Found 1-bit register for signal <vns_new_master_wdata_ready11>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid15>.
    Found 1-bit register for signal <vns_new_master_rdata_valid16>.
    Found 1-bit register for signal <vns_new_master_rdata_valid17>.
    Found 1-bit register for signal <vns_new_master_rdata_valid18>.
    Found 1-bit register for signal <vns_new_master_rdata_valid19>.
    Found 1-bit register for signal <vns_new_master_rdata_valid20>.
    Found 1-bit register for signal <vns_new_master_rdata_valid21>.
    Found 1-bit register for signal <vns_new_master_rdata_valid22>.
    Found 1-bit register for signal <vns_new_master_rdata_valid23>.
    Found 1-bit register for signal <vns_new_master_rdata_valid24>.
    Found 1-bit register for signal <vns_new_master_rdata_valid25>.
    Found 1-bit register for signal <vns_new_master_rdata_valid26>.
    Found 1-bit register for signal <vns_new_master_rdata_valid27>.
    Found 1-bit register for signal <vns_new_master_rdata_valid28>.
    Found 1-bit register for signal <vns_new_master_rdata_valid29>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <vns_roundrobin0_grant>.
    Found 3-bit register for signal <vns_roundrobin1_grant>.
    Found 3-bit register for signal <vns_roundrobin2_grant>.
    Found 3-bit register for signal <vns_roundrobin3_grant>.
    Found 3-bit register for signal <vns_roundrobin4_grant>.
    Found 3-bit register for signal <vns_roundrobin5_grant>.
    Found 3-bit register for signal <vns_roundrobin6_grant>.
    Found 3-bit register for signal <vns_roundrobin7_grant>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_count>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in0_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <vns_edid0_state>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma0_state>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_period_counter>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_gray_decoder_o>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_sampler_i_d>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_sampler_counter>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_sampler_value>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in1_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <vns_edid1_state>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma1_state>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_period_counter>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_gray_decoder_o>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_sampler_i_d>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_sampler_counter>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_sampler_value>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_i>.
    Found 32-bit register for signal <soc_encoder_reader_base>.
    Found 16-bit register for signal <soc_encoder_reader_h>.
    Found 16-bit register for signal <soc_encoder_reader_v>.
    Found 5-bit register for signal <soc_encoder_reader_rsv_level>.
    Found 4-bit register for signal <soc_encoder_reader_fifo_produce>.
    Found 4-bit register for signal <soc_encoder_reader_fifo_consume>.
    Found 5-bit register for signal <soc_encoder_reader_fifo_level>.
    Found 1-bit register for signal <soc_encoder_reader_sink_sink_valid>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter0_q>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_grant>.
    Found 7-bit register for signal <vns_hdmi2usbsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_hdmi2usbsoc_count>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<31>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<30>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<29>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<28>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<27>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<26>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<25>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<24>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<23>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<22>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<21>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<20>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<19>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<18>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<17>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<16>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<15>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<14>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<13>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<12>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<11>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<10>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<9>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<8>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<7>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<6>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<5>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<4>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<3>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<2>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<1>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage<0>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<15>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<14>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<13>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<12>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<11>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<10>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<9>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<8>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<7>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<6>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<5>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<4>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<3>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<2>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<1>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage<0>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<15>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<14>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<13>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<12>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<11>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<10>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<9>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<8>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<7>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<6>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<5>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<4>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<3>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<2>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<1>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface4_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_hpd_en>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_reset_storage>.
    Found 5-bit register for signal <soc_hdmi_in0_pll_adr_storage>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage<0>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<27>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<26>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<25>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<24>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<23>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<22>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<21>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<20>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<19>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<18>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<17>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<16>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage<0>>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_status_storage>.
    Found 28-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_address_storage>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_status_storage>.
    Found 28-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_address_storage>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_hpd_en>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_reset_storage>.
    Found 5-bit register for signal <soc_hdmi_in1_pll_adr_storage>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage<0>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<27>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<26>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<25>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<24>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<23>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<22>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<21>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<20>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<19>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<18>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<17>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<16>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage<0>>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_status_storage>.
    Found 28-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_address_storage>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_status_storage>.
    Found 28-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_address_storage>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface8_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_underflow_enable_storage>.
    Found 1-bit register for signal <soc_hdmi_out0_core_initiator_enable_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage0_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage1_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage2_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage3_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage4_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage5_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage6_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage7_storage>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage8_storage>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage9_storage>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<31>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<30>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<29>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<28>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<27>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<26>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<25>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<24>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<23>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<22>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<21>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<20>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<19>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<18>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<17>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<16>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_reset_storage>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_clocking_pll_adr_storage>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage<0>>.
    Found 8-bit register for signal <soc_i2c0_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface10_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_underflow_enable_storage>.
    Found 1-bit register for signal <soc_hdmi_out1_core_initiator_enable_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage0_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage1_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage2_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage3_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage4_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage5_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage6_storage>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage7_storage>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage8_storage>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage9_storage>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<31>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<30>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<29>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<28>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<27>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<26>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<25>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<24>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<23>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<22>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<21>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<20>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<19>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<18>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<17>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<16>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<15>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<14>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<13>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<12>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<11>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<10>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<9>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<8>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<7>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<6>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<5>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<4>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<3>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<2>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<1>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage<0>>.
    Found 8-bit register for signal <soc_i2c1_storage>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram2_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface11_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface12_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface13_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_storage>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_command_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_baddress_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_command_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_baddress_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_command_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_baddress_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_command_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_baddress_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface14_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface15_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage<0>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage<0>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_en_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_update_value_storage>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_update_value_re>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_eventmanager_storage>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface16_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl15_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl22_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl25_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl28_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl35_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl38_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl41_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl48_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl51_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl54_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl54_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl55_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl55_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl56_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs1>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl61_regs0>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl73_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl75_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl76_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl86_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl88_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl89_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl99_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl99_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl101_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl101_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl102_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl104_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl105_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl105_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl106_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl106_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl107_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl111_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl111_regs1>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl112_regs0>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl112_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl113_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl116_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl116_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl118_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl118_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl119_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl119_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl121_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl121_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl122_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl122_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl125_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl125_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl127_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl127_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl128_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl128_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl131_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl131_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter1_q>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl132_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl132_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 13-bit register for signal <memadr>.
    Found 4-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memdat_2>.
    Found 10-bit register for signal <memdat_4>.
    Found 9-bit register for signal <memadr_2>.
    Found 6-bit register for signal <memadr_5>.
    Found 6-bit register for signal <memadr_7>.
    Found 32-bit register for signal <memdat_15>.
    Found 32-bit register for signal <memdat_16>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_11>.
    Found 8-bit register for signal <memadr_14>.
    Found 8-bit register for signal <memadr_15>.
    Found 9-bit register for signal <memadr_20>.
    Found 8-bit register for signal <memadr_21>.
    Found 9-bit register for signal <memadr_27>.
    Found 2-bit register for signal <memadr_29>.
    Found 4-bit register for signal <memadr_31>.
    Found 1-bit register for signal <memadr_33>.
    Found 18-bit register for signal <memdat_22>.
    Found 2-bit register for signal <memadr_35>.
    Found 4-bit register for signal <memadr_37>.
    Found 1-bit register for signal <memadr_39>.
    Found 18-bit register for signal <memdat_28>.
    Found 2-bit register for signal <memadr_41>.
    Found 10-bit register for signal <soc_encoder_streamer_fifo_asyncfifo_din>.
    Found 2-bit register for signal <memadr_44>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter1_q_binary>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <vns_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <vns_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <vns_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <vns_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <vns_edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <vns_dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <vns_edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <vns_dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <soc_hdmi_in0_freq_sampler_counter_inc> created at line 13924.
    Found 6-bit subtractor for signal <soc_hdmi_in1_freq_sampler_counter_inc> created at line 14558.
    Found 27-bit subtractor for signal <soc_hdmi_out0_core_dmareader_length[26]_GND_1_o_sub_2472_OUT> created at line 14781.
    Found 27-bit subtractor for signal <soc_hdmi_out1_core_dmareader_length[26]_GND_1_o_sub_2632_OUT> created at line 15184.
    Found 16-bit subtractor for signal <soc_encoder_reader_h_width_storage[15]_GND_1_o_sub_2718_OUT> created at line 15429.
    Found 16-bit subtractor for signal <soc_encoder_reader_v_width_storage[15]_GND_1_o_sub_2720_OUT> created at line 15432.
    Found 3-bit subtractor for signal <soc_encoder_y_fifo_level[2]_GND_1_o_sub_5108_OUT> created at line 19944.
    Found 3-bit subtractor for signal <soc_encoder_cb_fifo_level[2]_GND_1_o_sub_5117_OUT> created at line 19959.
    Found 3-bit subtractor for signal <soc_encoder_cr_fifo_level[2]_GND_1_o_sub_5126_OUT> created at line 19974.
    Found 11-bit subtractor for signal <soc_encoder_output_fifo_level0[10]_GND_1_o_sub_5135_OUT> created at line 20009.
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_5203_OUT> created at line 20084.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_5248_OUT> created at line 20191.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5612_OUT> created at line 20767.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5613_OUT> created at line 20768.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5618_OUT> created at line 20773.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5619_OUT> created at line 20774.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_5890_OUT> created at line 21087.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_5896_OUT> created at line 21135.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_5902_OUT> created at line 21183.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_6255_OUT> created at line 21822.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_6256_OUT> created at line 21823.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_6261_OUT> created at line 21828.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_6262_OUT> created at line 21829.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_6533_OUT> created at line 22142.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_6539_OUT> created at line 22190.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_6545_OUT> created at line 22238.
    Found 3-bit subtractor for signal <soc_hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6577_OUT> created at line 22379.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_6609_OUT> created at line 22464.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_6618_OUT> created at line 22486.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_6628_OUT> created at line 22512.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6637_OUT> created at line 22527.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6646_OUT> created at line 22542.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_6692_OUT> created at line 22599.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_6693_OUT> created at line 22600.
    Found 9-bit subtractor for signal <soc_hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_6694_OUT> created at line 22601.
    Found 3-bit subtractor for signal <soc_hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6990_OUT> created at line 22838.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_7022_OUT> created at line 22923.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_7031_OUT> created at line 22945.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_7041_OUT> created at line 22971.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_7050_OUT> created at line 22986.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_7059_OUT> created at line 23001.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_7105_OUT> created at line 23058.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_7106_OUT> created at line 23059.
    Found 9-bit subtractor for signal <soc_hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_7107_OUT> created at line 23060.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_7395_OUT> created at line 23276.
    Found 32-bit subtractor for signal <soc_hdmi2usbsoc_value[31]_GND_1_o_sub_7417_OUT> created at line 23372.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_7477_OUT> created at line 23546.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_7486_OUT> created at line 23568.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_7510_OUT> created at line 23615.
    Found 9-bit subtractor for signal <soc_hdmi2usbsoc_sdram_timer_count1[8]_GND_1_o_sub_7517_OUT> created at line 23642.
    Found 26-bit subtractor for signal <soc_hdmi2usbsoc_sdram_zqcs_timer_count1[25]_GND_1_o_sub_7535_OUT> created at line 23703.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7557_OUT> created at line 23762.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_7561_OUT> created at line 23785.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_7565_OUT> created at line 23800.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_7569_OUT> created at line 23815.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7581_OUT> created at line 23842.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_7585_OUT> created at line 23865.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_7589_OUT> created at line 23880.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_7593_OUT> created at line 23895.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7605_OUT> created at line 23922.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_7609_OUT> created at line 23945.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_7613_OUT> created at line 23960.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_7617_OUT> created at line 23975.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7629_OUT> created at line 24002.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_7633_OUT> created at line 24025.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_7637_OUT> created at line 24040.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_7641_OUT> created at line 24055.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7653_OUT> created at line 24082.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_7657_OUT> created at line 24105.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_7661_OUT> created at line 24120.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_7665_OUT> created at line 24135.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7677_OUT> created at line 24162.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_7681_OUT> created at line 24185.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_7685_OUT> created at line 24200.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_7689_OUT> created at line 24215.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7701_OUT> created at line 24242.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_7705_OUT> created at line 24265.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_7709_OUT> created at line 24280.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_7713_OUT> created at line 24295.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7725_OUT> created at line 24322.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_7729_OUT> created at line 24345.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_7733_OUT> created at line 24360.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_7737_OUT> created at line 24375.
    Found 5-bit subtractor for signal <soc_hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_7741_OUT> created at line 24386.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_7744_OUT> created at line 24393.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_twtrcon_count[2]_GND_1_o_sub_7868_OUT> created at line 24947.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_8281_OUT> created at line 26156.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_8292_OUT> created at line 26189.
    Found 24-bit subtractor for signal <soc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_8322_OUT> created at line 26433.
    Found 5-bit subtractor for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_8333_OUT> created at line 26456.
    Found 24-bit subtractor for signal <soc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_8368_OUT> created at line 26696.
    Found 5-bit subtractor for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_8379_OUT> created at line 26719.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_8387_OUT> created at line 26746.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_8392_OUT> created at line 26754.
    Found 16-bit subtractor for signal <soc_encoder_reader_v[15]_GND_1_o_sub_8400_OUT> created at line 26791.
    Found 5-bit subtractor for signal <soc_encoder_reader_rsv_level[4]_GND_1_o_sub_8406_OUT> created at line 26801.
    Found 5-bit subtractor for signal <soc_encoder_reader_fifo_level[4]_GND_1_o_sub_8415_OUT> created at line 26816.
    Found 20-bit subtractor for signal <vns_hdmi2usbsoc_count[19]_GND_1_o_sub_8418_OUT> created at line 26841.
    Found 2-bit adder for signal <n21768> created at line 11325.
    Found 2-bit adder for signal <soc_hdmi2usbsoc_sdram_tfawcon_count> created at line 11325.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1522_OUT> created at line 11535.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1525_OUT> created at line 11544.
    Found 5-bit adder for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1542_OUT> created at line 11586.
    Found 5-bit adder for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1545_OUT> created at line 11595.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1589_OUT> created at line 11786.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1592_OUT> created at line 11795.
    Found 5-bit adder for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1609_OUT> created at line 11837.
    Found 5-bit adder for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1612_OUT> created at line 11846.
    Found 30-bit adder for signal <soc_hdmi2usbsoc_adr[29]_GND_1_o_add_1702_OUT> created at line 12199.
    Found 1-bit adder for signal <soc_hdmi2usbsoc_count_PWR_1_o_add_1704_OUT<0>> created at line 12201.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1817_OUT> created at line 12801.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1820_OUT> created at line 12810.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1839_OUT> created at line 12844.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1842_OUT> created at line 12853.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1895_OUT> created at line 13101.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1919_OUT> created at line 13133.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2126_OUT> created at line 13757.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2129_OUT> created at line 13766.
    Found 6-bit adder for signal <soc_hdmi_in0_freq_q_next_binary> created at line 13909.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2324_OUT> created at line 14391.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2327_OUT> created at line 14400.
    Found 6-bit adder for signal <soc_hdmi_in1_freq_q_next_binary> created at line 14543.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2445_OUT> created at line 14684.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2448_OUT> created at line 14693.
    Found 27-bit adder for signal <soc_hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 14714.
    Found 27-bit adder for signal <soc_hdmi_out0_core_dmareader_offset[26]_GND_1_o_add_2470_OUT> created at line 14779.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2605_OUT> created at line 15087.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2608_OUT> created at line 15096.
    Found 27-bit adder for signal <soc_hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 15117.
    Found 27-bit adder for signal <soc_hdmi_out1_core_dmareader_offset[26]_GND_1_o_add_2630_OUT> created at line 15182.
    Found 16-bit adder for signal <soc_encoder_reader_h_next> created at line 15365.
    Found 28-bit adder for signal <soc_encoder_reader_read_address> created at line 15366.
    Found 28-bit adder for signal <n16870> created at line 15367.
    Found 3-bit adder for signal <soc_encoder_cdc_graycounter0_q_binary[2]_GND_1_o_add_2734_OUT> created at line 15483.
    Found 3-bit adder for signal <soc_encoder_cdc_graycounter1_q_binary[2]_GND_1_o_add_2737_OUT> created at line 15492.
    Found 11-bit adder for signal <soc_encoder_output_fifo_level1> created at line 15741.
    Found 3-bit adder for signal <soc_encoder_streamer_fifo_graycounter0_q_binary[2]_GND_1_o_add_2818_OUT> created at line 15787.
    Found 3-bit adder for signal <soc_encoder_streamer_fifo_graycounter1_q_binary[2]_GND_1_o_add_2821_OUT> created at line 15796.
    Found 3-bit adder for signal <soc_encoderbuffer_v_write[2]_GND_1_o_add_5091_OUT> created at line 19900.
    Found 3-bit adder for signal <soc_encoderbuffer_h_read[2]_GND_1_o_add_5094_OUT> created at line 19907.
    Found 3-bit adder for signal <soc_encoderbuffer_v_read[2]_GND_1_o_add_5097_OUT> created at line 19914.
    Found 2-bit adder for signal <soc_encoder_y_fifo_produce[1]_GND_1_o_add_5101_OUT> created at line 19933.
    Found 2-bit adder for signal <soc_encoder_y_fifo_consume[1]_GND_1_o_add_5103_OUT> created at line 19936.
    Found 3-bit adder for signal <soc_encoder_y_fifo_level[2]_GND_1_o_add_5105_OUT> created at line 19940.
    Found 2-bit adder for signal <soc_encoder_cb_fifo_produce[1]_GND_1_o_add_5110_OUT> created at line 19948.
    Found 2-bit adder for signal <soc_encoder_cb_fifo_consume[1]_GND_1_o_add_5112_OUT> created at line 19951.
    Found 3-bit adder for signal <soc_encoder_cb_fifo_level[2]_GND_1_o_add_5114_OUT> created at line 19955.
    Found 2-bit adder for signal <soc_encoder_cr_fifo_produce[1]_GND_1_o_add_5119_OUT> created at line 19963.
    Found 2-bit adder for signal <soc_encoder_cr_fifo_consume[1]_GND_1_o_add_5121_OUT> created at line 19966.
    Found 3-bit adder for signal <soc_encoder_cr_fifo_level[2]_GND_1_o_add_5123_OUT> created at line 19970.
    Found 10-bit adder for signal <soc_encoder_output_fifo_produce[9]_GND_1_o_add_5128_OUT> created at line 19998.
    Found 10-bit adder for signal <soc_encoder_output_fifo_consume[9]_GND_1_o_add_5130_OUT> created at line 20001.
    Found 11-bit adder for signal <soc_encoder_output_fifo_level0[10]_GND_1_o_add_5132_OUT> created at line 20005.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_5193_OUT> created at line 20068.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_5197_OUT> created at line 20075.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_5200_OUT> created at line 20080.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_5209_OUT> created at line 20107.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_5241_OUT> created at line 20175.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_5244_OUT> created at line 20183.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_5252_OUT> created at line 20205.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_5255_OUT> created at line 20222.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_5336_OUT> created at line 20301.
    Found 2-bit adder for signal <n21903[1:0]> created at line 20309.
    Found 3-bit adder for signal <n21906[2:0]> created at line 20309.
    Found 25-bit adder for signal <n21923> created at line 20312.
    Found 24-bit adder for signal <soc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_5353_OUT> created at line 20319.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_5417_OUT> created at line 20401.
    Found 2-bit adder for signal <n21930[1:0]> created at line 20409.
    Found 3-bit adder for signal <n21933[2:0]> created at line 20409.
    Found 25-bit adder for signal <n21950> created at line 20412.
    Found 24-bit adder for signal <soc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_5434_OUT> created at line 20419.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_5498_OUT> created at line 20501.
    Found 2-bit adder for signal <n21957[1:0]> created at line 20509.
    Found 3-bit adder for signal <n21960[2:0]> created at line 20509.
    Found 25-bit adder for signal <n21977> created at line 20512.
    Found 24-bit adder for signal <soc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_5515_OUT> created at line 20519.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_5527_OUT> created at line 20563.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_5528_OUT> created at line 20565.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_5530_OUT> created at line 20567.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_5531_OUT> created at line 20569.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_5533_OUT> created at line 20571.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_5534_OUT> created at line 20573.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_5539_OUT> created at line 20588.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_5543_OUT> created at line 20604.
    Found 3-bit adder for signal <soc_hdmi_in0_frame_pack_counter[2]_GND_1_o_add_5558_OUT> created at line 20669.
    Found 18-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_5567_OUT> created at line 20771.
    Found 17-bit adder for signal <n18208> created at line 20772.
    Found 11-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_5624_OUT> created at line 20779.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5625_OUT> created at line 20780.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5626_OUT> created at line 20781.
    Found 9-bit adder for signal <n20919> created at line 20847.
    Found 9-bit adder for signal <n20920> created at line 20848.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_5891_OUT> created at line 21090.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_5897_OUT> created at line 21138.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_5903_OUT> created at line 21186.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5979_OUT> created at line 21356.
    Found 2-bit adder for signal <n22026[1:0]> created at line 21364.
    Found 3-bit adder for signal <n22029[2:0]> created at line 21364.
    Found 25-bit adder for signal <n22046> created at line 21367.
    Found 24-bit adder for signal <soc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5996_OUT> created at line 21374.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_6060_OUT> created at line 21456.
    Found 2-bit adder for signal <n22053[1:0]> created at line 21464.
    Found 3-bit adder for signal <n22056[2:0]> created at line 21464.
    Found 25-bit adder for signal <n22073> created at line 21467.
    Found 24-bit adder for signal <soc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_6077_OUT> created at line 21474.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_6141_OUT> created at line 21556.
    Found 2-bit adder for signal <n22080[1:0]> created at line 21564.
    Found 3-bit adder for signal <n22083[2:0]> created at line 21564.
    Found 25-bit adder for signal <n22100> created at line 21567.
    Found 24-bit adder for signal <soc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_6158_OUT> created at line 21574.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_6170_OUT> created at line 21618.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_6171_OUT> created at line 21620.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_6173_OUT> created at line 21622.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_6174_OUT> created at line 21624.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_6176_OUT> created at line 21626.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_6177_OUT> created at line 21628.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_6182_OUT> created at line 21643.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_6186_OUT> created at line 21659.
    Found 3-bit adder for signal <soc_hdmi_in1_frame_pack_counter[2]_GND_1_o_add_6201_OUT> created at line 21724.
    Found 18-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_6210_OUT> created at line 21826.
    Found 17-bit adder for signal <n18516> created at line 21827.
    Found 11-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_6267_OUT> created at line 21834.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_6268_OUT> created at line 21835.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_6269_OUT> created at line 21836.
    Found 9-bit adder for signal <n20981> created at line 21902.
    Found 9-bit adder for signal <n20982> created at line 21903.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_6534_OUT> created at line 22145.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_6540_OUT> created at line 22193.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_6546_OUT> created at line 22241.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_counter[2]_GND_1_o_add_6567_OUT> created at line 22362.
    Found 2-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6570_OUT> created at line 22368.
    Found 2-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6572_OUT> created at line 22371.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_add_6574_OUT> created at line 22375.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6580_OUT> created at line 22396.
    Found 32-bit adder for signal <soc_hdmi_out0_core_underflow_counter[31]_GND_1_o_add_6583_OUT> created at line 22404.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_6587_OUT> created at line 22422.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_6594_OUT> created at line 22441.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_6606_OUT> created at line 22460.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_6611_OUT> created at line 22475.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_6613_OUT> created at line 22478.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_6615_OUT> created at line 22482.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_6621_OUT> created at line 22501.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_6623_OUT> created at line 22504.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_6625_OUT> created at line 22508.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6630_OUT> created at line 22516.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6632_OUT> created at line 22519.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_6634_OUT> created at line 22523.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6639_OUT> created at line 22531.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6641_OUT> created at line 22534.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_6643_OUT> created at line 22538.
    Found 14-bit adder for signal <n18784> created at line 22606.
    Found 14-bit adder for signal <n22193> created at line 22607.
    Found 14-bit adder for signal <n18786> created at line 22607.
    Found 14-bit adder for signal <n18787> created at line 22608.
    Found 2-bit adder for signal <n22201[1:0]> created at line 22655.
    Found 3-bit adder for signal <n22204[2:0]> created at line 22655.
    Found 4-bit adder for signal <n22223> created at line 22666.
    Found 4-bit adder for signal <n22226> created at line 22666.
    Found 4-bit adder for signal <n22229> created at line 22666.
    Found 4-bit adder for signal <n22232> created at line 22666.
    Found 4-bit adder for signal <n22235> created at line 22666.
    Found 4-bit adder for signal <n22238> created at line 22666.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6726_OUT> created at line 22666.
    Found 2-bit adder for signal <n22243[1:0]> created at line 22667.
    Found 3-bit adder for signal <n22246[2:0]> created at line 22667.
    Found 2-bit adder for signal <n22279[1:0]> created at line 22703.
    Found 3-bit adder for signal <n22282[2:0]> created at line 22703.
    Found 4-bit adder for signal <n22301> created at line 22714.
    Found 4-bit adder for signal <n22304> created at line 22714.
    Found 4-bit adder for signal <n22307> created at line 22714.
    Found 4-bit adder for signal <n22310> created at line 22714.
    Found 4-bit adder for signal <n22313> created at line 22714.
    Found 4-bit adder for signal <n22316> created at line 22714.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6783_OUT> created at line 22714.
    Found 2-bit adder for signal <n22321[1:0]> created at line 22715.
    Found 3-bit adder for signal <n22324[2:0]> created at line 22715.
    Found 2-bit adder for signal <n22357[1:0]> created at line 22751.
    Found 3-bit adder for signal <n22360[2:0]> created at line 22751.
    Found 4-bit adder for signal <n22379> created at line 22762.
    Found 4-bit adder for signal <n22382> created at line 22762.
    Found 4-bit adder for signal <n22385> created at line 22762.
    Found 4-bit adder for signal <n22388> created at line 22762.
    Found 4-bit adder for signal <n22391> created at line 22762.
    Found 4-bit adder for signal <n22394> created at line 22762.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6840_OUT> created at line 22762.
    Found 2-bit adder for signal <n22399[1:0]> created at line 22763.
    Found 3-bit adder for signal <n22402[2:0]> created at line 22763.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_counter[2]_GND_1_o_add_6980_OUT> created at line 22821.
    Found 2-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6983_OUT> created at line 22827.
    Found 2-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6985_OUT> created at line 22830.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_add_6987_OUT> created at line 22834.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6993_OUT> created at line 22855.
    Found 32-bit adder for signal <soc_hdmi_out1_core_underflow_counter[31]_GND_1_o_add_6996_OUT> created at line 22863.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_7000_OUT> created at line 22881.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_7007_OUT> created at line 22900.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_7019_OUT> created at line 22919.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_7024_OUT> created at line 22934.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_7026_OUT> created at line 22937.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_7028_OUT> created at line 22941.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_7034_OUT> created at line 22960.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_7036_OUT> created at line 22963.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_7038_OUT> created at line 22967.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_7043_OUT> created at line 22975.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_7045_OUT> created at line 22978.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_7047_OUT> created at line 22982.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_7052_OUT> created at line 22990.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_7054_OUT> created at line 22993.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_7056_OUT> created at line 22997.
    Found 14-bit adder for signal <n19048> created at line 23065.
    Found 14-bit adder for signal <n22481> created at line 23066.
    Found 14-bit adder for signal <n19050> created at line 23066.
    Found 14-bit adder for signal <n19051> created at line 23067.
    Found 2-bit adder for signal <n22489[1:0]> created at line 23114.
    Found 3-bit adder for signal <n22492[2:0]> created at line 23114.
    Found 4-bit adder for signal <n22511> created at line 23125.
    Found 4-bit adder for signal <n22514> created at line 23125.
    Found 4-bit adder for signal <n22517> created at line 23125.
    Found 4-bit adder for signal <n22520> created at line 23125.
    Found 4-bit adder for signal <n22523> created at line 23125.
    Found 4-bit adder for signal <n22526> created at line 23125.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_7139_OUT> created at line 23125.
    Found 2-bit adder for signal <n22531[1:0]> created at line 23126.
    Found 3-bit adder for signal <n22534[2:0]> created at line 23126.
    Found 2-bit adder for signal <n22567[1:0]> created at line 23162.
    Found 3-bit adder for signal <n22570[2:0]> created at line 23162.
    Found 4-bit adder for signal <n22589> created at line 23173.
    Found 4-bit adder for signal <n22592> created at line 23173.
    Found 4-bit adder for signal <n22595> created at line 23173.
    Found 4-bit adder for signal <n22598> created at line 23173.
    Found 4-bit adder for signal <n22601> created at line 23173.
    Found 4-bit adder for signal <n22604> created at line 23173.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_7196_OUT> created at line 23173.
    Found 2-bit adder for signal <n22609[1:0]> created at line 23174.
    Found 3-bit adder for signal <n22612[2:0]> created at line 23174.
    Found 2-bit adder for signal <n22645[1:0]> created at line 23210.
    Found 3-bit adder for signal <n22648[2:0]> created at line 23210.
    Found 4-bit adder for signal <n22667> created at line 23221.
    Found 4-bit adder for signal <n22670> created at line 23221.
    Found 4-bit adder for signal <n22673> created at line 23221.
    Found 4-bit adder for signal <n22676> created at line 23221.
    Found 4-bit adder for signal <n22679> created at line 23221.
    Found 4-bit adder for signal <n22682> created at line 23221.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_7253_OUT> created at line 23221.
    Found 2-bit adder for signal <n22687[1:0]> created at line 23222.
    Found 3-bit adder for signal <n22690[2:0]> created at line 23222.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_7400_OUT<0>> created at line 23287.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_7401_OUT<0>> created at line 23289.
    Found 32-bit adder for signal <soc_hdmi2usbsoc_ctrl_bus_errors[31]_GND_1_o_add_7412_OUT> created at line 23357.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_7421_OUT> created at line 23389.
    Found 4-bit adder for signal <n22730> created at line 23396.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_7428_OUT> created at line 23410.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_7442_OUT> created at line 23461.
    Found 33-bit adder for signal <n22736> created at line 23477.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_7454_OUT> created at line 23490.
    Found 33-bit adder for signal <n22740> created at line 23509.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_7470_OUT> created at line 23535.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_7472_OUT> created at line 23538.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_7474_OUT> created at line 23542.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_7479_OUT> created at line 23557.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_7481_OUT> created at line 23560.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_7483_OUT> created at line 23564.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_7491_OUT> created at line 23580.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_7504_OUT> created at line 23606.
    Found 1-bit adder for signal <soc_hdmi2usbsoc_sdram_postponer_count_GND_1_o_add_7518_OUT<0>> created at line 23649.
    Found 1-bit adder for signal <soc_hdmi2usbsoc_sdram_sequencer_count_GND_1_o_add_7521_OUT<0>> created at line 23658.
    Found 6-bit adder for signal <soc_hdmi2usbsoc_sdram_sequencer_counter[5]_GND_1_o_add_7530_OUT> created at line 23695.
    Found 5-bit adder for signal <soc_hdmi2usbsoc_sdram_zqcs_executer_counter[4]_GND_1_o_add_7544_OUT> created at line 23734.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7550_OUT> created at line 23751.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7552_OUT> created at line 23754.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_7554_OUT> created at line 23758.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7574_OUT> created at line 23831.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7576_OUT> created at line 23834.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_7578_OUT> created at line 23838.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7598_OUT> created at line 23911.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7600_OUT> created at line 23914.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_7602_OUT> created at line 23918.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7622_OUT> created at line 23991.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7624_OUT> created at line 23994.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_7626_OUT> created at line 23998.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7646_OUT> created at line 24071.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7648_OUT> created at line 24074.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_7650_OUT> created at line 24078.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7670_OUT> created at line 24151.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7672_OUT> created at line 24154.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_7674_OUT> created at line 24158.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7694_OUT> created at line 24231.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7696_OUT> created at line 24234.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_7698_OUT> created at line 24238.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7718_OUT> created at line 24311.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7720_OUT> created at line 24314.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_7722_OUT> created at line 24318.
    Found 1-bit adder for signal <soc_hdmi2usbsoc_sdram_trrdcon_count_GND_1_o_add_7862_OUT<0>> created at line 24908.
    Found 25-bit adder for signal <n22818> created at line 24958.
    Found 24-bit adder for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_7872_OUT> created at line 24967.
    Found 24-bit adder for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_7874_OUT> created at line 24970.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_8268_OUT> created at line 26123.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_8270_OUT> created at line 26126.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_8272_OUT> created at line 26138.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_8275_OUT<0>> created at line 26142.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_8276_OUT<0>> created at line 26145.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_8277_OUT<0>> created at line 26148.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_8278_OUT> created at line 26152.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_8287_OUT<0>> created at line 26178.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_8288_OUT<0>> created at line 26181.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_8289_OUT> created at line 26185.
    Found 7-bit adder for signal <n22845> created at line 26211.
    Found 4-bit adder for signal <soc_hdmi_in0_edid_counter[3]_GND_1_o_add_8297_OUT> created at line 26225.
    Found 8-bit adder for signal <soc_hdmi_in0_edid_offset_counter[7]_GND_1_o_add_8302_OUT> created at line 26236.
    Found 24-bit adder for signal <soc_hdmi_in0_dma_current_address[23]_GND_1_o_add_8320_OUT> created at line 26432.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_8326_OUT> created at line 26445.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_8328_OUT> created at line 26448.
    Found 5-bit adder for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_add_8330_OUT> created at line 26452.
    Found 32-bit adder for signal <soc_hdmi_in0_freq_period_counter[31]_GND_1_o_add_8335_OUT> created at line 26463.
    Found 32-bit adder for signal <soc_hdmi_in0_freq_sampler_counter[31]_GND_1_o_add_8337_OUT> created at line 26471.
    Found 7-bit adder for signal <n22864> created at line 26474.
    Found 4-bit adder for signal <soc_hdmi_in1_edid_counter[3]_GND_1_o_add_8343_OUT> created at line 26488.
    Found 8-bit adder for signal <soc_hdmi_in1_edid_offset_counter[7]_GND_1_o_add_8348_OUT> created at line 26499.
    Found 24-bit adder for signal <soc_hdmi_in1_dma_current_address[23]_GND_1_o_add_8366_OUT> created at line 26695.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_8372_OUT> created at line 26708.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_8374_OUT> created at line 26711.
    Found 5-bit adder for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_add_8376_OUT> created at line 26715.
    Found 32-bit adder for signal <soc_hdmi_in1_freq_period_counter[31]_GND_1_o_add_8381_OUT> created at line 26726.
    Found 32-bit adder for signal <soc_hdmi_in1_freq_sampler_counter[31]_GND_1_o_add_8383_OUT> created at line 26734.
    Found 16-bit adder for signal <soc_encoder_reader_v[15]_GND_1_o_add_8398_OUT> created at line 26788.
    Found 5-bit adder for signal <soc_encoder_reader_rsv_level[4]_GND_1_o_add_8403_OUT> created at line 26797.
    Found 4-bit adder for signal <soc_encoder_reader_fifo_produce[3]_GND_1_o_add_8408_OUT> created at line 26805.
    Found 4-bit adder for signal <soc_encoder_reader_fifo_consume[3]_GND_1_o_add_8410_OUT> created at line 26808.
    Found 5-bit adder for signal <soc_encoder_reader_fifo_level[4]_GND_1_o_add_8412_OUT> created at line 26812.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_9257_OUT> created at line 29726.
    Found 4-bit adder for signal <_n32308> created at line 22763.
    Found 4-bit adder for signal <_n32309> created at line 22763.
    Found 4-bit adder for signal <_n32310> created at line 22763.
    Found 4-bit adder for signal <_n32311> created at line 22763.
    Found 4-bit adder for signal <BUS_0260_GND_1_o_add_6847_OUT> created at line 22763.
    Found 4-bit adder for signal <_n32313> created at line 23174.
    Found 4-bit adder for signal <_n32314> created at line 23174.
    Found 4-bit adder for signal <_n32315> created at line 23174.
    Found 4-bit adder for signal <_n32316> created at line 23174.
    Found 4-bit adder for signal <BUS_0337_GND_1_o_add_7203_OUT> created at line 23174.
    Found 4-bit adder for signal <_n32319> created at line 21564.
    Found 4-bit adder for signal <_n32320> created at line 21564.
    Found 4-bit adder for signal <_n32321> created at line 21564.
    Found 4-bit adder for signal <_n32322> created at line 21564.
    Found 4-bit adder for signal <BUS_0141_GND_1_o_add_6153_OUT> created at line 21564.
    Found 4-bit adder for signal <_n32325> created at line 22703.
    Found 4-bit adder for signal <_n32326> created at line 22703.
    Found 4-bit adder for signal <_n32327> created at line 22703.
    Found 4-bit adder for signal <_n32328> created at line 22703.
    Found 4-bit adder for signal <BUS_0220_GND_1_o_add_6768_OUT> created at line 22703.
    Found 4-bit adder for signal <_n32334> created at line 22715.
    Found 4-bit adder for signal <_n32335> created at line 22715.
    Found 4-bit adder for signal <_n32336> created at line 22715.
    Found 4-bit adder for signal <_n32337> created at line 22715.
    Found 4-bit adder for signal <BUS_0234_GND_1_o_add_6790_OUT> created at line 22715.
    Found 4-bit adder for signal <_n32357> created at line 23210.
    Found 4-bit adder for signal <_n32358> created at line 23210.
    Found 4-bit adder for signal <_n32359> created at line 23210.
    Found 4-bit adder for signal <_n32360> created at line 23210.
    Found 4-bit adder for signal <BUS_0349_GND_1_o_add_7238_OUT> created at line 23210.
    Found 6-bit subtractor for signal <_n32362> created at line 22792.
    Found 6-bit subtractor for signal <_n32363> created at line 22792.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6872_OUT> created at line 22792.
    Found 6-bit subtractor for signal <_n32365> created at line 22777.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6854_OUT> created at line 22777.
    Found 4-bit adder for signal <_n32367> created at line 23162.
    Found 4-bit adder for signal <_n32368> created at line 23162.
    Found 4-bit adder for signal <_n32369> created at line 23162.
    Found 4-bit adder for signal <_n32370> created at line 23162.
    Found 4-bit adder for signal <BUS_0323_GND_1_o_add_7181_OUT> created at line 23162.
    Found 4-bit adder for signal <_n32372> created at line 22655.
    Found 4-bit adder for signal <_n32373> created at line 22655.
    Found 4-bit adder for signal <_n32374> created at line 22655.
    Found 4-bit adder for signal <_n32375> created at line 22655.
    Found 4-bit adder for signal <BUS_0194_GND_1_o_add_6711_OUT> created at line 22655.
    Found 6-bit subtractor for signal <_n32380> created at line 22691.
    Found 6-bit adder for signal <_n32381> created at line 22691.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6755_OUT> created at line 22691.
    Found 6-bit subtractor for signal <_n32399> created at line 22684.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6743_OUT> created at line 22684.
    Found 4-bit adder for signal <_n32403> created at line 23126.
    Found 4-bit adder for signal <_n32404> created at line 23126.
    Found 4-bit adder for signal <_n32405> created at line 23126.
    Found 4-bit adder for signal <_n32406> created at line 23126.
    Found 4-bit adder for signal <BUS_0311_GND_1_o_add_7146_OUT> created at line 23126.
    Found 6-bit subtractor for signal <_n32408> created at line 23203.
    Found 6-bit subtractor for signal <_n32409> created at line 23203.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_7228_OUT> created at line 23203.
    Found 4-bit adder for signal <_n32411> created at line 22667.
    Found 4-bit adder for signal <_n32412> created at line 22667.
    Found 4-bit adder for signal <_n32413> created at line 22667.
    Found 4-bit adder for signal <_n32414> created at line 22667.
    Found 4-bit adder for signal <BUS_0208_GND_1_o_add_6733_OUT> created at line 22667.
    Found 4-bit adder for signal <_n32434> created at line 20309.
    Found 4-bit adder for signal <_n32435> created at line 20309.
    Found 4-bit adder for signal <_n32436> created at line 20309.
    Found 4-bit adder for signal <_n32437> created at line 20309.
    Found 4-bit adder for signal <BUS_0072_GND_1_o_add_5348_OUT> created at line 20309.
    Found 6-bit subtractor for signal <_n32439> created at line 23236.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_7267_OUT> created at line 23236.
    Found 6-bit subtractor for signal <_n32441> created at line 23251.
    Found 6-bit subtractor for signal <_n32442> created at line 23251.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_7285_OUT> created at line 23251.
    Found 6-bit subtractor for signal <_n32444> created at line 23239.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_7270_OUT> created at line 23239.
    Found 6-bit subtractor for signal <_n32446> created at line 23246.
    Found 6-bit adder for signal <_n32447> created at line 23246.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_7282_OUT> created at line 23246.
    Found 4-bit adder for signal <_n32450> created at line 20509.
    Found 4-bit adder for signal <_n32451> created at line 20509.
    Found 4-bit adder for signal <_n32452> created at line 20509.
    Found 4-bit adder for signal <_n32453> created at line 20509.
    Found 4-bit adder for signal <BUS_0092_GND_1_o_add_5510_OUT> created at line 20509.
    Found 4-bit adder for signal <_n32458> created at line 20409.
    Found 4-bit adder for signal <_n32459> created at line 20409.
    Found 4-bit adder for signal <_n32460> created at line 20409.
    Found 4-bit adder for signal <_n32461> created at line 20409.
    Found 4-bit adder for signal <BUS_0082_GND_1_o_add_5429_OUT> created at line 20409.
    Found 6-bit subtractor for signal <_n32464> created at line 22681.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6740_OUT> created at line 22681.
    Found 6-bit subtractor for signal <_n32466> created at line 22696.
    Found 6-bit subtractor for signal <_n32467> created at line 22696.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6758_OUT> created at line 22696.
    Found 4-bit adder for signal <_n32471> created at line 22751.
    Found 4-bit adder for signal <_n32472> created at line 22751.
    Found 4-bit adder for signal <_n32473> created at line 22751.
    Found 4-bit adder for signal <_n32474> created at line 22751.
    Found 4-bit adder for signal <BUS_0246_GND_1_o_add_6825_OUT> created at line 22751.
    Found 4-bit adder for signal <_n32476> created at line 21364.
    Found 4-bit adder for signal <_n32477> created at line 21364.
    Found 4-bit adder for signal <_n32478> created at line 21364.
    Found 4-bit adder for signal <_n32479> created at line 21364.
    Found 4-bit adder for signal <BUS_0121_GND_1_o_add_5991_OUT> created at line 21364.
    Found 4-bit adder for signal <_n32482> created at line 23222.
    Found 4-bit adder for signal <_n32483> created at line 23222.
    Found 4-bit adder for signal <_n32484> created at line 23222.
    Found 4-bit adder for signal <_n32485> created at line 23222.
    Found 4-bit adder for signal <BUS_0363_GND_1_o_add_7260_OUT> created at line 23222.
    Found 4-bit adder for signal <_n32487> created at line 21464.
    Found 4-bit adder for signal <_n32488> created at line 21464.
    Found 4-bit adder for signal <_n32489> created at line 21464.
    Found 4-bit adder for signal <_n32490> created at line 21464.
    Found 4-bit adder for signal <BUS_0131_GND_1_o_add_6072_OUT> created at line 21464.
    Found 4-bit adder for signal <_n32492> created at line 23114.
    Found 4-bit adder for signal <_n32493> created at line 23114.
    Found 4-bit adder for signal <_n32494> created at line 23114.
    Found 4-bit adder for signal <_n32495> created at line 23114.
    Found 4-bit adder for signal <BUS_0297_GND_1_o_add_7124_OUT> created at line 23114.
    Found 6-bit subtractor for signal <_n32498> created at line 22780.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6857_OUT> created at line 22780.
    Found 6-bit subtractor for signal <_n32500> created at line 22787.
    Found 6-bit adder for signal <_n32501> created at line 22787.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6869_OUT> created at line 22787.
    Found 6-bit subtractor for signal <_n32503> created at line 23140.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_7153_OUT> created at line 23140.
    Found 6-bit subtractor for signal <_n32505> created at line 22729.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6797_OUT> created at line 22729.
    Found 6-bit subtractor for signal <_n32507> created at line 22732.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6800_OUT> created at line 22732.
    Found 6-bit subtractor for signal <_n32509> created at line 22744.
    Found 6-bit subtractor for signal <_n32510> created at line 22744.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6815_OUT> created at line 22744.
    Found 6-bit subtractor for signal <_n32512> created at line 22739.
    Found 6-bit adder for signal <_n32513> created at line 22739.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6812_OUT> created at line 22739.
    Found 6-bit subtractor for signal <_n32515> created at line 23143.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_7156_OUT> created at line 23143.
    Found 6-bit subtractor for signal <_n32517> created at line 23191.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_7213_OUT> created at line 23191.
    Found 6-bit subtractor for signal <_n32519> created at line 23198.
    Found 6-bit adder for signal <_n32520> created at line 23198.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_7225_OUT> created at line 23198.
    Found 6-bit subtractor for signal <_n32522> created at line 23188.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_7210_OUT> created at line 23188.
    Found 6-bit subtractor for signal <_n32524> created at line 23155.
    Found 6-bit subtractor for signal <_n32525> created at line 23155.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_7171_OUT> created at line 23155.
    Found 6-bit subtractor for signal <_n32528> created at line 23150.
    Found 6-bit adder for signal <_n32529> created at line 23150.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_7168_OUT> created at line 23150.
    Found 16x16-bit multiplier for signal <n17917> created at line 15366.
    Found 20-bit shifter logical right for signal <n18096> created at line 20307
    Found 20-bit shifter logical right for signal <n18128> created at line 20407
    Found 20-bit shifter logical right for signal <n18160> created at line 20507
    Found 9x7-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5565_OUT> created at line 20769.
    Found 9x5-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5566_OUT> created at line 20770.
    Found 12x9-bit multiplier for signal <n18211> created at line 20776.
    Found 12x9-bit multiplier for signal <n18212> created at line 20777.
    Found 20-bit shifter logical right for signal <n18404> created at line 21362
    Found 20-bit shifter logical right for signal <n18436> created at line 21462
    Found 20-bit shifter logical right for signal <n18468> created at line 21562
    Found 9x7-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_6208_OUT> created at line 21824.
    Found 9x5-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_6209_OUT> created at line 21825.
    Found 12x9-bit multiplier for signal <n18519> created at line 21831.
    Found 12x9-bit multiplier for signal <n18520> created at line 21832.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_6660_OUT> created at line 22602.
    Found 9x5-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_6661_OUT> created at line 22603.
    Found 9x6-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_6662_OUT> created at line 22604.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_6663_OUT> created at line 22605.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_7073_OUT> created at line 23061.
    Found 9x5-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_7074_OUT> created at line 23062.
    Found 9x6-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_7075_OUT> created at line 23063.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_7076_OUT> created at line 23064.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1724_OUT>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed3>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_5>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_5> for signal <mem_5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_6>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_6> for signal <mem_6>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 1-bit 4-to-1 multiplexer for signal <soc_hdmi2usbsoc_sdram_cmd_valid> created at line 9811.
    Found 1-bit 3-to-1 multiplexer for signal <soc_hdmi2usbsoc_sdram_cmd_last> created at line 9811.
    Found 16-bit 8-to-1 multiplexer for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_source_payload_data> created at line 11732.
    Found 16-bit 8-to-1 multiplexer for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_source_payload_data> created at line 11983.
    Found 32-bit 4-to-1 multiplexer for signal <soc_hdmi2usbsoc_interface0_wb_sdram_dat_r> created at line 12029.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_1746_OUT> created at line 12449.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 12719.
    Found 16-bit 8-to-1 multiplexer for signal <soc_encoderbuffer_source_payload_data> created at line 15512.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed0> created at line 17800.
    Found 14-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed1> created at line 17829.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed3> created at line 17887.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed4> created at line 17916.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed0> created at line 17974.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed1> created at line 18003.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed2> created at line 18032.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed6> created at line 18061.
    Found 14-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed7> created at line 18090.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed9> created at line 18148.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed10> created at line 18177.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed3> created at line 18235.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed4> created at line 18264.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed5> created at line 18293.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed12> created at line 18322.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed14> created at line 18368.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed15> created at line 18391.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed17> created at line 18437.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed18> created at line 18460.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed20> created at line 18506.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed21> created at line 18529.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed23> created at line 18575.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed24> created at line 18598.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed26> created at line 18644.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed27> created at line 18667.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed29> created at line 18713.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed30> created at line 18736.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed32> created at line 18782.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed33> created at line 18805.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed35> created at line 18851.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed8> created at line 19260.
    Found 14-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed9> created at line 19277.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed10> created at line 19294.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed11> created at line 19311.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed12> created at line 19328.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed13> created at line 19345.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed15> created at line 19379.
    Found 14-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed16> created at line 19396.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed17> created at line 19413.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed18> created at line 19430.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed19> created at line 19447.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed20> created at line 19464.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed21> created at line 19481.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_5212_OUT> created at line 20125.
    Found 8-bit 12-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_8420_OUT> created at line 26848.
    Found 8-bit 12-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_8422_OUT> created at line 26893.
    Found 8-bit 31-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_8424_OUT> created at line 26955.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface3_bank_bus_adr[1]_GND_1_o_wide_mux_8426_OUT> created at line 27069.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface6_bank_bus_adr[1]_vns_hdmi2usbsoc_csrbank6_value0_w[7]_wide_mux_8442_OUT> created at line 27389.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface8_bank_bus_adr[1]_vns_hdmi2usbsoc_csrbank8_value0_w[7]_wide_mux_8454_OUT> created at line 27689.
    Found 8-bit 53-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface9_bank_bus_adr[5]_GND_1_o_wide_mux_8456_OUT> created at line 27706.
    Found 8-bit 41-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface10_bank_bus_adr[5]_GND_1_o_wide_mux_8478_OUT> created at line 27993.
    Found 8-bit 8-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface12_bank_bus_adr[2]_GND_1_o_wide_mux_8501_OUT> created at line 28354.
    Found 8-bit 63-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface13_bank_bus_adr[5]_GND_1_o_wide_mux_8509_OUT> created at line 28410.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface14_bank_bus_adr[1]_GND_1_o_wide_mux_8520_OUT> created at line 28714.
    Found 8-bit 21-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface15_bank_bus_adr[4]_GND_1_o_wide_mux_8523_OUT> created at line 28736.
    Found 8-bit 7-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface16_bank_bus_adr[2]_GND_1_o_wide_mux_8525_OUT> created at line 28830.
    Found 1-bit 8-to-1 multiplexer for signal <_n32352> created at line 23425.
    Found 1-bit 8-to-1 multiplexer for signal <_n32396> created at line 26510.
    Found 1-bit 8-to-1 multiplexer for signal <_n32432> created at line 26247.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 29956
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 29993
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 29993
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 29993
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 29993
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 31246
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 31419
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 31827
    Found 1-bit tristate buffer for signal <hdmi_out0_scl> created at line 32630
    Found 1-bit tristate buffer for signal <hdmi_out0_sda> created at line 32633
    Found 1-bit tristate buffer for signal <hdmi_out1_scl> created at line 33005
    Found 1-bit tristate buffer for signal <hdmi_out1_sda> created at line 33008
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 33229
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 33232
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_36_o> created at line 8876
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row_hit> created at line 9861
    Found 14-bit comparator not equal for signal <n0554> created at line 9877
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row_hit> created at line 10023
    Found 14-bit comparator not equal for signal <n0648> created at line 10039
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row_hit> created at line 10185
    Found 14-bit comparator not equal for signal <n0741> created at line 10201
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row_hit> created at line 10347
    Found 14-bit comparator not equal for signal <n0834> created at line 10363
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row_hit> created at line 10509
    Found 14-bit comparator not equal for signal <n0927> created at line 10525
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row_hit> created at line 10671
    Found 14-bit comparator not equal for signal <n1020> created at line 10687
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row_hit> created at line 10833
    Found 14-bit comparator not equal for signal <n1113> created at line 10849
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row_hit> created at line 10995
    Found 14-bit comparator not equal for signal <n1206> created at line 11011
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_614_o> created at line 11206
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_615_o> created at line 11206
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_616_o> created at line 11207
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_617_o> created at line 11207
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_618_o> created at line 11208
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_619_o> created at line 11208
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_620_o> created at line 11209
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_621_o> created at line 11209
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_622_o> created at line 11210
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_623_o> created at line 11210
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_624_o> created at line 11211
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_625_o> created at line 11211
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_626_o> created at line 11212
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_627_o> created at line 11212
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_628_o> created at line 11213
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_629_o> created at line 11213
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q[2]_soc_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[2]_equal_1515_o> created at line 11525
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q[1]_soc_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[1]_equal_1516_o> created at line 11525
    Found 1-bit comparator not equal for signal <n1704> created at line 11525
    Found 3-bit comparator equal for signal <n1707> created at line 11526
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q[4]_soc_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[4]_equal_1535_o> created at line 11576
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q[3]_soc_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[3]_equal_1536_o> created at line 11576
    Found 3-bit comparator not equal for signal <n1737> created at line 11576
    Found 5-bit comparator not equal for signal <n1740> created at line 11577
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q[2]_soc_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[2]_equal_1582_o> created at line 11776
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q[1]_soc_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[1]_equal_1583_o> created at line 11776
    Found 1-bit comparator not equal for signal <n1831> created at line 11776
    Found 3-bit comparator equal for signal <n1834> created at line 11777
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q[4]_soc_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[4]_equal_1602_o> created at line 11827
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q[3]_soc_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[3]_equal_1603_o> created at line 11827
    Found 3-bit comparator not equal for signal <n1864> created at line 11827
    Found 5-bit comparator not equal for signal <n1867> created at line 11828
    Found 23-bit comparator equal for signal <soc_hdmi2usbsoc_tag_do_tag[22]_GND_1_o_equal_1665_o> created at line 12064
    Found 16-bit comparator greater for signal <_n34431> created at line 12612
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_1810_o> created at line 12791
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_1811_o> created at line 12791
    Found 5-bit comparator not equal for signal <n2704> created at line 12791
    Found 7-bit comparator not equal for signal <n2707> created at line 12792
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_1832_o> created at line 12834
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_1833_o> created at line 12834
    Found 5-bit comparator not equal for signal <n2739> created at line 12834
    Found 7-bit comparator equal for signal <n2742> created at line 12835
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_383_o> created at line 13133
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[9]_soc_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_2119_o> created at line 13747
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[8]_soc_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_2120_o> created at line 13747
    Found 8-bit comparator not equal for signal <n3301> created at line 13747
    Found 10-bit comparator equal for signal <n3304> created at line 13748
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[9]_soc_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_2317_o> created at line 14381
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[8]_soc_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_2318_o> created at line 14381
    Found 8-bit comparator not equal for signal <n3715> created at line 14381
    Found 10-bit comparator equal for signal <n3718> created at line 14382
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2441_o> created at line 14674
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2442_o> created at line 14674
    Found 2-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_sink_valid_INV_1290_o> created at line 14675
    Found 27-bit comparator equal for signal <soc_hdmi_out0_core_dmareader_offset[26]_soc_hdmi_out0_core_dmareader_length[26]_equal_2473_o> created at line 14781
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2490_o> created at line 14826
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2493_o> created at line 14828
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2496_o> created at line 14830
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2601_o> created at line 15077
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2602_o> created at line 15077
    Found 2-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_sink_valid_INV_1361_o> created at line 15078
    Found 27-bit comparator equal for signal <soc_hdmi_out1_core_dmareader_offset[26]_soc_hdmi_out1_core_dmareader_length[26]_equal_2633_o> created at line 15184
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2647_o> created at line 15224
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2650_o> created at line 15226
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2653_o> created at line 15228
    Found 16-bit comparator greater for signal <soc_encoder_reader_h_width_storage[15]_INV_525_o> created at line 15429
    Found 16-bit comparator greater for signal <n4439> created at line 15432
    Found 1-bit comparator equal for signal <soc_encoder_cdc_graycounter0_q[2]_soc_encoder_cdc_consume_wdomain[2]_equal_2727_o> created at line 15473
    Found 1-bit comparator equal for signal <soc_encoder_cdc_graycounter0_q[1]_soc_encoder_cdc_consume_wdomain[1]_equal_2728_o> created at line 15473
    Found 1-bit comparator not equal for signal <n4487> created at line 15473
    Found 3-bit comparator equal for signal <_n34405> created at line 15474
    Found 1-bit comparator equal for signal <n4514> created at line 15560
    Found 11-bit comparator greater for signal <soc_encoder_output_fifo_almost_full> created at line 15612
    Found 1-bit comparator equal for signal <soc_encoder_streamer_fifo_graycounter0_q[2]_soc_encoder_streamer_fifo_consume_wdomain[2]_equal_2811_o> created at line 15777
    Found 1-bit comparator equal for signal <soc_encoder_streamer_fifo_graycounter0_q[1]_soc_encoder_streamer_fifo_consume_wdomain[1]_equal_2812_o> created at line 15777
    Found 1-bit comparator not equal for signal <n4667> created at line 15777
    Found 3-bit comparator not equal for signal <n4670> created at line 15778
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_5047_o> created at line 19735
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync0_control_position[3]_soc_hdmi_in0_charsync0_previous_control_position[3]_equal_5335_o> created at line 20295
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer0_transition_count[3]_LessThan_5352_o> created at line 20311
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync1_control_position[3]_soc_hdmi_in0_charsync1_previous_control_position[3]_equal_5416_o> created at line 20395
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer1_transition_count[3]_LessThan_5433_o> created at line 20411
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync2_control_position[3]_soc_hdmi_in0_charsync2_previous_control_position[3]_equal_5497_o> created at line 20495
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer2_transition_count[3]_LessThan_5514_o> created at line 20511
    Found 11-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5577_o> created at line 20782
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_5578_o> created at line 20785
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5581_o> created at line 20791
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_5582_o> created at line 20794
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5585_o> created at line 20800
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_5586_o> created at line 20803
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync0_control_position[3]_soc_hdmi_in1_charsync0_previous_control_position[3]_equal_5978_o> created at line 21350
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer0_transition_count[3]_LessThan_5995_o> created at line 21366
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync1_control_position[3]_soc_hdmi_in1_charsync1_previous_control_position[3]_equal_6059_o> created at line 21450
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer1_transition_count[3]_LessThan_6076_o> created at line 21466
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync2_control_position[3]_soc_hdmi_in1_charsync2_previous_control_position[3]_equal_6140_o> created at line 21550
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer2_transition_count[3]_LessThan_6157_o> created at line 21566
    Found 11-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_6220_o> created at line 21837
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_6221_o> created at line 21840
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_6224_o> created at line 21846
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_6225_o> created at line 21849
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_6228_o> created at line 21855
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_6229_o> created at line 21858
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_6590_o> created at line 22426
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_6591_o> created at line 22429
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_6592_o> created at line 22432
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_6593_o> created at line 22435
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6594_o> created at line 22437
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_6600_o> created at line 22447
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_6601_o> created at line 22450
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_6602_o> created at line 22453
    Found 12-bit comparator greater for signal <soc_hdmi_out0_r[11]_GND_1_o_LessThan_6669_o> created at line 22609
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_r[11]_LessThan_6670_o> created at line 22612
    Found 12-bit comparator greater for signal <soc_hdmi_out0_g[11]_GND_1_o_LessThan_6673_o> created at line 22618
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_g[11]_LessThan_6674_o> created at line 22621
    Found 12-bit comparator greater for signal <soc_hdmi_out0_b[11]_GND_1_o_LessThan_6677_o> created at line 22627
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_b[11]_LessThan_6678_o> created at line 22630
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_6736_o> created at line 22676
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6746_o> created at line 22687
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6748_o> created at line 22687
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_6793_o> created at line 22724
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6803_o> created at line 22735
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6805_o> created at line 22735
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_6850_o> created at line 22772
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6860_o> created at line 22783
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6862_o> created at line 22783
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_7003_o> created at line 22885
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_7004_o> created at line 22888
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_7005_o> created at line 22891
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_7006_o> created at line 22894
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_7007_o> created at line 22896
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_7013_o> created at line 22906
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_7014_o> created at line 22909
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_7015_o> created at line 22912
    Found 12-bit comparator greater for signal <soc_hdmi_out1_r[11]_GND_1_o_LessThan_7082_o> created at line 23068
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_r[11]_LessThan_7083_o> created at line 23071
    Found 12-bit comparator greater for signal <soc_hdmi_out1_g[11]_GND_1_o_LessThan_7086_o> created at line 23077
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_g[11]_LessThan_7087_o> created at line 23080
    Found 12-bit comparator greater for signal <soc_hdmi_out1_b[11]_GND_1_o_LessThan_7090_o> created at line 23086
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_b[11]_LessThan_7091_o> created at line 23089
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_7149_o> created at line 23135
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_7159_o> created at line 23146
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_7161_o> created at line 23146
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_7206_o> created at line 23183
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_7216_o> created at line 23194
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_7218_o> created at line 23194
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_7263_o> created at line 23231
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_7273_o> created at line 23242
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_7275_o> created at line 23242
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_7400_o> created at line 23284
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_7421_o> created at line 23388
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_9256_o> created at line 29711
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_9327_o> created at line 29951
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal encoder_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal usb_clk may hinder XST clustering optimizations.
    Summary:
	inferred  67 RAM(s).
	inferred  17 Multiplier(s).
	inferred 503 Adder/Subtractor(s).
	inferred 9574 D-type flip-flop(s).
	inferred 169 Comparator(s).
	inferred 2106 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred  14 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_32> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_165_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_165_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_165_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_165_o_GND_165_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_75_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_165_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_49_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 465: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <bf_dval>.
    Found 1-bit register for signal <bf_dval_m1>.
    Found 1-bit register for signal <bf_dval_m2>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <bf_dval_m3>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_167_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_167_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_167_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_167_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_167_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_167_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_167_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_167_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_167_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_167_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_167_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_167_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_167_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_167_o_GND_167_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_167_o_GND_167_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_167_o_equal_8_o> created at line 294
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_167_o_equal_10_o> created at line 297
    Found 3-bit comparator greater for signal <GND_167_o_cur_cmp_idx[2]_LessThan_25_o> created at line 318
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_167_o_LessThan_26_o> created at line 329
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_167_o_LessThan_27_o> created at line 331
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_171_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_171_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_171_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_171_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_171_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_171_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_171_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_171_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_173_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_173_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_173_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_173_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_173_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_173_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_173_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_177_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_90_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_179_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_179_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_179_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_179_o_GND_179_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_182_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_182_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_95_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_184_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_184_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_184_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_184_o_GND_184_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_186_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_186_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_187_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_187_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_189_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_189_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_189_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_189_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_192_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_192_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_192_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_193_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_193_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_193_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_193_o_GND_193_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_193_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_104_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_104_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_193_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_193_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_195_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_195_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_195_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_195_o_GND_195_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_197_o_GND_197_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_197_o_GND_197_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_197_o_GND_197_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_197_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_197_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_197_o_GND_197_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_197_o_GND_197_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_197_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_197_o_VLC[15]_Mux_174_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_197_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_197_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_197_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_110_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_110_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_197_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1176 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_200_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_200_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_201_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_201_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_203_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_203_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_203_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_203_o_GND_203_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_205_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_205_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_205_o_GND_205_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_205_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_206_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_206_o_GND_206_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_206_o_GND_206_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_206_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_206_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_206_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_206_o_GND_206_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_35> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_210_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_210_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_212_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_213_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_213_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_36> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_214_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_214_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_218_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_37> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_219_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_219_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_221_o_GND_221_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_38> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_226_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 135
 1024x10-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x8-bit dual-port RAM                              : 1
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 3
 12x8-bit single-port Read Only RAM                    : 1
 16x10-bit dual-port RAM                               : 2
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x130-bit dual-port RAM                              : 5
 16x4-bit single-port Read Only RAM                    : 1
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 256x8-bit dual-port RAM                               : 4
 2x14-bit dual-port RAM                                : 1
 2x162-bit dual-port RAM                               : 2
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 6
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 12
 4x10-bit single-port Read Only RAM                    : 2
 4x130-bit dual-port RAM                               : 1
 4x27-bit dual-port RAM                                : 2
 512x12-bit dual-port RAM                              : 1
 512x128-bit dual-port RAM                             : 1
 512x131-bit dual-port RAM                             : 2
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x42-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 686
 1-bit adder                                           : 11
 10-bit adder                                          : 8
 10-bit addsub                                         : 1
 11-bit adder                                          : 12
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit addsub                                         : 4
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 6
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 55
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 18
 20-bit subtractor                                     : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 22
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 26-bit subtractor                                     : 2
 27-bit adder                                          : 4
 27-bit subtractor                                     : 2
 28-bit adder                                          : 3
 3-bit adder                                           : 88
 3-bit addsub                                          : 12
 3-bit subtractor                                      : 9
 30-bit adder                                          : 3
 32-bit adder                                          : 12
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 150
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 33
 5-bit adder                                           : 7
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 30
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 19
 7-bit adder                                           : 14
 7-bit addsub                                          : 3
 8-bit adder                                           : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 10
 9-bit subtractor                                      : 16
# Registers                                            : 2414
 1-bit register                                        : 1039
 10-bit register                                       : 54
 11-bit register                                       : 43
 12-bit register                                       : 51
 128-bit register                                      : 4
 13-bit register                                       : 7
 14-bit register                                       : 115
 15-bit register                                       : 3
 16-bit register                                       : 24
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 183
 20-bit register                                       : 20
 21-bit register                                       : 9
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 47
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 2
 28-bit register                                       : 6
 3-bit register                                        : 146
 30-bit register                                       : 10
 32-bit register                                       : 78
 33-bit register                                       : 2
 4-bit register                                        : 119
 40-bit register                                       : 1
 5-bit register                                        : 44
 57-bit register                                       : 1
 6-bit register                                        : 98
 7-bit register                                        : 39
 8-bit register                                        : 191
 9-bit register                                        : 56
# Comparators                                          : 290
 1-bit comparator equal                                : 44
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 4
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 3730
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 17
 1-bit 2-to-1 multiplexer                              : 2841
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 15
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 12
 13-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 17
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 8-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 38
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 27
 24-bit 3-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 57
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 86
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 23
 6-bit 2-to-1 multiplexer                              : 73
 7-bit 2-to-1 multiplexer                              : 17
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 191
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 53-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 14
# FSMs                                                 : 44
# Xors                                                 : 351
 1-bit xor2                                            : 201
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_201_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_201_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_200_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_200_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_177_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_90_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_in0_freq_sampler_counter>: 1 register on signal <soc_hdmi_in0_freq_sampler_counter>.
The following registers are absorbed into accumulator <soc_hdmi_in1_freq_sampler_counter>: 1 register on signal <soc_hdmi_in1_freq_sampler_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_encoder_streamer_fifo_graycounter1_q_binary>: 1 register on signal <soc_encoder_streamer_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_encoder_cdc_graycounter1_q_binary>: 1 register on signal <soc_encoder_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <soc_encoder_reader_v>: 1 register on signal <soc_encoder_reader_v>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_hdmi_in0_freq_q_binary>: 1 register on signal <soc_hdmi_in0_freq_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_freq_q_binary>: 1 register on signal <soc_hdmi_in1_freq_q_binary>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync0_control_counter>: 1 register on signal <soc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync1_control_counter>: 1 register on signal <soc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync2_control_counter>: 1 register on signal <soc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_hcounter>: 1 register on signal <soc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_wer0_wer_counter>: 1 register on signal <soc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_wer1_wer_counter>: 1 register on signal <soc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer2_wer_counter>: 1 register on signal <soc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_vcounter>: 1 register on signal <soc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_pack_counter>: 1 register on signal <soc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync0_control_counter>: 1 register on signal <soc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync1_control_counter>: 1 register on signal <soc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync2_control_counter>: 1 register on signal <soc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_hcounter>: 1 register on signal <soc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_wer0_wer_counter>: 1 register on signal <soc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer1_wer_counter>: 1 register on signal <soc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer2_wer_counter>: 1 register on signal <soc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_pack_counter>: 1 register on signal <soc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_vcounter>: 1 register on signal <soc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_encoder_streamer_fifo_graycounter0_q_binary>: 1 register on signal <soc_encoder_streamer_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_encoder_y_fifo_produce>: 1 register on signal <soc_encoder_y_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_y_fifo_consume>: 1 register on signal <soc_encoder_y_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_y_fifo_level>: 1 register on signal <soc_encoder_y_fifo_level>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_consume>: 1 register on signal <soc_encoder_cb_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_produce>: 1 register on signal <soc_encoder_cb_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_level>: 1 register on signal <soc_encoder_cb_fifo_level>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_produce>: 1 register on signal <soc_encoder_cr_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_consume>: 1 register on signal <soc_encoder_cr_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_output_fifo_produce>: 1 register on signal <soc_encoder_output_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_level>: 1 register on signal <soc_encoder_cr_fifo_level>.
The following registers are absorbed into counter <soc_encoder_output_fifo_consume>: 1 register on signal <soc_encoder_output_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_output_fifo_level0>: 1 register on signal <soc_encoder_output_fifo_level0>.
The following registers are absorbed into counter <soc_encoderbuffer_v_write>: 1 register on signal <soc_encoderbuffer_v_write>.
The following registers are absorbed into counter <soc_encoderbuffer_h_read>: 1 register on signal <soc_encoderbuffer_h_read>.
The following registers are absorbed into counter <soc_encoderbuffer_v_read>: 1 register on signal <soc_encoderbuffer_v_read>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_freq_period_counter>: 1 register on signal <soc_hdmi_in0_freq_period_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_freq_period_counter>: 1 register on signal <soc_hdmi_in1_freq_period_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_encoder_cdc_graycounter0_q_binary>: 1 register on signal <soc_encoder_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_timer_count1>: 1 register on signal <soc_hdmi2usbsoc_sdram_timer_count1>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_zqcs_timer_count1>: 1 register on signal <soc_hdmi2usbsoc_sdram_zqcs_timer_count1>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_ctrl_bus_errors>: 1 register on signal <soc_hdmi2usbsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_sequencer_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_sequencer_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_postponer_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_postponer_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_twtrcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in0_edid_offset_counter>: 1 register on signal <soc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_current_address>: 1 register on signal <soc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_consume>: 1 register on signal <soc_hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_produce>: 1 register on signal <soc_hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_level>: 1 register on signal <soc_hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_current_address>: 1 register on signal <soc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in1_edid_offset_counter>: 1 register on signal <soc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_produce>: 1 register on signal <soc_hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_consume>: 1 register on signal <soc_hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_level>: 1 register on signal <soc_hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <soc_hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <soc_encoder_reader_rsv_level>: 1 register on signal <soc_encoder_reader_rsv_level>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_produce>: 1 register on signal <soc_encoder_reader_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_level>: 1 register on signal <soc_encoder_reader_fifo_level>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_consume>: 1 register on signal <soc_encoder_reader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_time0>: 1 register on signal <soc_hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_time1>: 1 register on signal <soc_hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_trrdcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_hdmi2usbsoc_count>: 1 register on signal <vns_hdmi2usbsoc_count>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_hdmi_out0_core_underflow_counter>: 1 register on signal <soc_hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_underflow_counter>: 1 register on signal <soc_hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_counter>: 1 register on signal <soc_hdmi_out0_dram_port_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_produce>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_consume>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_level>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_offset>: 1 register on signal <soc_hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_counter>: 1 register on signal <soc_hdmi_out1_dram_port_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_produce>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_consume>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_level>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_offset>: 1 register on signal <soc_hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0337_GND_1_o_add_7203_OUT_Madd1> :
 	<Madd__n32313> in block <top>, 	<Madd__n32314> in block <top>, 	<Madd__n32316_Madd> in block <top>, 	<Madd_n22609[1:0]> in block <top>, 	<Madd_BUS_0337_GND_1_o_add_7203_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0234_GND_1_o_add_6790_OUT_Madd1> :
 	<Madd__n32334> in block <top>, 	<Madd__n32335> in block <top>, 	<Madd__n32337_Madd> in block <top>, 	<Madd_n22321[1:0]> in block <top>, 	<Madd_BUS_0234_GND_1_o_add_6790_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0208_GND_1_o_add_6733_OUT_Madd1> :
 	<Madd__n32411> in block <top>, 	<Madd__n32412> in block <top>, 	<Madd__n32414_Madd> in block <top>, 	<Madd_n22243[1:0]> in block <top>, 	<Madd_BUS_0208_GND_1_o_add_6733_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0260_GND_1_o_add_6847_OUT_Madd1> :
 	<Madd__n32308> in block <top>, 	<Madd__n32309> in block <top>, 	<Madd__n32311_Madd> in block <top>, 	<Madd_n22399[1:0]> in block <top>, 	<Madd_BUS_0260_GND_1_o_add_6847_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0311_GND_1_o_add_7146_OUT_Madd1> :
 	<Madd__n32403> in block <top>, 	<Madd__n32404> in block <top>, 	<Madd__n32406_Madd> in block <top>, 	<Madd_n22531[1:0]> in block <top>, 	<Madd_BUS_0311_GND_1_o_add_7146_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0363_GND_1_o_add_7260_OUT_Madd1> :
 	<Madd__n32482> in block <top>, 	<Madd__n32483> in block <top>, 	<Madd__n32485_Madd> in block <top>, 	<Madd_n22687[1:0]> in block <top>, 	<Madd_BUS_0363_GND_1_o_add_7260_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0220_GND_1_o_add_6768_OUT_Madd1> :
 	<Madd__n32325> in block <top>, 	<Madd__n32326> in block <top>, 	<Madd__n32328_Madd> in block <top>, 	<Madd_n22279[1:0]> in block <top>, 	<Madd_BUS_0220_GND_1_o_add_6768_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0323_GND_1_o_add_7181_OUT_Madd1> :
 	<Madd__n32367> in block <top>, 	<Madd__n32368> in block <top>, 	<Madd__n32370_Madd> in block <top>, 	<Madd_n22567[1:0]> in block <top>, 	<Madd_BUS_0323_GND_1_o_add_7181_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0246_GND_1_o_add_6825_OUT_Madd1> :
 	<Madd__n32471> in block <top>, 	<Madd__n32472> in block <top>, 	<Madd__n32474_Madd> in block <top>, 	<Madd_n22357[1:0]> in block <top>, 	<Madd_BUS_0246_GND_1_o_add_6825_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0349_GND_1_o_add_7238_OUT_Madd1> :
 	<Madd__n32357> in block <top>, 	<Madd__n32358> in block <top>, 	<Madd__n32360_Madd> in block <top>, 	<Madd_n22645[1:0]> in block <top>, 	<Madd_BUS_0349_GND_1_o_add_7238_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0194_GND_1_o_add_6711_OUT_Madd1> :
 	<Madd__n32372> in block <top>, 	<Madd__n32373> in block <top>, 	<Madd__n32375_Madd> in block <top>, 	<Madd_n22201[1:0]> in block <top>, 	<Madd_BUS_0194_GND_1_o_add_6711_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0297_GND_1_o_add_7124_OUT_Madd1> :
 	<Madd__n32492> in block <top>, 	<Madd__n32493> in block <top>, 	<Madd__n32495_Madd> in block <top>, 	<Madd_n22489[1:0]> in block <top>, 	<Madd_BUS_0297_GND_1_o_add_7124_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0072_GND_1_o_add_5348_OUT_Madd1> :
 	<Madd__n32434> in block <top>, 	<Madd__n32435> in block <top>, 	<Madd__n32437_Madd> in block <top>, 	<Madd_n21903[1:0]> in block <top>, 	<Madd_BUS_0072_GND_1_o_add_5348_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0082_GND_1_o_add_5429_OUT_Madd1> :
 	<Madd__n32458> in block <top>, 	<Madd__n32459> in block <top>, 	<Madd__n32461_Madd> in block <top>, 	<Madd_n21930[1:0]> in block <top>, 	<Madd_BUS_0082_GND_1_o_add_5429_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0092_GND_1_o_add_5510_OUT_Madd1> :
 	<Madd__n32450> in block <top>, 	<Madd__n32451> in block <top>, 	<Madd__n32453_Madd> in block <top>, 	<Madd_n21957[1:0]> in block <top>, 	<Madd_BUS_0092_GND_1_o_add_5510_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0121_GND_1_o_add_5991_OUT_Madd1> :
 	<Madd__n32476> in block <top>, 	<Madd__n32477> in block <top>, 	<Madd__n32479_Madd> in block <top>, 	<Madd_n22026[1:0]> in block <top>, 	<Madd_BUS_0121_GND_1_o_add_5991_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0131_GND_1_o_add_6072_OUT_Madd1> :
 	<Madd__n32487> in block <top>, 	<Madd__n32488> in block <top>, 	<Madd__n32490_Madd> in block <top>, 	<Madd_n22053[1:0]> in block <top>, 	<Madd_BUS_0131_GND_1_o_add_6072_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0141_GND_1_o_add_6153_OUT_Madd1> :
 	<Madd__n32319> in block <top>, 	<Madd__n32320> in block <top>, 	<Madd__n32322_Madd> in block <top>, 	<Madd_n22080[1:0]> in block <top>, 	<Madd_BUS_0141_GND_1_o_add_6153_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6726_OUT1> :
 	<Madd_n22223> in block <top>, 	<Madd_n22226> in block <top>, 	<Madd_n22229> in block <top>, 	<Madd_n22232> in block <top>, 	<Madd_n22235> in block <top>, 	<Madd_n22238> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6726_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6783_OUT1> :
 	<Madd_n22301> in block <top>, 	<Madd_n22304> in block <top>, 	<Madd_n22307> in block <top>, 	<Madd_n22310> in block <top>, 	<Madd_n22313> in block <top>, 	<Madd_n22316> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6783_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6840_OUT1> :
 	<Madd_n22379> in block <top>, 	<Madd_n22382> in block <top>, 	<Madd_n22385> in block <top>, 	<Madd_n22388> in block <top>, 	<Madd_n22391> in block <top>, 	<Madd_n22394> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6840_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_7139_OUT1> :
 	<Madd_n22511> in block <top>, 	<Madd_n22514> in block <top>, 	<Madd_n22517> in block <top>, 	<Madd_n22520> in block <top>, 	<Madd_n22523> in block <top>, 	<Madd_n22526> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_7139_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_7196_OUT1> :
 	<Madd_n22589> in block <top>, 	<Madd_n22592> in block <top>, 	<Madd_n22595> in block <top>, 	<Madd_n22598> in block <top>, 	<Madd_n22601> in block <top>, 	<Madd_n22604> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_7196_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_7253_OUT1> :
 	<Madd_n22667> in block <top>, 	<Madd_n22670> in block <top>, 	<Madd_n22673> in block <top>, 	<Madd_n22676> in block <top>, 	<Madd_n22679> in block <top>, 	<Madd_n22682> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_7253_OUT> in block <top>.
	Multiplier <Mmult_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5565_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_5567_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5565_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_6208_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_6210_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_6208_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n17917> in block <top> and adder/subtractor <Madd_soc_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n17917>.
	The following registers are also absorbed by the MAC: <soc_encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n18211>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n18212>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n18519>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n18520>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_6661_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_6660_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_6663_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_6662_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_7074_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_7076_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_7073_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_7075_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5566_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_6209_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5618_OUT> in block <top> and  <Mmult_n18211> in block <top> are combined into a MULT with pre-adder <Mmult_n182111>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5619_OUT> in block <top> and  <Mmult_n18212> in block <top> are combined into a MULT with pre-adder <Mmult_n182121>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_6261_OUT> in block <top> and  <Mmult_n18519> in block <top> are combined into a MULT with pre-adder <Mmult_n185191>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_6262_OUT> in block <top> and  <Mmult_n18520> in block <top> are combined into a MULT with pre-adder <Mmult_n185201>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_cur_word,soc_hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_27>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_cur_word,soc_hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_1291_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_15>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_15>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_47> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_streamer_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_encoder_streamer_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <memadr_44>     |          |
    |     doB            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_46> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_37>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_output_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_output_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_output_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <encoder_clk>   | rise     |
    |     enB            | connected to signal <soc_encoder_output_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_encoder_output_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1724_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_22>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_22>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_28>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_28>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_44> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_45> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_43> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoderbuffer_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_42> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_encoder_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_encoder_cdc_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <soc_encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     addrB          | connected to signal <memadr_41>     |          |
    |     doB            | connected to signal <soc_encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_35>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_29>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p3_rddata,soc_hdmi2usbsoc_sdram_slave_p2_rddata,soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_31>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p3_rddata,soc_hdmi2usbsoc_sdram_slave_p2_rddata,soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_37>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_initiator_csrstorage9_storage,soc_hdmi_out0_core_initiator_csrstorage8_storage,soc_hdmi_out0_core_initiator_csrstorage7_storage,soc_hdmi_out0_core_initiator_csrstorage6_storage,soc_hdmi_out0_core_initiator_csrstorage5_storage,soc_hdmi_out0_core_initiator_csrstorage4_storage,soc_hdmi_out0_core_initiator_csrstorage3_storage,soc_hdmi_out0_core_initiator_csrstorage2_storage,soc_hdmi_out0_core_initiator_csrstorage1_storage,soc_hdmi_out0_core_initiator_csrstorage0_storage)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_33>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_initiator_csrstorage9_storage,soc_hdmi_out1_core_initiator_csrstorage8_storage,soc_hdmi_out1_core_initiator_csrstorage7_storage,soc_hdmi_out1_core_initiator_csrstorage6_storage,soc_hdmi_out1_core_initiator_csrstorage5_storage,soc_hdmi_out1_core_initiator_csrstorage4_storage,soc_hdmi_out1_core_initiator_csrstorage3_storage,soc_hdmi_out1_core_initiator_csrstorage2_storage,soc_hdmi_out1_core_initiator_csrstorage1_storage,soc_hdmi_out1_core_initiator_csrstorage0_storage)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_39>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <(soc_hdmi2usbsoc_tag_di_dirty,"0000",vns_comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_15> <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <vns_hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_15> <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <vns_hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_51> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <(_n23555,_n23554,_n23553,_n23552)> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_61> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <(_n23564,_n23563,_n23562,_n23561)> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed49<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding0_output_de,soc_hdmi_in0_decoding0_output_c,soc_hdmi_in0_decoding0_output_d,soc_hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding1_output_de,soc_hdmi_in0_decoding1_output_c,soc_hdmi_in0_decoding1_output_d,soc_hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding2_output_de,soc_hdmi_in0_decoding2_output_c,soc_hdmi_in0_decoding2_output_d,soc_hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding0_output_de,soc_hdmi_in1_decoding0_output_c,soc_hdmi_in1_decoding0_output_d,soc_hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding1_output_de,soc_hdmi_in1_decoding1_output_c,soc_hdmi_in1_decoding1_output_d,soc_hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding2_output_de,soc_hdmi_in1_decoding2_output_c,soc_hdmi_in1_decoding2_output_d,soc_hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(soc_encoderbuffer_write_sel,soc_encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <soc_encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(soc_encoderbuffer_read_sel,soc_encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed12,vns_comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed15,vns_comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed18,vns_comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed21,vns_comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed24,vns_comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed27,vns_comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed30,vns_comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed33,vns_comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage,soc_ethmac_reader_slot_storage)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_41> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_encoder_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p3_rddata,soc_hdmi2usbsoc_sdram_slave_p2_rddata,soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_encoder_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <(_n23555,_n23554,_n23553,_n23552)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     addrB          | connected to signal <memadr_10>     |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <(_n23564,_n23563,_n23562,_n23561)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     addrB          | connected to signal <memadr_10>     |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18211 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18212 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18519 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18520 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_6661_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_6660_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_6663_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_6662_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_7074_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_7076_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_7073_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_7075_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5566_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_6209_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_95_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <memdat_2_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_4_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_4_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 133
 1024x10-bit dual-port block RAM                       : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x8-bit dual-port block RAM                        : 1
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 3
 12x8-bit single-port distributed Read Only RAM        : 1
 16x10-bit dual-port distributed RAM                   : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x130-bit dual-port block RAM                        : 2
 16x130-bit dual-port distributed RAM                  : 3
 16x4-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 256x8-bit dual-port block RAM                         : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x162-bit dual-port distributed RAM                   : 2
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x32-bit dual-port distributed RAM                  : 2
 382x32-bit single-port block RAM                      : 2
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 12
 4x10-bit single-port distributed Read Only RAM        : 2
 4x130-bit dual-port distributed RAM                   : 1
 4x27-bit dual-port distributed RAM                    : 2
 512x12-bit dual-port block RAM                        : 1
 512x128-bit single-port block RAM                     : 1
 512x131-bit dual-port block RAM                       : 2
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x42-bit dual-port block RAM                         : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 7
 16x16-to-27-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 253
 1-bit adder                                           : 1
 10-bit adder                                          : 6
 11-bit adder                                          : 10
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 2-bit adder                                           : 10
 2-bit adder carry in                                  : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 13
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 27-bit adder                                          : 2
 27-bit subtractor                                     : 2
 3-bit adder                                           : 15
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 32
 5-bit adder                                           : 7
 5-bit subtractor                                      : 24
 6-bit adder                                           : 16
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 15
 7-bit adder                                           : 8
 8-bit adder                                           : 1
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 270
 1-bit up counter                                      : 10
 10-bit up counter                                     : 6
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit down counter                                    : 17
 2-bit up counter                                      : 29
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 26-bit down counter                                   : 2
 27-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 63
 3-bit updown counter                                  : 12
 32-bit up counter                                     : 8
 4-bit down counter                                    : 3
 4-bit up counter                                      : 14
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 1
 6-bit up counter                                      : 10
 7-bit up counter                                      : 10
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 8
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 11
 16-bit updown loadable accumulator                    : 1
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 3
 6-bit up accumulator                                  : 6
# Registers                                            : 12064
 Flip-Flops                                            : 12064
# Comparators                                          : 290
 1-bit comparator equal                                : 44
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 4
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 4234
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 17
 1-bit 2-to-1 multiplexer                              : 3370
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 70
 1-bit 53-to-1 multiplexer                             : 8
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 14
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 10
 13-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 15
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 8-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 27
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 20
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 31
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 60
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 84
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 23
 6-bit 2-to-1 multiplexer                              : 72
 7-bit 2-to-1 multiplexer                              : 17
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 165
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 44
# Xors                                                 : 351
 1-bit xor2                                            : 201
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <vns_edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <vns_edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in0_chansync_syncbuffer0_produce> <soc_hdmi_in0_chansync_syncbuffer1_produce> <soc_hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <soc_hdmi_in0_chansync_syncbuffer0_produce>.
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in1_chansync_syncbuffer2_produce> <soc_hdmi_in1_chansync_syncbuffer0_produce> <soc_hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <soc_hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <vns_litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <vns_dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <vns_dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <vns_roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <vns_roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <vns_roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <vns_roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_hdmi2usbsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_35> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_32> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_33> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_33> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_33> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_33> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_33> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_33> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_34> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_36> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_37> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_38> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_41130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_41129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_479> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_439> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_449> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_459> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_267> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_268> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_377> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_378> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_470> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_469> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_42129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_42130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_221> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_222> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_228> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_201> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_204> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_202> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_207> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_205> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_206> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_208> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_213> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_211> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_212> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_216> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_217> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_218> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_319> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_329> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3327> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_txen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_rxen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2019> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_postponer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> <soc_half_rate_phy_record3_wrdata_mask_0> <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_37_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_39_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_33_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_31_0> 
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <rgmii_if> ...

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_273> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_277> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_275> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_276> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_278> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_354> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_353> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_357> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_355> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_356> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_358> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_sequencer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_encoder_streamer_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_streamer_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <memadr_31_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_31_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_31_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_encoder_cdc_graycounter0_q_binary_2> <soc_encoder_reader_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_0> <soc_hdmi_in1_wer2_period_counter_0> <soc_hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_1> <soc_hdmi_in1_wer2_period_counter_1> <soc_hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_2> <soc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_3> <soc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_4> <soc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_10> <soc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_5> <soc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_11> <soc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_6> <soc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_12> <soc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_7> <soc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_13> <soc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_8> <soc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_14> <soc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_toggle_i> <soc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_9> <soc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_15> <soc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_20> <soc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_16> <soc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_21> <soc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_17> <soc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_22> <soc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_18> <soc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_23> <soc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_19> <soc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cdc_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_wer_counter_r_updated> <soc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_done> <soc_hdmi_in0_wer2_period_done> <soc_hdmi_in0_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_reader_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_reader_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_10> <soc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_11> <soc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_12> <soc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_13> <soc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out1_resetinserter_cb_fifo_consume_0> <soc_hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_14> <soc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_15> <soc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_20> <soc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_done> <soc_hdmi_in1_wer2_period_done> <soc_hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_21> <soc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_16> <soc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_17> <soc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_22> <soc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_18> <soc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_23> <soc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_19> <soc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_i> <soc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_0> <soc_hdmi_in1_edid_samp_count_0> <soc_hdmi2usbsoc_sdram_bandwidth_counter_0> <soc_hdmi_in0_edid_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cb_fifo_consume_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_encoder_y_fifo_consume_1> <soc_encoder_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <soc_hdmi_in1_edid_samp_carry> <soc_hdmi2usbsoc_sdram_bandwidth_period> <soc_hdmi_in0_edid_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_wer_counter_r_updated> <soc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_24> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_25> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_30> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_26> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_31> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_27> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_streamer_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_streamer_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_28> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_29> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out0_resetinserter_cb_fifo_consume_0> <soc_hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <memadr_37_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_37_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <memadr_37_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_0> <soc_hdmi_in0_wer2_period_counter_0> <soc_hdmi_in0_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_1> <soc_hdmi_in0_wer2_period_counter_1> <soc_hdmi_in0_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_2> <soc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_3> <soc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_4> <soc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_5> <soc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_6> <soc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_7> <soc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_8> <soc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_9> <soc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_edid_samp_count_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi2usbsoc_sdram_bandwidth_counter_2> <soc_hdmi_in0_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_edid_samp_count_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi2usbsoc_sdram_bandwidth_counter_3> <soc_hdmi_in0_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_period_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_edid_samp_count_1> <soc_hdmi2usbsoc_sdram_bandwidth_counter_1> <soc_hdmi_in0_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_edid_samp_count_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi2usbsoc_sdram_bandwidth_counter_4> <soc_hdmi_in0_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl26_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl39_regs0> <vns_xilinxmultiregimpl52_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl77_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl90_regs0> <vns_xilinxmultiregimpl103_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl77_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl90_regs1> <vns_xilinxmultiregimpl103_regs1> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl26_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl39_regs1> <vns_xilinxmultiregimpl52_regs1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_o_r> <soc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_o_r> <soc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 102.
Optimizing block <top> to meet ratio 100 (+ 0) of 6822 slices :
Area constraint is met for block <top>, final ratio is 93.
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_167_o_GND_167_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_167_o_GND_167_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_165_o_GND_165_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_mul_x_BRB0> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/bit_ptr_4 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_197_o_Decoder_245_OUT<8><4>111_FRB.
	Register(s) lm32_cpu/load_store_unit/d_adr_o_15 lm32_cpu/load_store_unit/d_adr_o_14 lm32_cpu/load_store_unit/d_adr_o_13 lm32_cpu/load_store_unit/d_adr_o_12 lm32_cpu/load_store_unit/d_adr_o_11 has(ve) been forward balanced into : vns_hdmi2usbsoc_csrbank13_sel<13>1_SW1_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB1.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_0_BRB0 JpegEnc/U_Huffman/word_reg_0_BRB1 JpegEnc/U_Huffman/word_reg_0_BRB2 JpegEnc/U_Huffman/word_reg_0_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_1_BRB0 JpegEnc/U_Huffman/word_reg_1_BRB1 JpegEnc/U_Huffman/word_reg_1_BRB2 JpegEnc/U_Huffman/word_reg_1_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_10_BRB0 JpegEnc/U_Huffman/word_reg_10_BRB1 JpegEnc/U_Huffman/word_reg_10_BRB2 JpegEnc/U_Huffman/word_reg_10_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_11_BRB0 JpegEnc/U_Huffman/word_reg_11_BRB1 JpegEnc/U_Huffman/word_reg_11_BRB2 JpegEnc/U_Huffman/word_reg_11_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_12 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_12_BRB0 JpegEnc/U_Huffman/word_reg_12_BRB1 JpegEnc/U_Huffman/word_reg_12_BRB2 JpegEnc/U_Huffman/word_reg_12_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_13 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_13_BRB0 JpegEnc/U_Huffman/word_reg_13_BRB1 JpegEnc/U_Huffman/word_reg_13_BRB2 JpegEnc/U_Huffman/word_reg_13_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_14 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_14_BRB0 JpegEnc/U_Huffman/word_reg_14_BRB1 JpegEnc/U_Huffman/word_reg_14_BRB2 JpegEnc/U_Huffman/word_reg_14_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_15 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_15_BRB0 JpegEnc/U_Huffman/word_reg_15_BRB1 JpegEnc/U_Huffman/word_reg_15_BRB2 JpegEnc/U_Huffman/word_reg_15_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_16 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_16_BRB0 JpegEnc/U_Huffman/word_reg_16_BRB1 JpegEnc/U_Huffman/word_reg_16_BRB2 JpegEnc/U_Huffman/word_reg_16_BRB3 JpegEnc/U_Huffman/word_reg_16_BRB4 JpegEnc/U_Huffman/word_reg_16_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_17 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_17_BRB0 JpegEnc/U_Huffman/word_reg_17_BRB1 JpegEnc/U_Huffman/word_reg_17_BRB2 JpegEnc/U_Huffman/word_reg_17_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_18 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_18_BRB0 JpegEnc/U_Huffman/word_reg_18_BRB1 JpegEnc/U_Huffman/word_reg_18_BRB2 JpegEnc/U_Huffman/word_reg_18_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_19 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_19_BRB0 JpegEnc/U_Huffman/word_reg_19_BRB1 JpegEnc/U_Huffman/word_reg_19_BRB2 JpegEnc/U_Huffman/word_reg_19_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_2_BRB0 JpegEnc/U_Huffman/word_reg_2_BRB1 JpegEnc/U_Huffman/word_reg_2_BRB2 JpegEnc/U_Huffman/word_reg_2_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_20 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_20_BRB0 JpegEnc/U_Huffman/word_reg_20_BRB1 JpegEnc/U_Huffman/word_reg_20_BRB2 JpegEnc/U_Huffman/word_reg_20_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_21 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_21_BRB0 JpegEnc/U_Huffman/word_reg_21_BRB1 JpegEnc/U_Huffman/word_reg_21_BRB2 JpegEnc/U_Huffman/word_reg_21_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_22 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_22_BRB0 JpegEnc/U_Huffman/word_reg_22_BRB1 JpegEnc/U_Huffman/word_reg_22_BRB2 JpegEnc/U_Huffman/word_reg_22_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_3_BRB0 JpegEnc/U_Huffman/word_reg_3_BRB1 JpegEnc/U_Huffman/word_reg_3_BRB2 JpegEnc/U_Huffman/word_reg_3_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_4_BRB0 JpegEnc/U_Huffman/word_reg_4_BRB1 JpegEnc/U_Huffman/word_reg_4_BRB2 JpegEnc/U_Huffman/word_reg_4_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_5_BRB0 JpegEnc/U_Huffman/word_reg_5_BRB1 JpegEnc/U_Huffman/word_reg_5_BRB2 JpegEnc/U_Huffman/word_reg_5_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_6_BRB0 JpegEnc/U_Huffman/word_reg_6_BRB1 JpegEnc/U_Huffman/word_reg_6_BRB2 JpegEnc/U_Huffman/word_reg_6_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_7_BRB0 JpegEnc/U_Huffman/word_reg_7_BRB1 JpegEnc/U_Huffman/word_reg_7_BRB2 JpegEnc/U_Huffman/word_reg_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_8_BRB0 JpegEnc/U_Huffman/word_reg_8_BRB1 JpegEnc/U_Huffman/word_reg_8_BRB2 JpegEnc/U_Huffman/word_reg_8_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_9_BRB0 JpegEnc/U_Huffman/word_reg_9_BRB1 JpegEnc/U_Huffman/word_reg_9_BRB2 JpegEnc/U_Huffman/word_reg_9_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB1 ddram_cas_n_BRB4 ddram_cas_n_BRB5 ddram_cas_n_BRB7 ddram_cas_n_BRB15.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB1 ddram_ras_n_BRB2 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7 ddram_ras_n_BRB11 ddram_ras_n_BRB13 ddram_ras_n_BRB16 ddram_ras_n_BRB17 ddram_ras_n_BRB18 ddram_ras_n_BRB19 ddram_ras_n_BRB21 ddram_ras_n_BRB24 ddram_ras_n_BRB27 ddram_ras_n_BRB28 ddram_ras_n_BRB32 ddram_ras_n_BRB33 ddram_ras_n_BRB34 ddram_ras_n_BRB35 ddram_ras_n_BRB36 ddram_ras_n_BRB37 ddram_ras_n_BRB39 ddram_ras_n_BRB40 ddram_ras_n_BRB42 ddram_ras_n_BRB43.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB1 ddram_we_n_BRB4 ddram_we_n_BRB5 ddram_we_n_BRB7 ddram_we_n_BRB15.
	Register(s) fx2_jpeg_streamer/fsm_state_FSM_FFd2 has(ve) been backward balanced into : fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB0 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB1 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB2 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB3 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB4 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_0 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_0_BRB0 fx2_jpeg_streamer/fx2_data_0_BRB1 fx2_jpeg_streamer/fx2_data_0_BRB2 fx2_jpeg_streamer/fx2_data_0_BRB3 fx2_jpeg_streamer/fx2_data_0_BRB4 fx2_jpeg_streamer/fx2_data_0_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_pktend_n has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_pktend_n_BRB1.
	Register(s) fx2_jpeg_streamer/fx2_wr_n has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_wr_n_BRB1 fx2_jpeg_streamer/fx2_wr_n_BRB2 fx2_jpeg_streamer/fx2_wr_n_BRB3 fx2_jpeg_streamer/fx2_wr_n_BRB4.
	Register(s) fx2_jpeg_streamer/packet_counter_0 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_0_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_1 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_1_BRB0 fx2_jpeg_streamer/packet_counter_1_BRB1.
	Register(s) fx2_jpeg_streamer/packet_counter_11 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_11_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_5 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_5_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_6 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_6_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_8 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_8_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_9 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_9_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_fid has(ve) been backward balanced into : fx2_jpeg_streamer/packet_fid_BRB0 fx2_jpeg_streamer/packet_fid_BRB1 fx2_jpeg_streamer/packet_fid_BRB2 fx2_jpeg_streamer/packet_fid_BRB4 fx2_jpeg_streamer/packet_fid_BRB5 fx2_jpeg_streamer/packet_fid_BRB6 fx2_jpeg_streamer/packet_fid_BRB8 fx2_jpeg_streamer/packet_fid_BRB9 fx2_jpeg_streamer/packet_fid_BRB10 fx2_jpeg_streamer/packet_fid_BRB11.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) soc_ethmac_crc32_inserter_reg_10 has(ve) been backward balanced into : soc_ethmac_crc32_inserter_reg_10_BRB2 soc_ethmac_crc32_inserter_reg_10_BRB3 soc_ethmac_crc32_inserter_reg_10_BRB5.
	Register(s) soc_ethmac_crc32_inserter_reg_9 has(ve) been backward balanced into : soc_ethmac_crc32_inserter_reg_9_BRB0 soc_ethmac_crc32_inserter_reg_9_BRB1 soc_ethmac_crc32_inserter_reg_9_BRB2 soc_ethmac_crc32_inserter_reg_9_BRB3 soc_ethmac_crc32_inserter_reg_9_BRB4 soc_ethmac_crc32_inserter_reg_9_BRB5.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_r_drive_dq_0 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_0_BRB0 soc_half_rate_phy_r_drive_dq_0_BRB2 soc_half_rate_phy_r_drive_dq_0_BRB4 soc_half_rate_phy_r_drive_dq_0_BRB5 .
	Register(s) soc_half_rate_phy_r_drive_dq_1 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_1_BRB0 soc_half_rate_phy_r_drive_dq_1_BRB2 soc_half_rate_phy_r_drive_dq_1_BRB4 soc_half_rate_phy_r_drive_dq_1_BRB5 .
	Register(s) soc_half_rate_phy_r_drive_dq_2 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_2_BRB0 soc_half_rate_phy_r_drive_dq_2_BRB2 soc_half_rate_phy_r_drive_dq_2_BRB3 soc_half_rate_phy_r_drive_dq_2_BRB4 soc_half_rate_phy_r_drive_dq_2_BRB5 soc_half_rate_phy_r_drive_dq_2_BRB6 soc_half_rate_phy_r_drive_dq_2_BRB7 soc_half_rate_phy_r_drive_dq_2_BRB8 soc_half_rate_phy_r_drive_dq_2_BRB9 soc_half_rate_phy_r_drive_dq_2_BRB10.
	Register(s) soc_half_rate_phy_r_drive_dq_3 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_3_BRB0 soc_half_rate_phy_r_drive_dq_3_BRB1 soc_half_rate_phy_r_drive_dq_3_BRB2 soc_half_rate_phy_r_drive_dq_3_BRB3 soc_half_rate_phy_r_drive_dq_3_BRB4 soc_half_rate_phy_r_drive_dq_3_BRB5.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB3 soc_half_rate_phy_record0_cas_n_BRB5 soc_half_rate_phy_record0_cas_n_BRB7 soc_half_rate_phy_record0_cas_n_BRB8 soc_half_rate_phy_record0_cas_n_BRB9 soc_half_rate_phy_record0_cas_n_BRB11 soc_half_rate_phy_record0_cas_n_BRB12 soc_half_rate_phy_record0_cas_n_BRB13 soc_half_rate_phy_record0_cas_n_BRB15 soc_half_rate_phy_record0_cas_n_BRB16 soc_half_rate_phy_record0_cas_n_BRB17 soc_half_rate_phy_record0_cas_n_BRB18 soc_half_rate_phy_record0_cas_n_BRB19 soc_half_rate_phy_record0_cas_n_BRB20 soc_half_rate_phy_record0_cas_n_BRB24 soc_half_rate_phy_record0_cas_n_BRB25 soc_half_rate_phy_record0_cas_n_BRB28.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB3 soc_half_rate_phy_record0_ras_n_BRB8 soc_half_rate_phy_record0_ras_n_BRB14.
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB3 soc_half_rate_phy_record0_we_n_BRB8 soc_half_rate_phy_record0_we_n_BRB14.
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB0 soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB4 soc_half_rate_phy_record1_cas_n_BRB5 soc_half_rate_phy_record1_cas_n_BRB6 soc_half_rate_phy_record1_cas_n_BRB9 soc_half_rate_phy_record1_cas_n_BRB11 soc_half_rate_phy_record1_cas_n_BRB12 soc_half_rate_phy_record1_cas_n_BRB27 soc_half_rate_phy_record1_cas_n_BRB28.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB1 soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB4.
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB1 soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB4.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB1 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB10 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB15.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB3.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB4 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB15.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB2 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB5.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB1 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB10 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB15.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB3.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB4 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB15.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB2 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB5.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB0 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB1 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB2 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB5 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB6 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB8 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB9 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB10 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB11.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB0 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB1 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB5 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB6 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB7 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB8 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB9 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB10 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB11.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2_BRB5.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3_BRB5.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_5 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_5_BRB2 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_5_BRB3.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_6 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_6_BRB2 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_6_BRB3.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_7 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_7_BRB2 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_7_BRB3.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB0 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB5 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB6 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB7 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB8 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB9.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB1 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB5 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB8 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB9 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB10.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_5 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_5_BRB2 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_5_BRB3.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_6 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_6_BRB2 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_6_BRB3.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_7 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_7_BRB2 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_7_BRB3.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB28 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31
vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB48 vns_new_master_rdata_valid0_BRB50 vns_new_master_rdata_valid0_BRB51 .
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28 vns_new_master_rdata_valid1_BRB30
vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB50 vns_new_master_rdata_valid1_BRB52 vns_new_master_rdata_valid1_BRB53 .
	Register(s) vns_new_master_rdata_valid15 has(ve) been backward balanced into : vns_new_master_rdata_valid15_BRB0 vns_new_master_rdata_valid15_BRB1 vns_new_master_rdata_valid15_BRB3 vns_new_master_rdata_valid15_BRB6 vns_new_master_rdata_valid15_BRB9 vns_new_master_rdata_valid15_BRB11 .
	Register(s) vns_new_master_rdata_valid16 has(ve) been backward balanced into : vns_new_master_rdata_valid16_BRB0 vns_new_master_rdata_valid16_BRB1 vns_new_master_rdata_valid16_BRB2 vns_new_master_rdata_valid16_BRB3 vns_new_master_rdata_valid16_BRB6 vns_new_master_rdata_valid16_BRB8 vns_new_master_rdata_valid16_BRB11 vns_new_master_rdata_valid16_BRB13 .
	Register(s) vns_new_master_rdata_valid17 has(ve) been backward balanced into : vns_new_master_rdata_valid17_BRB0 vns_new_master_rdata_valid17_BRB1 vns_new_master_rdata_valid17_BRB2 vns_new_master_rdata_valid17_BRB3 vns_new_master_rdata_valid17_BRB6 vns_new_master_rdata_valid17_BRB8 vns_new_master_rdata_valid17_BRB11 vns_new_master_rdata_valid17_BRB13 .
	Register(s) vns_new_master_rdata_valid18 has(ve) been backward balanced into : vns_new_master_rdata_valid18_BRB0 vns_new_master_rdata_valid18_BRB1 vns_new_master_rdata_valid18_BRB3 vns_new_master_rdata_valid18_BRB5.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26.
	Register(s) vns_new_master_rdata_valid20 has(ve) been backward balanced into : vns_new_master_rdata_valid20_BRB0 vns_new_master_rdata_valid20_BRB1 vns_new_master_rdata_valid20_BRB3 vns_new_master_rdata_valid20_BRB6 vns_new_master_rdata_valid20_BRB9 vns_new_master_rdata_valid20_BRB11 .
	Register(s) vns_new_master_rdata_valid21 has(ve) been backward balanced into : vns_new_master_rdata_valid21_BRB0 vns_new_master_rdata_valid21_BRB1 vns_new_master_rdata_valid21_BRB2 vns_new_master_rdata_valid21_BRB3 vns_new_master_rdata_valid21_BRB6 vns_new_master_rdata_valid21_BRB8 vns_new_master_rdata_valid21_BRB11 vns_new_master_rdata_valid21_BRB13 .
	Register(s) vns_new_master_rdata_valid22 has(ve) been backward balanced into : vns_new_master_rdata_valid22_BRB0 vns_new_master_rdata_valid22_BRB1 vns_new_master_rdata_valid22_BRB2 vns_new_master_rdata_valid22_BRB3 vns_new_master_rdata_valid22_BRB6 vns_new_master_rdata_valid22_BRB8 vns_new_master_rdata_valid22_BRB11 vns_new_master_rdata_valid22_BRB13 .
	Register(s) vns_new_master_rdata_valid23 has(ve) been backward balanced into : vns_new_master_rdata_valid23_BRB0 vns_new_master_rdata_valid23_BRB1 vns_new_master_rdata_valid23_BRB3 vns_new_master_rdata_valid23_BRB5.
	Register(s) vns_new_master_rdata_valid25 has(ve) been backward balanced into : vns_new_master_rdata_valid25_BRB0 vns_new_master_rdata_valid25_BRB1 vns_new_master_rdata_valid25_BRB3 vns_new_master_rdata_valid25_BRB6 vns_new_master_rdata_valid25_BRB9 vns_new_master_rdata_valid25_BRB11 .
	Register(s) vns_new_master_rdata_valid26 has(ve) been backward balanced into : vns_new_master_rdata_valid26_BRB0 vns_new_master_rdata_valid26_BRB1 vns_new_master_rdata_valid26_BRB2 vns_new_master_rdata_valid26_BRB3 vns_new_master_rdata_valid26_BRB6 vns_new_master_rdata_valid26_BRB8 vns_new_master_rdata_valid26_BRB11 vns_new_master_rdata_valid26_BRB13 .
	Register(s) vns_new_master_rdata_valid27 has(ve) been backward balanced into : vns_new_master_rdata_valid27_BRB0 vns_new_master_rdata_valid27_BRB1 vns_new_master_rdata_valid27_BRB2 vns_new_master_rdata_valid27_BRB3 vns_new_master_rdata_valid27_BRB6 vns_new_master_rdata_valid27_BRB8 vns_new_master_rdata_valid27_BRB11 vns_new_master_rdata_valid27_BRB13 .
	Register(s) vns_new_master_rdata_valid28 has(ve) been backward balanced into : vns_new_master_rdata_valid28_BRB0 vns_new_master_rdata_valid28_BRB1 vns_new_master_rdata_valid28_BRB3 vns_new_master_rdata_valid28_BRB5.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
	Register(s) vns_new_master_wdata_ready10 has(ve) been backward balanced into : vns_new_master_wdata_ready10_BRB0 vns_new_master_wdata_ready10_BRB1 vns_new_master_wdata_ready10_BRB3 vns_new_master_wdata_ready10_BRB5.
	Register(s) vns_new_master_wdata_ready2 has(ve) been backward balanced into : vns_new_master_wdata_ready2_BRB0 vns_new_master_wdata_ready2_BRB1 vns_new_master_wdata_ready2_BRB2 vns_new_master_wdata_ready2_BRB3.
	Register(s) vns_new_master_wdata_ready4 has(ve) been backward balanced into : vns_new_master_wdata_ready4_BRB0 vns_new_master_wdata_ready4_BRB1 vns_new_master_wdata_ready4_BRB2 vns_new_master_wdata_ready4_BRB3.
	Register(s) vns_new_master_wdata_ready6 has(ve) been backward balanced into : vns_new_master_wdata_ready6_BRB0 vns_new_master_wdata_ready6_BRB1 vns_new_master_wdata_ready6_BRB3 vns_new_master_wdata_ready6_BRB5.
	Register(s) vns_new_master_wdata_ready8 has(ve) been backward balanced into : vns_new_master_wdata_ready8_BRB0 vns_new_master_wdata_ready8_BRB1 vns_new_master_wdata_ready8_BRB3 vns_new_master_wdata_ready8_BRB5.
Unit <top> processed.
FlipFlop JpegEnc/U_Huffman/VLC_size_0 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_1 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_2 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_3 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_0 has been replicated 2 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_1 has been replicated 2 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_2 has been replicated 2 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_3 has been replicated 2 time(s)
FlipFlop JpegEnc/U_Huffman/bit_ptr_4 has been replicated 2 time(s)
FlipFlop lm32_cpu/load_store_unit/d_cyc_o has been replicated 1 time(s)
FlipFlop soc_hdmi2usbsoc_sdram_storage_0 has been replicated 2 time(s)
FlipFlop soc_phase_sel has been replicated 3 time(s)
FlipFlop vns_hdmi2usbsoc_grant has been replicated 4 time(s)
FlipFlop vns_wb2csr_state has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <soc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <soc_hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB3>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB13>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB15>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB15>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB2>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB17>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB24>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB28>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB32>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB33>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB36>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB39>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB13>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB16>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB1>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB0>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB2>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB3>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB4>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB5>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB0>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <soc_half_rate_phy_r_drive_dq_2_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB18>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB27>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB28>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB9>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB11>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB22>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB24>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB50>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB52>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB53>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <soc_half_rate_phy_rddata_sr_0> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB0> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13001
 Flip-Flops                                            : 13001
# Shift Registers                                      : 174
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 74
 3-bit shift register                                  : 19
 4-bit shift register                                  : 65
 5-bit shift register                                  : 4
 6-bit shift register                                  : 2
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22044
#      GND                         : 1
#      INV                         : 486
#      LUT1                        : 1008
#      LUT2                        : 1792
#      LUT3                        : 2267
#      LUT4                        : 1759
#      LUT5                        : 2674
#      LUT6                        : 6585
#      MULT_AND                    : 42
#      MUXCY                       : 2555
#      MUXF7                       : 336
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 2490
# FlipFlops/Latches                : 13292
#      FD                          : 2198
#      FD_1                        : 14
#      FDC                         : 1278
#      FDC_1                       : 11
#      FDCE                        : 938
#      FDCE_1                      : 12
#      FDE                         : 560
#      FDE_1                       : 13
#      FDP                         : 30
#      FDP_1                       : 6
#      FDPE                        : 51
#      FDR                         : 2841
#      FDRE                        : 5080
#      FDS                         : 77
#      FDSE                        : 165
#      IDDR2                       : 5
#      ODDR2                       : 13
# RAMS                             : 1792
#      RAM128X1D                   : 192
#      RAM16X1D                    : 1373
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 63
#      RAMB8BWER                   : 28
# Shift Registers                  : 174
#      SRLC16E                     : 174
# Clock Buffers                    : 16
#      BUFG                        : 16
# IO Buffers                       : 120
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFDS                      : 8
#      IBUFG                       : 3
#      IOBUF                       : 27
#      OBUF                        : 58
#      OBUFDS                      : 9
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 91
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 23
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:           13292  out of  54576    24%  
 Number of Slice LUTs:                20531  out of  27288    75%  
    Number used as Logic:             16571  out of  27288    60%  
    Number used as Memory:             3960  out of   6408    61%  
       Number used as RAM:             3786
       Number used as SRL:              174

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  25618
   Number with an unused Flip Flop:   12326  out of  25618    48%  
   Number with an unused LUT:          5087  out of  25618    19%  
   Number of fully used LUT-FF pairs:  8205  out of  25618    32%  
   Number of unique control sets:       583

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                 138  out of    296    46%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               77  out of    116    66%  
    Number using Block RAM only:         77
 Number of BUFG/BUFGCTRLs:               16  out of     16   100%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk100                                          | PLL_ADV:CLKOUT5        | 7322  |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT2        | 984   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT2        | 984   |
clk100                                          | PLL_ADV:CLKOUT2        | 168   |
clk100                                          | PLL_ADV:CLKOUT4        | 147   |
fx2_ifclk                                       | IBUFG+BUFG             | 71    |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
clk100                                          | PLL_ADV:CLKOUT1        | 3882  |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1172  |
eth_clocks_rx                                   | IBUFG+BUFG             | 278   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                      | BUFG                   | 2     |
clk100                                          | PLL_ADV:CLKOUT3        | 2     |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.041ns (Maximum Frequency: 110.602MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 9.411ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13479 / 2851
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            soc_hdmi_in0_s6datacapture0_lateness_4 (FF)
  Destination:       soc_hdmi_in0_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: soc_hdmi_in0_s6datacapture0_lateness_4 to soc_hdmi_in0_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in0_s6datacapture0_lateness_4 (soc_hdmi_in0_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in0_s6datacapture0_too_early<7>_SW0 (N1886)
     LUT6:I5->O            3   0.205   0.755  soc_hdmi_in0_s6datacapture0_too_early<7> (soc_hdmi_in0_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n34691_inv (_n34691_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13368 / 2851
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            soc_hdmi_in1_s6datacapture0_lateness_4 (FF)
  Destination:       soc_hdmi_in1_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: soc_hdmi_in1_s6datacapture0_lateness_4 to soc_hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in1_s6datacapture0_lateness_4 (soc_hdmi_in1_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in1_s6datacapture0_too_early<7>_SW0 (N1892)
     LUT6:I5->O            3   0.205   0.755  soc_hdmi_in1_s6datacapture0_too_early<7> (soc_hdmi_in1_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n34715_inv (_n34715_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 9.020ns (frequency: 110.870MHz)
  Total number of paths / destination ports: 6832496 / 37517
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 2)
  Source:            lm32_cpu/load_store_unit/d_adr_o_26 (FF)
  Destination:       soc_half_rate_phy_record1_cas_n_BRB12 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: lm32_cpu/load_store_unit/d_adr_o_26 to soc_half_rate_phy_record1_cas_n_BRB12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.845  lm32_cpu/load_store_unit/d_adr_o_26 (lm32_cpu/load_store_unit/d_adr_o_26)
     LUT3:I0->O            5   0.205   1.079  Mmux_vns_comb_rhs_array_muxed48171 (vns_comb_rhs_array_muxed48<24>)
     LUT6:I0->O            1   0.203   0.000  vns_hdmi2usbsoc_slave_sel<2><28>1_1 (vns_hdmi2usbsoc_slave_sel<2><28>1)
     FD:D                      0.102          soc_half_rate_phy_record1_cas_n_BRB12
    ----------------------------------------
    Total                      2.881ns (0.957ns logic, 1.924ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 9.041ns (frequency: 110.602MHz)
  Total number of paths / destination ports: 2156 / 125
-------------------------------------------------------------------------
Delay:               4.521ns (Levels of Logic = 4)
  Source:            memadr_44_0 (FF)
  Destination:       fx2_jpeg_streamer/packet_counter_10 (FF)
  Source Clock:      fx2_ifclk rising
  Destination Clock: fx2_ifclk falling

  Data Path: memadr_44_0 to fx2_jpeg_streamer/packet_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.802  memadr_44_0 (memadr_44_0)
     RAM16X1D:DPRA0->DPO    4   0.205   1.028  Mram_storage_471 (soc_encoder_streamer_fifo_asyncfifo_dout<0>)
     LUT6:I1->O            1   0.203   0.580  fx2_jpeg_streamer/PWR_124_o_sink_data[7]_equal_9_o<7>_SW1 (N5296)
     LUT6:I5->O            6   0.205   0.745  fx2_jpeg_streamer/Mmux_fsm_state[1]_packet_counter[11]_wide_mux_36_OUT14 (fx2_jpeg_streamer/Mmux_fsm_state[1]_packet_counter[11]_wide_mux_36_OUT14)
     LUT2:I1->O            1   0.205   0.000  fx2_jpeg_streamer/Mmux_fsm_state[1]_packet_counter[11]_wide_mux_36_OUT21 (fx2_jpeg_streamer/fsm_state[1]_packet_counter[11]_wide_mux_36_OUT<10>)
     FDCE_1:D                  0.102          fx2_jpeg_streamer/packet_counter_10
    ----------------------------------------
    Total                      4.521ns (1.367ns logic, 3.154ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 7.381ns (frequency: 135.483MHz)
  Total number of paths / destination ports: 61591 / 2642
-------------------------------------------------------------------------
Delay:               7.381ns (Levels of Logic = 5)
  Source:            soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0 (FF)
  Destination:       soc_hdmi_out0_core_timinggenerator_vcounter_1 (FF)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0 to soc_hdmi_out0_core_timinggenerator_vcounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             153   0.447   2.010  soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0 (soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0)
     RAM16X1D:DPRA0->DPO    1   0.205   0.684  Mram_storage_2890 (soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout<89>)
     LUT4:I2->O            1   0.203   0.580  soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6594_o121_SW0 (N2711)
     LUT5:I4->O            1   0.205   0.580  soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6594_o121 (soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6594_o12)
     LUT6:I5->O            2   0.205   0.721  soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6594_o125 (soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6594_o)
     LUT6:I4->O           12   0.203   0.908  Mcount_soc_hdmi_out0_core_timinggenerator_vcounter_val1 (Mcount_soc_hdmi_out0_core_timinggenerator_vcounter_val)
     FDRE:R                    0.430          soc_hdmi_out0_core_timinggenerator_vcounter_0
    ----------------------------------------
    Total                      7.381ns (1.898ns logic, 5.483ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.239ns (frequency: 138.140MHz)
  Total number of paths / destination ports: 11506 / 708
-------------------------------------------------------------------------
Delay:               7.239ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_5 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_5 (vns_xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable2 (soc_ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            4   0.205   0.684  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           47   0.205   1.505  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n328111 (_n32811)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.239ns (1.900ns logic, 5.339ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 556 / 205
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n34733_inv1 (_n34733_inv)
     FDRE:CE                   0.322          soc_front_panel_count_0
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 2)
  Source:            fx2_flagb (PAD)
  Destination:       fx2_jpeg_streamer/packet_counter_10 (FF)
  Destination Clock: fx2_ifclk falling

  Data Path: fx2_flagb to fx2_jpeg_streamer/packet_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.077  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT4:I0->O           12   0.203   0.908  fx2_jpeg_streamer/_n0126_inv1 (fx2_jpeg_streamer/_n0126_inv)
     FDCE_1:CE                 0.322          fx2_jpeg_streamer/packet_counter_2
    ----------------------------------------
    Total                      3.732ns (1.747ns logic, 1.985ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_1:BUSY (PAD)
  Destination:       soc_hdmi_in0_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: IODELAY2_1:BUSY to soc_hdmi_in0_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_1 (soc_hdmi_in0_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n34691_inv_SW0_SW0 (N5206)
     LUT6:I0->O            7   0.203   0.773  _n34691_inv (_n34691_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_7:BUSY (PAD)
  Destination:       soc_hdmi_in1_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: IODELAY2_7:BUSY to soc_hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_7 (soc_hdmi_in1_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n34715_inv_SW0_SW0 (N5212)
     LUT6:I0->O            7   0.203   0.773  _n34715_inv (_n34715_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 651 / 205
-------------------------------------------------------------------------
Offset:              9.411ns (Levels of Logic = 4)
  Source:            vns_hdmi2usbsoc_grant (FF)
  Destination:       hdmi_out_dcm_clkgen:PROGEN (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: vns_hdmi2usbsoc_grant to hdmi_out_dcm_clkgen:PROGEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            418   0.447   2.082  vns_hdmi2usbsoc_grant (vns_hdmi2usbsoc_grant)
     LUT3:I2->O           51   0.205   1.899  Mmux_vns_comb_rhs_array_muxed5111 (vns_cache_state_FSM_FFd3-In1)
     LUT6:I1->O           48   0.203   1.884  Mmux_soc_hdmi2usbsoc_interface_adr21 (soc_hdmi2usbsoc_interface_adr<10>)
     LUT6:I0->O           45   0.203   1.705  vns_hdmi2usbsoc_csrbank9_sel_vns_hdmi2usbsoc_interface9_bank_bus_we_AND_2608_o1 (vns_hdmi2usbsoc_csrbank9_sel_vns_hdmi2usbsoc_interface9_bank_bus_we_AND_2608_o)
     LUT6:I3->O            1   0.205   0.579  soc_hdmi_out0_driver_clocking_pix_progen (soc_hdmi_out0_driver_clocking_pix_progen)
    DCM_CLKGEN:PROGEN          0.000          hdmi_out_dcm_clkgen
    ----------------------------------------
    Total                      9.411ns (1.263ns logic, 8.148ns route)
                                       (13.4% logic, 86.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 2)
  Source:            fx2_jpeg_streamer/packet_fid_BRB1 (FF)
  Destination:       fx2_wr_n (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/packet_fid_BRB1 to fx2_wr_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.447   0.961  fx2_jpeg_streamer/packet_fid_BRB1 (fx2_jpeg_streamer/packet_fid_BRB1)
     LUT5:I0->O            1   0.203   0.579  fx2_jpeg_streamer/Mmux_fsm_state[1]_PWR_124_o_Mux_37_o11 (fx2_jpeg_streamer/fx2_wr_n)
     OBUF:I->O                 2.571          fx2_wr_n_OBUF (fx2_wr_n)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl20_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl20_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl20_regs1 (vns_xilinxmultiregimpl20_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in0_s6datacapture0_delay_ce1 (soc_hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl71_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl71_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl71_regs1 (vns_xilinxmultiregimpl71_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in1_s6datacapture0_delay_ce1 (soc_hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 279 / 251
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.726|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |   16.598|         |    1.919|         |
eth_clocks_rx                                   |    1.263|         |         |         |
fx2_ifclk                                       |    1.249|         |         |         |
hdmi_in0_clk_p                                  |    2.418|         |         |         |
hdmi_in1_clk_p                                  |    2.418|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.617|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.239|         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.802|         |    4.057|         |
fx2_ifclk      |    4.092|    4.278|    7.160|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.897|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.897|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock soc_hdmi_out0_driver_clocking_clk_pix_unbuffered
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |    5.709|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.381|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 248.00 secs
Total CPU time to Xst completion: 245.51 secs
 
--> 


Total memory usage is 995816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2513 (   0 filtered)
Number of infos    :  486 (   0 filtered)

