

================================================================
== Vitis HLS Report for 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
================================================================
* Date:           Fri Jul 18 13:03:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      866|      866|  8.660 us|  8.660 us|  865|  865|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4  |      864|      864|         3|          3|          4|   288|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     98|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_278_p2     |         +|   0|  0|   9|           9|           1|
    |add_ln26_fu_299_p2       |         +|   0|  0|   6|           6|           1|
    |add_ln30_1_fu_404_p2     |         +|   0|  0|   6|           4|           1|
    |add_ln30_fu_344_p2       |         +|   0|  0|   3|           2|           1|
    |add_ln31_fu_398_p2       |         +|   0|  0|   3|           2|           1|
    |and_ln26_fu_330_p2       |       and|   0|  0|   1|           1|           1|
    |icmp_ln26_fu_272_p2      |      icmp|   0|  0|   9|           9|           9|
    |icmp_ln30_fu_305_p2      |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln31_fu_324_p2      |      icmp|   0|  0|   3|           2|           2|
    |empty_fu_350_p2          |        or|   0|  0|   1|           1|           1|
    |n_mid2_fu_356_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln26_1_fu_336_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln26_fu_310_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_409_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln30_fu_365_p3    |    select|   0|  0|   2|           1|           2|
    |xor_ln26_fu_318_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  65|          46|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |gmem2_blk_n_R                           |   9|          2|    1|          2|
    |indvar_flatten12_fu_98                  |   9|          2|    9|         18|
    |indvar_flatten_fu_90                    |   9|          2|    4|          8|
    |m_fu_86                                 |   9|          2|    2|          4|
    |n_fu_82                                 |   9|          2|    2|          4|
    |oc_fu_94                                |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  98|         22|   39|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln26_1_reg_485           |   9|   0|    9|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |gmem2_addr_read_reg_495      |  16|   0|   16|          0|
    |indvar_flatten12_fu_98       |   9|   0|    9|          0|
    |indvar_flatten_fu_90         |   4|   0|    4|          0|
    |indvar_flatten_load_reg_476  |   4|   0|    4|          0|
    |m_fu_86                      |   2|   0|    2|          0|
    |n_fu_82                      |   2|   0|    2|          0|
    |oc_fu_94                     |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  56|   0|   56|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|m_axi_gmem2_0_AWVALID       |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWREADY       |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWADDR        |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWID          |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWLEN         |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWBURST       |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK        |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE       |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWPROT        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWQOS         |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWREGION      |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWUSER        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WVALID        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WREADY        |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WDATA         |  out|   16|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WSTRB         |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WLAST         |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WID           |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WUSER         |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARVALID       |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARREADY       |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARADDR        |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARID          |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARLEN         |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARBURST       |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK        |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE       |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARPROT        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARQOS         |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARREGION      |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARUSER        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RVALID        |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RREADY        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RDATA         |   in|   16|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RLAST         |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RID           |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM      |   in|   11|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RUSER         |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RRESP         |   in|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BVALID        |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BREADY        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BRESP         |   in|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BID           |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BUSER         |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|sext_ln26                   |   in|   31|     ap_none|                                                                    sext_ln26|        scalar|
|local_weights_0_0_address0  |  out|    5|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_0_ce0       |  out|    1|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_0_we0       |  out|    1|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_0_d0        |  out|   16|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_1_address0  |  out|    5|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_1_ce0       |  out|    1|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_1_we0       |  out|    1|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_1_d0        |  out|   16|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_2_address0  |  out|    5|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_0_2_ce0       |  out|    1|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_0_2_we0       |  out|    1|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_0_2_d0        |  out|   16|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_1_0_address0  |  out|    5|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_0_ce0       |  out|    1|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_0_we0       |  out|    1|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_0_d0        |  out|   16|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_1_address0  |  out|    5|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_1_ce0       |  out|    1|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_1_we0       |  out|    1|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_1_d0        |  out|   16|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_2_address0  |  out|    5|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_1_2_ce0       |  out|    1|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_1_2_we0       |  out|    1|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_1_2_d0        |  out|   16|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_2_0_address0  |  out|    5|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_0_ce0       |  out|    1|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_0_we0       |  out|    1|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_0_d0        |  out|   16|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_1_address0  |  out|    5|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_1_ce0       |  out|    1|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_1_we0       |  out|    1|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_1_d0        |  out|   16|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_2_address0  |  out|    5|   ap_memory|                                                            local_weights_2_2|         array|
|local_weights_2_2_ce0       |  out|    1|   ap_memory|                                                            local_weights_2_2|         array|
|local_weights_2_2_we0       |  out|    1|   ap_memory|                                                            local_weights_2_2|         array|
|local_weights_2_2_d0        |  out|   16|   ap_memory|                                                            local_weights_2_2|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

