<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 17:02:23 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt SPI_impl_1.tws SPI_impl_1_syn.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 74.1935%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
byte_counter_i0_i4/D                     |    8.755 ns 
byte_counter_i0_i3/D                     |    8.755 ns 
s_i0/D                                   |   11.307 ns 
byte_counter_i0_i2/D                     |   11.307 ns 
s_i1/D                                   |   11.307 ns 
CIPO_i0/SR                               |   12.146 ns 
led_array_i0_i2/SP                       |   12.450 ns 
CIPO_i0/SP                               |   12.450 ns 
bit_counter__i0/D                        |   12.450 ns 
byte_counter_i0_i0/SP                    |   12.450 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_array_i0_i7/D                        |    1.671 ns 
led_array_i0_i6/D                        |    1.671 ns 
led_array_i0_i5/D                        |    1.671 ns 
led_array_i0_i4/D                        |    1.671 ns 
led_array_i0_i3/D                        |    1.671 ns 
led_array_i0_i2/D                        |    1.671 ns 
data_ready_i1/DO0                        |    1.671 ns 
led_array_i0_i8/DO0                      |    1.671 ns 
controller_clk_last_last_c/D             |    2.958 ns 
bit_counter__i3/D                        |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
CIPO_i0/Q                               |          No required time
led_array_i0_i8/PADDO                   |          No required time
data_ready_i1/PADDO                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
bit_counter__i3/SR                      |           No arrival time
byte_counter_i0_i0/SR                   |           No arrival time
bit_counter__i2/SR                      |           No arrival time
bit_counter__i1/SR                      |           No arrival time
bit_counter__i0/SR                      |           No arrival time
controller_clk_last_last_c/SP           |           No arrival time
controller_clk_last_c/PADDI             |           No arrival time
controller_clk_last_c/CE                |           No arrival time
data_ready_i1/CE                        |           No arrival time
byte_counter_i0_i1/SR                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        14
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (FD1P3XZ)
Path End         : byte_counter_i0_i4/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.755 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"bit_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"bit_counter__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/D",
        "phy_name":"byte_counter_i0_i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"bit_counter__i2/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"bit_counter__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/D",
            "phy_name":"i1_2_lut_4_lut_adj_1/D"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/Z",
            "phy_name":"i1_2_lut_4_lut_adj_1/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n3",
            "phy_name":"n3"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut/B",
            "phy_name":"i2_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i2_3_lut/Z",
            "phy_name":"i2_3_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n970",
            "phy_name":"n970"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_3_lut_4_lut/D",
            "phy_name":"i1_3_lut_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i1_3_lut_4_lut/Z",
            "phy_name":"i1_3_lut_4_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n901",
            "phy_name":"n901"
        },
        "arrive":11.402,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"i2_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"i2_4_lut/Z"
        },
        "arrive":11.879,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1061",
            "phy_name":"n1061"
        },
        "arrive":13.954,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
bit_counter[2]                                            NET DELAY      0.280         3.746  1       
i1_2_lut_4_lut_adj_1/D->i1_2_lut_4_lut_adj_1/Z
                                          LUT4            D_TO_Z_DELAY   0.477         4.223  5       
n3                                                        NET DELAY      2.075         6.298  1       
i2_3_lut/B->i2_3_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         6.775  3       
n970                                                      NET DELAY      2.075         8.850  1       
i1_3_lut_4_lut/D->i1_3_lut_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n901                                                      NET DELAY      2.075        11.402  1       
i2_4_lut/A->i2_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477        11.879  1       
n1061 ( D )                                               NET DELAY      2.075        13.954  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i4/CK",
        "phy_name":"byte_counter_i0_i4/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.953  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.755  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (FD1P3XZ)
Path End         : byte_counter_i0_i3/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.755 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"bit_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"bit_counter__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/D",
        "phy_name":"byte_counter_i0_i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"bit_counter__i2/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"bit_counter__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/D",
            "phy_name":"i1_2_lut_4_lut_adj_1/D"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/Z",
            "phy_name":"i1_2_lut_4_lut_adj_1/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n3",
            "phy_name":"n3"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut/B",
            "phy_name":"i2_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i2_3_lut/Z",
            "phy_name":"i2_3_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n970",
            "phy_name":"n970"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/B",
            "phy_name":"i1_2_lut/B"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"i1_2_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n971",
            "phy_name":"n971"
        },
        "arrive":11.402,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i307_4_lut/A",
            "phy_name":"i307_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i307_4_lut/Z",
            "phy_name":"i307_4_lut/Z"
        },
        "arrive":11.879,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n910",
            "phy_name":"n910"
        },
        "arrive":13.954,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
bit_counter[2]                                            NET DELAY      0.280         3.746  1       
i1_2_lut_4_lut_adj_1/D->i1_2_lut_4_lut_adj_1/Z
                                          LUT4            D_TO_Z_DELAY   0.477         4.223  5       
n3                                                        NET DELAY      2.075         6.298  1       
i2_3_lut/B->i2_3_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         6.775  3       
n970                                                      NET DELAY      2.075         8.850  1       
i1_2_lut/B->i1_2_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n971                                                      NET DELAY      2.075        11.402  1       
i307_4_lut/A->i307_4_lut/Z                LUT4            A_TO_Z_DELAY   0.477        11.879  1       
n910 ( D )                                                NET DELAY      2.075        13.954  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/CK",
        "phy_name":"byte_counter_i0_i3/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -13.953  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   8.755  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i3/Q  (FD1P3XZ)
Path End         : s_i0/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 69.7% (route), 30.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.307 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/CK",
        "phy_name":"byte_counter_i0_i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/Q",
        "phy_name":"byte_counter_i0_i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/D",
        "phy_name":"s_i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i3/CK",
            "phy_name":"byte_counter_i0_i3/CK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i3/Q",
            "phy_name":"byte_counter_i0_i3/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[3]",
            "phy_name":"byte_counter[3]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/D",
            "phy_name":"i2_3_lut_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"i2_3_lut_4_lut/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1097",
            "phy_name":"n1097"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"i3_4_lut/A"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"i3_4_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1070",
            "phy_name":"n1070"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i259_3_lut_4_lut/C",
            "phy_name":"i259_3_lut_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i259_3_lut_4_lut/Z",
            "phy_name":"i259_3_lut_4_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n936",
            "phy_name":"n936"
        },
        "arrive":11.402,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i3/CK->byte_counter_i0_i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
byte_counter[3]                                           NET DELAY      0.280         3.746  1       
i2_3_lut_4_lut/D->i2_3_lut_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477         4.223  2       
n1097                                                     NET DELAY      2.075         6.298  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n1070                                                     NET DELAY      2.075         8.850  1       
i259_3_lut_4_lut/C->i259_3_lut_4_lut/Z    LUT4            C_TO_Z_DELAY   0.477         9.327  1       
n936 ( D )                                                NET DELAY      2.075        11.402  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"s_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -11.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  11.307  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (FD1P3XZ)
Path End         : byte_counter_i0_i2/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 69.7% (route), 30.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.307 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/CK",
        "phy_name":"bit_counter__i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"bit_counter__i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/D",
        "phy_name":"byte_counter_i0_i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"bit_counter__i2/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"bit_counter__i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/D",
            "phy_name":"i1_2_lut_4_lut_adj_1/D"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_4_lut_adj_1/Z",
            "phy_name":"i1_2_lut_4_lut_adj_1/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n3",
            "phy_name":"n3"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/C",
            "phy_name":"i1_2_lut_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"i1_2_lut_3_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i314_4_lut/B",
            "phy_name":"i314_4_lut/B"
        },
        "pin1":
        {
            "log_name":"i314_4_lut/Z",
            "phy_name":"i314_4_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n909",
            "phy_name":"n909"
        },
        "arrive":11.402,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
bit_counter[2]                                            NET DELAY      0.280         3.746  1       
i1_2_lut_4_lut_adj_1/D->i1_2_lut_4_lut_adj_1/Z
                                          LUT4            D_TO_Z_DELAY   0.477         4.223  5       
n3                                                        NET DELAY      2.075         6.298  1       
i1_2_lut_3_lut/C->i1_2_lut_3_lut/Z        LUT4            C_TO_Z_DELAY   0.477         6.775  1       
n10                                                       NET DELAY      2.075         8.850  1       
i314_4_lut/B->i314_4_lut/Z                LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n909 ( D )                                                NET DELAY      2.075        11.402  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"byte_counter_i0_i2/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -11.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  11.307  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i3/Q  (FD1P3XZ)
Path End         : s_i1/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 69.7% (route), 30.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.307 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/CK",
        "phy_name":"byte_counter_i0_i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/Q",
        "phy_name":"byte_counter_i0_i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/D",
        "phy_name":"s_i1/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i3/CK",
            "phy_name":"byte_counter_i0_i3/CK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i3/Q",
            "phy_name":"byte_counter_i0_i3/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[3]",
            "phy_name":"byte_counter[3]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/D",
            "phy_name":"i2_3_lut_4_lut/D"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"i2_3_lut_4_lut/Z"
        },
        "arrive":4.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1097",
            "phy_name":"n1097"
        },
        "arrive":6.298,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i110_4_lut/C",
            "phy_name":"i110_4_lut/C"
        },
        "pin1":
        {
            "log_name":"i110_4_lut/Z",
            "phy_name":"i110_4_lut/Z"
        },
        "arrive":6.775,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n774",
            "phy_name":"n774"
        },
        "arrive":8.850,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i19_4_lut_3_lut/B",
            "phy_name":"i19_4_lut_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i19_4_lut_3_lut/Z",
            "phy_name":"i19_4_lut_3_lut/Z"
        },
        "arrive":9.327,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1071",
            "phy_name":"n1071"
        },
        "arrive":11.402,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i3/CK->byte_counter_i0_i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
byte_counter[3]                                           NET DELAY      0.280         3.746  1       
i2_3_lut_4_lut/D->i2_3_lut_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477         4.223  2       
n1097                                                     NET DELAY      2.075         6.298  1       
i110_4_lut/C->i110_4_lut/Z                LUT4            C_TO_Z_DELAY   0.477         6.775  2       
n774                                                      NET DELAY      2.075         8.850  1       
i19_4_lut_3_lut/B->i19_4_lut_3_lut/Z      LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n1071 ( D )                                               NET DELAY      2.075        11.402  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/CK",
        "phy_name":"s_i1/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -11.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  11.307  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : CIPO_i0/SR  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.146 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SR",
        "phy_name":"CIPO_i0/SR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i61_2_lut_3_lut/A",
            "phy_name":"i61_2_lut_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i61_2_lut_3_lut/Z",
            "phy_name":"i61_2_lut_3_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n702",
            "phy_name":"n702"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i249_2_lut_3_lut_3_lut/A",
            "phy_name":"i249_2_lut_3_lut_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i249_2_lut_3_lut_3_lut/Z",
            "phy_name":"i249_2_lut_3_lut_3_lut/Z"
        },
        "arrive":8.157,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n926",
            "phy_name":"n926"
        },
        "arrive":10.232,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  3       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i61_2_lut_3_lut/A->i61_2_lut_3_lut/Z      LUT4            A_TO_Z_DELAY        0.477         5.632  3       
n702                                                      NET DELAY           2.075         7.707  1       
i249_2_lut_3_lut_3_lut/A->i249_2_lut_3_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY        0.450         8.157  1       
n926 ( SR )                                               NET DELAY           2.075        10.232  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"CIPO_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.530        22.378  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.378  
Arrival Time                                                                         -10.231  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.146  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : led_array_i0_i2/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.450 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/SP",
        "phy_name":"led_array_i0_i2/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i61_2_lut_3_lut/A",
            "phy_name":"i61_2_lut_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i61_2_lut_3_lut/Z",
            "phy_name":"i61_2_lut_3_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n702",
            "phy_name":"n702"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i66_2_lut_2_lut/A",
            "phy_name":"i66_2_lut_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i66_2_lut_2_lut/Z",
            "phy_name":"i66_2_lut_2_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":10.259,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  3       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i61_2_lut_3_lut/A->i61_2_lut_3_lut/Z      LUT4            A_TO_Z_DELAY        0.477         5.632  3       
n702                                                      NET DELAY           2.075         7.707  1       
i66_2_lut_2_lut/A->i66_2_lut_2_lut/Z      LUT4            A_TO_Z_DELAY        0.477         8.184  9       
clk_enable_2 ( SP )                                       NET DELAY           2.075        10.259  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/CK",
        "phy_name":"led_array_i0_i2/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.258  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.450  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : CIPO_i0/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.450 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SP",
        "phy_name":"CIPO_i0/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i61_2_lut_3_lut/A",
            "phy_name":"i61_2_lut_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i61_2_lut_3_lut/Z",
            "phy_name":"i61_2_lut_3_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n702",
            "phy_name":"n702"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i66_2_lut_2_lut/A",
            "phy_name":"i66_2_lut_2_lut/A"
        },
        "pin1":
        {
            "log_name":"i66_2_lut_2_lut/Z",
            "phy_name":"i66_2_lut_2_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":10.259,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  3       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i61_2_lut_3_lut/A->i61_2_lut_3_lut/Z      LUT4            A_TO_Z_DELAY        0.477         5.632  3       
n702                                                      NET DELAY           2.075         7.707  1       
i66_2_lut_2_lut/A->i66_2_lut_2_lut/Z      LUT4            A_TO_Z_DELAY        0.477         8.184  9       
clk_enable_2 ( SP )                                       NET DELAY           2.075        10.259  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"CIPO_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.258  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.450  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : bit_counter__i0/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.450 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/D",
        "phy_name":"bit_counter__i0/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i134_2_lut_3_lut/A",
            "phy_name":"i134_2_lut_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i134_2_lut_3_lut/Z",
            "phy_name":"i134_2_lut_3_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n803",
            "phy_name":"n803"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i347_3_lut/C",
            "phy_name":"i347_3_lut/C"
        },
        "pin1":
        {
            "log_name":"i347_3_lut/Z",
            "phy_name":"i347_3_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":10.259,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  3       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i134_2_lut_3_lut/A->i134_2_lut_3_lut/Z    LUT4            A_TO_Z_DELAY        0.477         5.632  4       
n803                                                      NET DELAY           2.075         7.707  1       
i347_3_lut/C->i347_3_lut/Z                LUT4            C_TO_Z_DELAY        0.477         8.184  1       
n12 ( D )                                                 NET DELAY           2.075        10.259  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"bit_counter__i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.258  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.450  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : byte_counter_i0_i0/SP  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.450 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/SP",
        "phy_name":"byte_counter_i0_i0/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":3.080,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.155,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i61_2_lut_3_lut/A",
            "phy_name":"i61_2_lut_3_lut/A"
        },
        "pin1":
        {
            "log_name":"i61_2_lut_3_lut/Z",
            "phy_name":"i61_2_lut_3_lut/Z"
        },
        "arrive":5.632,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n702",
            "phy_name":"n702"
        },
        "arrive":7.707,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i460_2_lut/B",
            "phy_name":"i460_2_lut/B"
        },
        "pin1":
        {
            "log_name":"i460_2_lut/Z",
            "phy_name":"i460_2_lut/Z"
        },
        "arrive":8.184,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n923",
            "phy_name":"n923"
        },
        "arrive":10.259,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  1.005         3.080  3       
controller_clk_last                                       NET DELAY           2.075         5.155  1       
i61_2_lut_3_lut/A->i61_2_lut_3_lut/Z      LUT4            A_TO_Z_DELAY        0.477         5.632  3       
n702                                                      NET DELAY           2.075         7.707  1       
i460_2_lut/B->i460_2_lut/Z                LUT4            B_TO_Z_DELAY        0.477         8.184  5       
n923 ( SP )                                               NET DELAY           2.075        10.259  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i0/CK",
        "phy_name":"byte_counter_i0_i0/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":22.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000        20.833  23      
clk ( CK )                                                NET DELAY      2.075        22.908  1       
                                                          Uncertainty    0.000        22.908  
                                                          Setup time     0.199        22.709  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         22.709  
Arrival Time                                                                         -10.258  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                  12.450  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i6/Q  (FD1P3XZ)
Path End         : led_array_i0_i7/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i6/CK",
        "phy_name":"led_array_i0_i6/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i6/Q",
        "phy_name":"led_array_i0_i6/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/D",
        "phy_name":"led_array_i0_i7/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i6/CK",
            "phy_name":"led_array_i0_i6/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i6/Q",
            "phy_name":"led_array_i0_i6/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_5",
            "phy_name":"led_array_c_5"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i6/CK->led_array_i0_i6/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_5 ( D )                                       NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/CK",
        "phy_name":"led_array_i0_i7/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i5/Q  (FD1P3XZ)
Path End         : led_array_i0_i6/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/CK",
        "phy_name":"led_array_i0_i5/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/Q",
        "phy_name":"led_array_i0_i5/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i6/D",
        "phy_name":"led_array_i0_i6/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i5/CK",
            "phy_name":"led_array_i0_i5/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i5/Q",
            "phy_name":"led_array_i0_i5/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_4",
            "phy_name":"led_array_c_4"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i5/CK->led_array_i0_i5/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_4 ( D )                                       NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i6/CK",
        "phy_name":"led_array_i0_i6/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i4/Q  (FD1P3XZ)
Path End         : led_array_i0_i5/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i4/CK",
        "phy_name":"led_array_i0_i4/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i4/Q",
        "phy_name":"led_array_i0_i4/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/D",
        "phy_name":"led_array_i0_i5/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i4/CK",
            "phy_name":"led_array_i0_i4/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i4/Q",
            "phy_name":"led_array_i0_i4/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_3",
            "phy_name":"led_array_c_3"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i4/CK->led_array_i0_i4/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_3 ( D )                                       NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i5/CK",
        "phy_name":"led_array_i0_i5/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i3/Q  (FD1P3XZ)
Path End         : led_array_i0_i4/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/CK",
        "phy_name":"led_array_i0_i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/Q",
        "phy_name":"led_array_i0_i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i4/D",
        "phy_name":"led_array_i0_i4/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i3/CK",
            "phy_name":"led_array_i0_i3/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i3/Q",
            "phy_name":"led_array_i0_i3/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_2",
            "phy_name":"led_array_c_2"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i3/CK->led_array_i0_i3/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_2 ( D )                                       NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i4/CK",
        "phy_name":"led_array_i0_i4/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i2/Q  (FD1P3XZ)
Path End         : led_array_i0_i3/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/CK",
        "phy_name":"led_array_i0_i2/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/Q",
        "phy_name":"led_array_i0_i2/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/D",
        "phy_name":"led_array_i0_i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i2/CK",
            "phy_name":"led_array_i0_i2/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i2/Q",
            "phy_name":"led_array_i0_i2/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_1",
            "phy_name":"led_array_c_1"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i2/CK->led_array_i0_i2/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_1 ( D )                                       NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i3/CK",
        "phy_name":"led_array_i0_i3/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i1/Q  (FD1P3XZ)
Path End         : led_array_i0_i2/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i1/CK",
        "phy_name":"led_array_i0_i1/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i1/Q",
        "phy_name":"led_array_i0_i1/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/D",
        "phy_name":"led_array_i0_i2/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i1/CK",
            "phy_name":"led_array_i0_i1/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i1/Q",
            "phy_name":"led_array_i0_i1/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_0",
            "phy_name":"led_array_c_0"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i1/CK->led_array_i0_i1/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_0 ( D )                                       NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i2/CK",
        "phy_name":"led_array_i0_i2/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (FD1P3XZ)
Path End         : data_ready_i1/DO0  (IOL_B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"s_i0/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i0/Q",
        "phy_name":"s_i0/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"data_ready_i1/DO0",
        "phy_name":"data_ready_i1/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i0/CK",
            "phy_name":"s_i0/CK"
        },
        "pin1":
        {
            "log_name":"s_i0/Q",
            "phy_name":"s_i0/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0]",
            "phy_name":"s[0]"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

s_i0/CK->s_i0/Q                           FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  10      
s[0] ( DO0 )                                              NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"data_ready_i1/OUTCLK",
        "phy_name":"data_ready_i1/OUTCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( OUTCLK )                                            NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_array_i0_i7/Q  (FD1P3XZ)
Path End         : led_array_i0_i8/DO0  (IOL_B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/CK",
        "phy_name":"led_array_i0_i7/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"led_array_i0_i7/Q",
        "phy_name":"led_array_i0_i7/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i8/DO0",
        "phy_name":"led_array_i0_i8/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"led_array_i0_i7/CK",
            "phy_name":"led_array_i0_i7/CK"
        },
        "pin1":
        {
            "log_name":"led_array_i0_i7/Q",
            "phy_name":"led_array_i0_i7/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_6",
            "phy_name":"led_array_c_6"
        },
        "arrive":3.746,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>

led_array_i0_i7/CK->led_array_i0_i7/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
led_array_c_6 ( DO0 )                                     NET DELAY      0.280         3.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"led_array_i0_i8/OUTCLK",
        "phy_name":"led_array_i0_i8/OUTCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( OUTCLK )                                            NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOL_B)
Path End         : controller_clk_last_last_c/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.958 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk                                                       NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/D",
        "phy_name":"controller_clk_last_last_c/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":2.958,
        "delay":0.883
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":5.033,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  0.883         2.958  3       
controller_clk_last ( D )                                 NET DELAY           2.075         5.033  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_last_c/CK",
        "phy_name":"controller_clk_last_last_c/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           5.033  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.958  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i3/Q  (FD1P3XZ)
Path End         : bit_counter__i3/D  (FD1P3XZ)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i3/CK",
        "phy_name":"bit_counter__i3/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i3/Q",
        "phy_name":"bit_counter__i3/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i3/D",
        "phy_name":"bit_counter__i3/D"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i3/CK",
            "phy_name":"bit_counter__i3/CK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i3/Q",
            "phy_name":"bit_counter__i3/Q"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[3]",
            "phy_name":"bit_counter[3]"
        },
        "arrive":3.746,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_3_lut/B",
            "phy_name":"i1_3_lut/B"
        },
        "pin1":
        {
            "log_name":"i1_3_lut/Z",
            "phy_name":"i1_3_lut/Z"
        },
        "arrive":4.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n933",
            "phy_name":"n933"
        },
        "arrive":6.271,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

bit_counter__i3/CK->bit_counter__i3/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
bit_counter[3]                                            NET DELAY      0.280         3.746  1       
i1_3_lut/B->i1_3_lut/Z                    LUT4            B_TO_Z_DELAY   0.450         4.196  1       
n933 ( D )                                                NET DELAY      2.075         6.271  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i3/CK",
        "phy_name":"bit_counter__i3/CK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HSOSC_CORE      CLOCK LATENCY  0.000         0.000  23      
clk ( CK )                                                NET DELAY      2.075         2.075  1       
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

