<!doctype html><html lang=en-us><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content='一个大核，两个小核
core jum_unit 的返回的一些信号会接入到rob
val gh_effective_jalr_target_reg = RegInit(0.U(xLen.W)) gh_effective_jalr_target_reg := jmp_unit.io.brinfo.jalr_target // 跳转目标 rob.io.gh_effective_rob_idx := jmp_unit.io.iresp.bits.uop.rob_idx // rob rob.io.gh_effective_valid := jmp_unit.io.iresp.valid // 是否有效 rob.io.gh_effective_jalr_target := gh_effective_jalr_target_reg '><title>MEEK代码阅读</title>
<link rel=canonical href=https://VastCircle.github.io/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/><link rel=stylesheet href=/scss/style.min.46208cabd58e8bcef0cfb7d7ea6b561adcca3b91dd1fc6657493a44f03c5db75.css><meta property='og:title' content='MEEK代码阅读'><meta property='og:description' content='一个大核，两个小核
core jum_unit 的返回的一些信号会接入到rob
val gh_effective_jalr_target_reg = RegInit(0.U(xLen.W)) gh_effective_jalr_target_reg := jmp_unit.io.brinfo.jalr_target // 跳转目标 rob.io.gh_effective_rob_idx := jmp_unit.io.iresp.bits.uop.rob_idx // rob rob.io.gh_effective_valid := jmp_unit.io.iresp.valid // 是否有效 rob.io.gh_effective_jalr_target := gh_effective_jalr_target_reg '><meta property='og:url' content='https://VastCircle.github.io/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/'><meta property='og:site_name' content="VastCircle's blog"><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content><meta property='article:published_time' content='2025-03-08T21:51:42+08:00'><meta property='article:modified_time' content='2025-03-08T21:51:42+08:00'><meta name=twitter:title content="MEEK代码阅读"><meta name=twitter:description content="一个大核，两个小核
core jum_unit 的返回的一些信号会接入到rob
val gh_effective_jalr_target_reg = RegInit(0.U(xLen.W)) gh_effective_jalr_target_reg := jmp_unit.io.brinfo.jalr_target // 跳转目标 rob.io.gh_effective_rob_idx := jmp_unit.io.iresp.bits.uop.rob_idx // rob rob.io.gh_effective_valid := jmp_unit.io.iresp.valid // 是否有效 rob.io.gh_effective_jalr_target := gh_effective_jalr_target_reg "><style>:root{--article-font-family:"Noto Serif SC", var(--base-font-family)}</style><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@300;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex
<!--
extended
-->
on-phone--column extended"><div id=article-toolbar><a href=https://VastCircle.github.io/ class=back-home><svg class="icon icon-tabler icon-tabler-chevron-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="15 6 9 12 15 18"/></svg>
<span>Back</span></a></div><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header class=site-info><figure class=site-avatar><a href=/><img src=/img/avatar_hu9516569771622178000.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🍥</span></figure><h1 class=site-name><a href=/>VastCircle's blog</a></h1><h2 class=site-description>To shine , not to be illuminated</h2><ol class=social-menu><li><a href=https://github.com/VastCircle target=_blank title=GitHub><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol></header><ol class=menu id=main-menu><li><a href=/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/about/><svg class="icon icon-tabler icon-tabler-user" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="7" r="4"/><path d="M6 21v-2a4 4 0 014-4h4a4 4 0 014 4v2"/></svg>
<span>About</span></a></li><li><a href=/links/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>friends</span></a></li><li><a href=/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><header class=article-category><a href=/categories/%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/>代码阅读</a></header><h2 class=article-title><a href=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/>MEEK代码阅读</a></h2><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Mar 08, 2025</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-words>10385字</time></div></footer></div></header><section class=article-content><p>一个大核，两个小核</p><h2 id=core>core</h2><p>jum_unit 的返回的一些信号会接入到rob</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>gh_effective_jalr_target_reg</span>                <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>xLen</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>gh_effective_jalr_target_reg</span>                   <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>jmp_unit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>brinfo</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>jalr_target</span> <span style=color:#7f848e>// 跳转目标
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>rob</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_effective_rob_idx</span>                    <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>jmp_unit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>iresp</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>uop</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rob_idx</span> <span style=color:#7f848e>// rob 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>rob</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_effective_valid</span>                      <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>jmp_unit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>iresp</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span>  <span style=color:#7f848e>// 是否有效
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>rob</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_effective_jalr_target</span>                <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>gh_effective_jalr_target_reg</span>
</span></span></code></pre></div><h2 id=rob>rob</h2><p>rob</p><p>rob共添加了4步 ，</p><p>can_commit 添加了&& !gh_stall 的条件</p><p>多了一个can_commit_noGC,这个感觉像是正常的commit</p><p>多了一个gh_stall , 衍生出了一组 can_commit , 原本的commit 变成了commit_noGC</p><p>gh_effective_alu_out_reg , 在rob中加入了一列表项， 把 跳转指令的跳转目标保留了下来</p><h2 id=lsu>lsu</h2><p>lsu唯一增加的是这部分的代码</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ldq_head_delay</span>                               <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>coreWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>*</span><span style=color:#e06c75>xLen</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>stq_head_delay</span>                               <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>coreWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>*</span><span style=color:#e06c75>xLen</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>zeros_24bits</span>                                 <span style=color:#c678dd>=</span> <span style=color:#e5c07b>WireInit</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>24.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span> <span style=color:#7f848e>// debug_wb_data 就是dcache 返回的数据 ， 所以这个就是以 data 0 addr 的形式 把sdq 和 ldq 头部的那一条指令输出出来 
</span></span></span><span style=display:flex><span><span style=color:#7f848e>// ldq_head 和 stq_commit_head 都是将要commit的load 或者store 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>to</span> <span style=color:#e06c75>coreWidth</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>){</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>ldq_head_delay</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                             <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ldq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ldq_head</span><span style=color:#56b6c2>+</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debug_wb_data</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>zeros_24bits</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>ldq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ldq_head</span><span style=color:#56b6c2>+</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>stq_head_delay</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                             <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>stq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>stq_commit_head</span><span style=color:#56b6c2>+</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>zeros_24bits</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>stq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>stq_commit_head</span><span style=color:#56b6c2>+</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>to</span> <span style=color:#e06c75>coreWidth</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>){</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ldq_head</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                                <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>ldq_head_delay</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>stq_head</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                                <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>stq_head_delay</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h2 id=front>front</h2><h3 id=fetch-target-queue>fetch-target-queue</h3><p>ftq是一个ram , 出入队是fifo，但是在一些情况下是需要修改表项的</p><p>这里多加入了3组信号，两输入一输出，主要是要对输出的jal_or_jalr_target进行更新</p><ol><li><strong>gh_mispredict</strong>：标记每个核心宽度（coreWidth）的指令是否发生分支预测错误。</li><li><strong>gh_mispredict_ooo</strong>：标记乱序执行（Out-of-Order, OOO）场景下的分支预测错误。</li><li><strong>gh_ptr</strong>：指向下一个待处理的FTQ（Fetch Target Queue）条目索引。</li><li><strong>gh_mispredict_ooo_idx/val</strong>：记录乱序执行中需要重定向的FTQ索引和目标地址。</li><li><strong>gh_deq_valid_delay/ptr_delay</strong>：延迟一周期后的出队有效信号和指针，用于时序同步。</li></ol><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span> <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>coreWidth</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>gh_mispredict</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                              <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>brupdate</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>b2</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>mispredict</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_ftq_idx</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>//   当前指令的FTQ索引等于记录的乱序错误索引时
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>gh_mispredict_ooo</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                          <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_ftq_idx</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>gh_mispredict_ooo_idx</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>gh_ptr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                                     <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_ftq_idx</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>ftqSz</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_ftq_idx</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>//分支预测错误：使用重定向的目标地址 io.gh_redirect_pc。
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//乱序错误：使用记录的乱序目标地址 gh_mispredict_ooo_val。
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//正常情况：使用FTQ中下一个条目的地址 pcs(gh_ptr(i))。
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span> <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>coreWidth</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>jal_or_jlar_target_reg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                     <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>MuxCase</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>pcs</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>gh_ptr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)),</span> 
</span></span><span style=display:flex><span>                                                     <span style=color:#e5c07b>Array</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>gh_mispredict</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>true</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gh_redirect_pc</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>                                                           <span style=color:#56b6c2>(</span><span style=color:#e06c75>gh_mispredict_ooo</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>true</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e06c75>gh_mispredict_ooo_val</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>                                                           <span style=color:#56b6c2>((</span><span style=color:#e06c75>gh_mispredict</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>gh_mispredict_ooo</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e06c75>pcs</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>gh_ptr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>                                                           <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>jal_or_jlar_target</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                      <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>jal_or_jlar_target_reg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h2 id=tile>tile</h2><p>tile 里有大量的代码 ， 主要还是大量接口的互联</p><p>包括rocc</p><hr><blockquote><p>大核的内容基本就是这么多了</p></blockquote><h2 id=core-1>core</h2><p>在</p><h2 id=r_rsu>R_RSU</h2><p>主要就是把32个架构寄存器打包传输出去</p><p>通过arfs_merge信号</p><ol><li><strong>寄存器快照捕获</strong>：在特定事件（如异常/中断）发生时保存处理器状态</li><li><strong>状态合并控制</strong>：协调安全模块（GHT）进行状态验证</li><li><strong>跨时钟域处理</strong>：支持CDC（Clock Domain Crossing）场景下的安全数据传输</li><li><strong>调试支持</strong>：提供状态追踪打印功能</li></ol><ul><li>标准模式：32周期完成数据传输</li><li>CDC模式：64周期（双倍同步周期）多了个分频</li></ul><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>//  常规数据包 merge_cnt &lt;= 32
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#56b6c2>|</span> <span style=color:#d19a66>127</span><span style=color:#c678dd>:</span>64 <span style=color:#e5c07b>|</span> 63<span style=color:#e5c07b>:</span>0  <span style=color:#e5c07b>|</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>|--------|-------|</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>|</span> <span style=color:#e5c07b>FP</span> <span style=color:#e5c07b>Reg</span> <span style=color:#56b6c2>|</span> <span style=color:#e5c07b>IntReg</span><span style=color:#56b6c2>|</span>
</span></span><span style=display:flex><span><span style=color:#7f848e>// merge_cnt = 32 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#56b6c2>|</span> <span style=color:#d19a66>127</span><span style=color:#c678dd>:</span>72 <span style=color:#e5c07b>|</span> 71<span style=color:#e5c07b>:</span>64 <span style=color:#e5c07b>|</span> 63<span style=color:#e5c07b>:</span>40 <span style=color:#e5c07b>|</span> 39<span style=color:#e5c07b>:</span>0 <span style=color:#e5c07b>|</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>|--------|-------|-------|------|</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>|</span> <span style=color:#e5c07b>Zero</span>   <span style=color:#56b6c2>|</span> <span style=color:#e5c07b>FCSR</span>  <span style=color:#56b6c2>|</span> <span style=color:#e5c07b>Zero</span>  <span style=color:#56b6c2>|</span> <span style=color:#e5c07b>PC</span>   <span style=color:#56b6c2>|</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>     <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>r_arfs</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>)</span>                                  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>rsu_master</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>arfs_index</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>rsu_master</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>arfs_merge</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>     <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>r_arfs_pidx</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>)</span>                             <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>rsu_master</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>arfs_pidx</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><pre tabindex=0><code>r_arfs : 按照格式合并的寄存器包   (arfs_index , arfs_merge) 135:128 | 127:0
r_arfs_pidx : (crnt_tartget , 111) 7:3 | 3:0 
arfs_index : 包的 index , 具体就是 merge_conter
</code></pre><p>最后的包是 （r_arfs_pidx,r_arfs) 143:136 | 135:0</p><h2 id=r_ic>R_IC</h2><p>多核中断控制器</p><ol><li><strong>中断调度管理</strong>：协调多核系统中的中断请求分配</li><li><strong>状态监控</strong>：跟踪各核心的执行计数器与状态</li><li><strong>安全检查机制</strong>：集成GuardianCouncil安全框架</li><li><strong>性能分析</strong>：提供详细的调试性能计数器</li></ol><h3 id=输入信号inputs><strong>输入信号（Inputs）</strong></h3><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>位宽</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>ic_run_isax</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>启动冗余执行模式（1=启动）</td></tr><tr><td style=text-align:left><code>ic_exit_isax</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>退出冗余执行模式（1=退出）</td></tr><tr><td style=text-align:left><code>ic_syscall</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>系统调用触发信号（1=触发）</td></tr><tr><td style=text-align:left><code>ic_syscall_back</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>系统调用完成信号（1=完成）</td></tr><tr><td style=text-align:left><code>rsu_busy</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>恢复单元忙状态（1=忙，0=空闲）</td></tr><tr><td style=text-align:left><code>ic_threshold</code></td><td style=text-align:left><code>params.width_of_ic-1</code></td><td style=text-align:left>指令计数阈值，当 <code>ic_counter</code> 达到该值时触发检查</td></tr><tr><td style=text-align:left><code>icsl_na</code></td><td style=text-align:left><code>Vec[1]</code>（每个核心）</td><td style=text-align:left>各核心的“不可用”状态（1=不可用）</td></tr><tr><td style=text-align:left><code>ic_incr</code></td><td style=text-align:left><code>3</code></td><td style=text-align:left>指令计数器每次递增的步长值（例如 <code>1</code> 表示每次+1）</td></tr><tr><td style=text-align:left><code>if_ready_snap_shot</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>快照保存就绪信号（1=就绪）</td></tr><tr><td style=text-align:left><code>clear_ic_status</code></td><td style=text-align:left><code>Vec[1]</code>（每个核心）</td><td style=text-align:left>清除核心状态（1=清除对应核心的 <code>ic_status</code> 和 <code>ic_counter</code>）</td></tr><tr><td style=text-align:left><code>if_correct_process</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>当前处理流程正确性标志（1=流程正常）</td></tr><tr><td style=text-align:left><code>num_of_checker</code></td><td style=text-align:left><code>8</code></td><td style=text-align:left>当前启用的检查器数量</td></tr><tr><td style=text-align:left><code>changing_num_of_checker</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>检查器数量正在变更（1=变更中）</td></tr><tr><td style=text-align:left><code>core_trace</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>核心跟踪调试使能（1=启用调试输出）</td></tr><tr><td style=text-align:left><code>ic_trace</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>模块内部状态跟踪调试使能（1=启用调试输出）</td></tr><tr><td style=text-align:left><code>debug_perf_reset</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>性能计数器复位（1=复位）</td></tr><tr><td style=text-align:left><code>debug_perf_sel</code></td><td style=text-align:left><code>3</code></td><td style=text-align:left>性能计数器选择信号（0-7选择不同计数器）</td></tr></tbody></table></div><hr><h3 id=输出信号outputs><strong>输出信号（Outputs）</strong></h3><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>位宽</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>crnt_target</code></td><td style=text-align:left><code>5</code></td><td style=text-align:left>当前目标核心的掩码（用于指示正在检查的核心）(ctrl , crnt_target)</td></tr><tr><td style=text-align:left><code>if_filtering</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>指令过滤使能（1=启用过滤，0=禁用）</td></tr><tr><td style=text-align:left><code>if_pipeline_stall</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>流水线暂停信号（1=暂停）</td></tr><tr><td style=text-align:left><code>if_dosnap</code></td><td style=text-align:left><code>1</code></td><td style=text-align:left>快照保存触发信号（1=触发保存）</td></tr><tr><td style=text-align:left><code>ic_counter</code></td><td style=text-align:left><code>Vec[width_of_ic]</code></td><td style=text-align:left>各核心的指令计数器（记录已执行指令数）</td></tr><tr><td style=text-align:left><code>ic_status</code></td><td style=text-align:left><code>Vec[1]</code>（每个核心）</td><td style=text-align:left>各核心的运行状态（0=空闲，1=运行中）</td></tr><tr><td style=text-align:left><code>debug_perf_val</code></td><td style=text-align:left><code>64</code></td><td style=text-align:left>性能计数器值（根据 <code>debug_perf_sel</code> 选择输出不同统计项）</td></tr><tr><td style=text-align:left><code>debug_maincore_status</code></td><td style=text-align:left><code>4</code></td><td style=text-align:left>主核心状态编码（0=空闲，1=调度中，2=检查中，3=异常）</td></tr><tr><td style=text-align:left><code>shared_CP_CFG</code></td><td style=text-align:left><code>13</code></td><td style=text-align:left>共享配置信息（包含当前调度核心和掩码，用于多核协同）</td></tr></tbody></table></div><ol><li><strong>fsm_reset</strong>：复位所有寄存器和状态。</li><li><strong>fsm_presch</strong>：预调度阶段，等待启动信号。ic_run_isax</li><li><strong>fsm_sch</strong>：调度阶段，选择下一个目标核心。赋值nex_target,如果不行就会一直在这个阶段调度</li><li><strong>fsm_cooling</strong>：冷却阶段，等待资源释放。if_cooled 拉高之后，状态转变且赋值crnt_target</li><li><strong>fsm_snap</strong>：快照阶段，保存当前状态。if_dosnap 会拉高的 ，保存寄存器状态</li><li><strong>fsm_trans</strong>：状态传输阶段，处理退出或系统调用。end信号和ctrl 信号会进行相应的变化 ， 在end 为0 ， ic_exit_isax 为1 并且 rsu_busy 为 0 的时候会将end 置为1 ，ctrl 同理会变成3 ，意思就是检测到退出信号的时候就退出调度</li><li><strong>fsm_check</strong>：检查阶段，验证指令计数与阈值。</li><li><strong>fsm_postcheck</strong>：后检查阶段，更新计数器并返回调度。</li></ol><h3 id=ctrl-的含义>ctrl 的含义</h3><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>值（十进制）</strong></th><th style=text-align:left><strong>二进制</strong></th><th style=text-align:left><strong>控制模式</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>0</code></td><td style=text-align:left><code>00</code></td><td style=text-align:left><strong>正常调度模式</strong></td><td style=text-align:left>默认模式，允许调度器选择新核心。</td></tr><tr><td style=text-align:left><code>1</code></td><td style=text-align:left><code>01</code></td><td style=text-align:left><strong>强制调度模式</strong></td><td style=text-align:left>忽略核心状态，强制选择下一核心（用于错误恢复或紧急任务）。</td></tr><tr><td style=text-align:left><code>2</code></td><td style=text-align:left><code>10</code></td><td style=text-align:left><strong>初始化/复位模式</strong></td><td style=text-align:left>复位阶段或未启动状态，禁止所有调度操作。</td></tr><tr><td style=text-align:left><code>3</code></td><td style=text-align:left><code>11</code></td><td style=text-align:left><strong>终止/退出模式</strong></td><td style=text-align:left>终止当前操作，触发系统复位或清理流程。</td></tr></tbody></table></div><p>ctrl 在 初始的时候会初始化为 2 ， 在fsm_trans 会转变为 3 或者保持不变</p><p>在 fsm_check 的时候会转变为3 or 1 or 0</p><p>ic_exit_isax -> 3 , is_syscall || if_t_and_na -> 1 , if_t_and_a -> 0</p><p>ctrl 控制 if_donsap 和 crnt_mask 和 state trans</p><blockquote><p>mask 由 ctrl (1:0) ctrn_tart(2:0) 组成</p></blockquote><h3 id=end-的含义>end 的含义</h3><p>end 信号只有在fsm_trans 和 fsm_reset 的时候会进行改变 ，fsm_trans 在满足 条件</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(!</span><span style=color:#e06c75>end</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asBool</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>ic_exit_isax_buffer</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asBool</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ic_exit_isax</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asBool</span><span style=color:#56b6c2>),</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(!</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rsu_busy</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asBool</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>end</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>end</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><p>会置为1 ， 在reset 的时候会返回为 0 ， 这样其实说明如果fsm_trans 赋值为1 了 ， 除非reset 了 ， end 就一直会是1 ，如果要跳转到 fsm_postcheck 状态 ， end 就一定会是1</p><h2 id=r_rsusl>R_RSUSL</h2><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#e06c75>rsu_slave</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>arfs_if_CPS</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>arfs_if_CPS</span> <span style=color:#7f848e>// 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 需要满足1.调度的target是当前小核 2.当前核心的s_or_r 为 1 ， 只要没有传递错后面那个都是成立的 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>ptype_rcu</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#e06c75>auto_core_r_arfs_c_sk_in</span><span style=color:#56b6c2>[</span>142<span style=color:#e5c07b>:</span>139<span style=color:#56b6c2>]</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>4</span>&#39;h1
</span></span><span style=display:flex><span>    <span style=color:#e06c75>wire</span>        <span style=color:#e06c75>ptype_rcu</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>s_or_r</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#56b6c2>(&amp;(</span><span style=color:#e06c75>auto_core_r_arfs_c_sk_in</span><span style=color:#56b6c2>[</span>138<span style=color:#e5c07b>:</span>136<span style=color:#56b6c2>]));</span>	
</span></span><span style=display:flex><span>  <span style=color:#e06c75>rsu_slave</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>arfs_if_ARFS</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>packet_arfs</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>138</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>136</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0x07</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span> <span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 在传递包的时候都是正确的 
</span></span></span></code></pre></div><p>在rsu_slave 里 ， 有sram , 可以把大核的传输过来的寄存器值写入 ，有两对sram , 一对sram 是保存从大核传输过来的packet , 另一对sram 是在record_and_store的时候保存，小核原来的寄存器状态</p><p>在小核收到copy 命令的时候 ， 会把sram 的数据 依次通过io端口输出出去，并且直接写入到小核的架构寄存器</p><p>rsu_status 在 寄存器值传输完成 （index = 0x20) 的时候转换为1 ，</p><p>pcafs_ss 是 在packet_index 为 0x20 的时候要进行更新的，此时保存的是大核的pc值，是目前要commit 的一条pc , 是在snashot 拉高的拉高的那个周期进行采样的 ， 就是状态转为fsm_snap 的那个周期 ， 所以说就是fsm_snap 的那一个周期，大核的状态被拷贝</p><p>还有一个就是do_check , 在RSU_packet_ECP 为高的时候，会有一个counter进行累加，此时会把小核的寄存器状态和大核的寄存器状态进行比较 ，</p><h2 id=r_icsl>R_ICSL</h2><p>R_ICSL是一个状态机驱动的检查器模块，主要用于监控和验证处理器核心的执行行为。</p><p>icsl_run的条件是 arf_paset_reg && (~io.record_and_store(0))，就是小核发起的arf_copy_in , 在icsl_run的时候会跳转到fsm_checking 模式 ，</p><p>在fsm_checking 模式 ， 会使得core 的checkmode 拉高 ， 并且每commit一条指令，会使得sl_counter + 1 ,</p><h2 id=r_lsl>R_LSL</h2><p>R_LSL模块是一个加载-存储操作记录器，主要功能是：</p><ol><li>记录处理器的加载(load)和存储(store)操作</li><li>记录CSR(控制和状态寄存器)访问</li><li>提供请求-响应接口用于外部访问记录的数据</li></ol><p>packet包</p><p>packet 144 位 ，</p><p>// 这个gtime 来自与BoomTile ， 不过在软件里没有使能s_or_r , 貌似gtime一直都是0</p><p>dp_ldst_reg 取自 fp_alu , 取自 ght_alu_in_0 , 取自 lsu_ldq_head 或者 store_head ， 就是取自lsu</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>// ght
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>packet_out</span>     <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>inst_type</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>15</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>8</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>packet</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>280</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>145</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>inst_type</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>7</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>packet</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>135</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// Added inst_type for checker cores
</span></span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#e06c75>ldq_head_delay</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>      <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ldq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ldq_head</span><span style=color:#56b6c2>+</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debug_wb_data</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>zeros_24bits</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>ldq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ldq_head</span><span style=color:#56b6c2>+</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// （127：64，63：40, 39：0）  
</span></span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>// ght_filter_prfs.scala
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fi_dp1</span>                                    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>if_id</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fi_counter</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gtimer</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>39</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>zero8</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_ldst_reg</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fi_dp2</span>                                    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>if_id</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fi_counter</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gtimer</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>39</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>zero8</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_ldst_reg</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fi_dp3</span>                                    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>if_id</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fi_counter</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>gtimer</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>39</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>zero8</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_jump_wire</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>61</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>jump_type</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>nfi_dp5</span>                                   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ght_prfs_rd</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_ldst_reg</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>nfi_dp1</span>                                   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dp_ldst_data</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_ldst_reg</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>nfi_dp2</span>                                   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dp_ldst_data</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_ldst_reg</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>nfi_dp3</span>                                   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>pc_reg_delay</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>29</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>inst_reg_delay</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>dp_jump_wire</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>63</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>jump_type</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>packet_out</span>                                <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>MuxCase</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> 
</span></span><span style=display:flex><span>                                                    <span style=color:#e5c07b>Array</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>dp_sel_reg</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>(</span><span style=color:#e06c75>dp_sel_reg</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>5.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>inst_index_reg</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>nfi_dp5</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>(</span><span style=color:#e06c75>dp_sel_reg</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>2.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>inst_index_reg</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fi</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fi_dp1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>nfi_dp1</span><span style=color:#56b6c2>),</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>(</span><span style=color:#e06c75>dp_sel_reg</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>3.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>inst_index_reg</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fi</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fi_dp2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>nfi_dp2</span><span style=color:#56b6c2>),</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>(</span><span style=color:#e06c75>dp_sel_reg</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>inst_index_reg</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fi</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fi_dp3</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>nfi_dp3</span><span style=color:#56b6c2>),</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>                                                          <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>(</span><span style=color:#d19a66>17</span>&#39;h0<span style=color:#56b6c2>,</span><span style=color:#d19a66>127</span>：<span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#e06c75>包括</span> <span style=color:#e06c75>load</span> <span style=color:#56b6c2>,</span><span style=color:#e06c75>store</span> <span style=color:#e06c75>指令的</span> （<span style=color:#e06c75>data</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>addr</span><span style=color:#56b6c2>)</span> <span style=color:#e06c75>和</span> <span style=color:#e06c75>jump</span> <span style=color:#e06c75>指令的</span> 
</span></span></code></pre></div><p>在 ght_filters_prfs.scala packet 又扩展了几位</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>filter_inst_index</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>filter_packet</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>  <span style=color:#56b6c2>(</span><span style=color:#d19a66>153</span><span style=color:#c678dd>:</span>145<span style=color:#56b6c2>,</span><span style=color:#d19a66>144</span><span style=color:#c678dd>:</span>0<span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#e06c75>filter_inst_index</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span><span style=color:#e06c75>ic_crnt_target</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#c678dd>:</span>0<span style=color:#56b6c2>),</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>,</span><span style=color:#e06c75>inst_index</span><span style=color:#56b6c2>)</span> 
</span></span><span style=display:flex><span><span style=color:#7f848e>// |1|||
</span></span></span><span style=display:flex><span><span style=color:#7f848e>// target 就是传给几号校验核
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span><span style=color:#7f848e>// 然后2个144位的包会合并起来进行发送，生成一个t_buffer 
</span></span></span></code></pre></div><p>然后将 inst_type 和 packet 进行组合 ,就是ght_packet_out , 包的大小为 8 + 136 + 8 + 136 = 272 + 16 = 288 ,最后传输到digitaltop的是290位，因为传了2个0 ， 在 最高位</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>packet_out</span>                               <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>inst_type</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>15</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>8</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>packet</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>280</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>145</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>inst_type</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>7</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>packet</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>135</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// Added inst_type for checker cores
</span></span></span></code></pre></div><p>然后在digitaltop 那边做了cdc 处理 ， 传入的是 (0,cdc_flag , packet_out(287:0)),还是290位</p><p>然后拆分成两部分packet_lsl 和 packet_lsl1</p><p>这两部分的数据会传递给 LSL , 此时的包为 inst_type (143,136), packet(135:0)</p><p>通过 inst_index 去判断 st_valid , csr_valid , 或者 ld_valid ,</p><p>然后会把 (io.m_st_valid, io.m_ld_valid, io.m_ldst_data, io.m_ldst_addr)传输到fifo里去 ，有两个fifo , 需要交替传输数据到fifo里面去 ，在小核访存的时候是直接去fifo 里取出相应的数据</p><h2 id=ght>GHT</h2><p><code>GHT</code>（Global History Tracker）是一个 <strong>全局历史跟踪与调度模块</strong>，主要用于多核处理器的 <strong>错误检测、冗余执行协调和状态同步</strong>。其核心功能包括：</p><ol><li><strong>指令过滤与转发</strong>：筛选有效指令并转发至目标核心。</li><li><strong>多核调度</strong>：通过调度引擎分配任务至可用核心。</li><li><strong>错误恢复</strong>：检测分支预测错误并触发恢复机制。</li><li><strong>调试与监控</strong>：提供性能计数器和状态信号。</li></ol><ul><li><strong>模块名称</strong>：<code>GHT</code>（可能是 <strong>Guardian Hardware Tracker</strong> 的缩写）</li><li><strong>关键子模块</strong>：<ul><li><strong>过滤器（GHT_FILTERS_PRFS）</strong>：过滤输入的指令和数据。</li><li><strong>映射器（GHT_MAPPER）</strong>：将指令映射到特定的事件或规则。</li><li><strong>调度引擎（GHT_SE）</strong>：根据规则调度事件到不同的检查器（Checker）。</li></ul></li></ul><h4 id=输入信号inputs-1><strong>输入信号（Inputs）</strong></h4><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>ght_mask_in</code></td><td style=text-align:left>屏蔽信号（1=屏蔽当前指令流）。</td></tr><tr><td style=text-align:left><code>ght_cfg_in</code></td><td style=text-align:left>配置字（动态调整过滤、映射规则）。</td></tr><tr><td style=text-align:left><code>core_na</code></td><td style=text-align:left>各核心的“不可用”状态。</td></tr><tr><td style=text-align:left><code>ght_inst_in</code></td><td style=text-align:left>当前周期处理的指令流。</td></tr><tr><td style=text-align:left><code>ght_pcaddr_in</code></td><td style=text-align:left>指令对应的程序计数器（PC）地址。</td></tr><tr><td style=text-align:left><code>new_commit</code></td><td style=text-align:left>指令提交标志（标记指令是否完成）。</td></tr><tr><td style=text-align:left><code>debug_bp_reset</code></td><td style=text-align:left>调试计数器复位信号。</td></tr></tbody></table></div><h4 id=输出信号outputs-1><strong>输出信号（Outputs）</strong></h4><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>ght_packet_out</code></td><td style=text-align:left>发送至其他核心的数据包（包含指令历史或状态）。</td></tr><tr><td style=text-align:left><code>ght_packet_dest</code></td><td style=text-align:left>数据包的目标核心掩码。</td></tr><tr><td style=text-align:left><code>core_hang_up</code></td><td style=text-align:left>触发核心暂停信号（检测到错误时挂起流水线）。</td></tr><tr><td style=text-align:left><code>debug_bp_checker</code></td><td style=text-align:left>分支预测错误计数器（用于调试）。</td></tr><tr><td style=text-align:left><code>ght_filters_ready</code></td><td style=text-align:left>过滤器就绪状态（1=可接收新指令）。</td></tr></tbody></table></div><h4 id=ght_filters_prfs><code>GHT_FILTERS_PRFS</code></h4><ul><li><strong>功能</strong>：
作为<strong>多核指令过滤器</strong>，负责并行处理多个核心的指令流，合并过滤结果并通过统一接口输出数据包。</li><li><strong>关键组件</strong>：<ul><li><strong>多个 <code>GHT_FILTER_PRFS</code> 实例</strong>：每个实例处理一个核心的指令。</li><li><strong>FIFO 缓冲区</strong>：临时存储过滤后的数据包，解决处理速度不匹配问题。</li><li><strong>状态机（FSM）</strong>：控制数据包的加载和发送顺序，支持多核合并（<code>rsu_merging</code>）。</li></ul></li></ul><h4 id=ght_filter_prfs><code>GHT_FILTER_PRFS</code></h4><ul><li><strong>功能</strong>：
作为<strong>单核指令过滤器</strong>，解析指令的操作码和功能码，生成规范化数据包，并控制数据转发逻辑。</li><li><strong>关键组件</strong>：<ul><li><strong>指令解析逻辑</strong>：提取操作码（<code>opcode</code>）、功能码（<code>func</code>）和指令类型（<code>inst_index</code>）。</li><li><strong>查找表（<code>GHT_FTABLE</code>）</strong>：根据配置匹配指令类型，确定数据处理方式（<code>dp_sel</code>）。</li><li><strong>故障注入（Fault Injection）</strong>：模拟硬件故障，用于测试或调试。</li></ul></li></ul><h4 id=输入信号><strong>输入信号</strong>：</h4><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>位宽</strong></th><th style=text-align:left><strong>方向</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>ght_ft_cfg_in</code></td><td style=text-align:left>32-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置输入，包含指令映射规则（操作码、功能码、索引和选择信号）。</td></tr><tr><td style=text-align:left><code>ght_ft_cfg_valid</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置有效信号，高电平时写入配置。</td></tr><tr><td style=text-align:left><code>ght_ft_inst_in</code></td><td style=text-align:left>32-bit</td><td style=text-align:left>输入</td><td style=text-align:left>当前指令的二进制编码。</td></tr><tr><td style=text-align:left><code>ght_ft_pc_in</code></td><td style=text-align:left>32-bit</td><td style=text-align:left>输入</td><td style=text-align:left>当前指令的程序计数器（PC）地址。</td></tr><tr><td style=text-align:left><code>ght_ft_newcommit_in</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>指令提交信号，高电平时触发处理逻辑。</td></tr><tr><td style=text-align:left><code>ght_ft_alu_in</code></td><td style=text-align:left>2*xlen</td><td style=text-align:left>输入</td><td style=text-align:left>ALU 计算结果，包含目标寄存器和内存操作数据。</td></tr><tr><td style=text-align:left><code>ght_ft_is_rvc_in</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>标记当前指令是否为压缩指令（RVC）。</td></tr><tr><td style=text-align:left><code>ght_prfs_rd</code></td><td style=text-align:left>xlen-bit</td><td style=text-align:left>输入</td><td style=text-align:left>物理寄存器文件（PRF）的读取数据。</td></tr><tr><td style=text-align:left><code>ic_crnt_target</code></td><td style=text-align:left>5-bit</td><td style=text-align:left>输入</td><td style=text-align:left>当前目标核心或线程的标识符。</td></tr><tr><td style=text-align:left><code>gtimer</code></td><td style=text-align:left>62-bit</td><td style=text-align:left>输入</td><td style=text-align:left>全局计时器，用于同步和故障注入。</td></tr><tr><td style=text-align:left><code>gtimer_reset</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>计时器复位信号。</td></tr><tr><td style=text-align:left><code>use_fi_mode</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>故障注入模式使能信号。</td></tr></tbody></table></div><h4 id=输出信号><strong>输出信号</strong>：</h4><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>位宽</strong></th><th style=text-align:left><strong>方向</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>ght_ft_inst_index</code></td><td style=text-align:left>8-bit</td><td style=text-align:left>输出</td><td style=text-align:left>指令索引，用于标识指令类型（如加载、存储、跳转等）。</td></tr><tr><td style=text-align:left><code>packet_out</code></td><td style=text-align:left>可变</td><td style=text-align:left>输出</td><td style=text-align:left>规范化的数据包，包含指令信息、ALU结果或故障数据。</td></tr><tr><td style=text-align:left><code>ght_prfs_forward_ldq</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输出</td><td style=text-align:left>转发到加载队列（LDQ）的控制信号。</td></tr><tr><td style=text-align:left><code>ght_prfs_forward_stq</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输出</td><td style=text-align:left>转发到存储队列（STQ）的控制信号。</td></tr><tr><td style=text-align:left><code>ght_prfs_forward_ftq</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输出</td><td style=text-align:left>转发到跳转队列（FTQ）的控制信号。</td></tr><tr><td style=text-align:left><code>ght_prfs_forward_prf</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输出</td><td style=text-align:left>转发到物理寄存器文件（PRF）的控制信号。</td></tr></tbody></table></div><h3 id=输入信号-inputs><strong>输入信号 (Inputs)</strong></h3><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>位宽</strong></th><th style=text-align:left><strong>方向</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>cfg_ref_inst_func</code></td><td style=text-align:left>4-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置阶段的目标功能码（Func），用于写入内存地址的高4位。</td></tr><tr><td style=text-align:left><code>cfg_ref_inst_opcode</code></td><td style=text-align:left>7-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置阶段的目标操作码（Opcode），用于写入内存地址的低7位。</td></tr><tr><td style=text-align:left><code>cfg_ref_inst_index</code></td><td style=text-align:left>5-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置阶段的索引值，仅低2位被写入内存数据的高2位。</td></tr><tr><td style=text-align:left><code>cfg_ref_inst_sel_d</code></td><td style=text-align:left>4-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置阶段的选择信号，仅低3位被写入内存数据的低3位。</td></tr><tr><td style=text-align:left><code>cfg_ref_inst_valid</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>配置有效信号，高电平时执行写入操作。</td></tr><tr><td style=text-align:left><code>inst_newcommit</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>指令提交信号，高电平时触发查表操作。</td></tr><tr><td style=text-align:left><code>inst_is_rvc</code></td><td style=text-align:left>1-bit</td><td style=text-align:left>输入</td><td style=text-align:left>标记当前指令是否为压缩指令（RVC），参与生成查表地址。</td></tr><tr><td style=text-align:left><code>inst_in_func</code></td><td style=text-align:left>3-bit</td><td style=text-align:left>输入</td><td style=text-align:left>当前指令的功能码（Func），参与生成查表地址。</td></tr><tr><td style=text-align:left><code>inst_in_opcode</code></td><td style=text-align:left>7-bit</td><td style=text-align:left>输入</td><td style=text-align:left>当前指令的操作码（Opcode），参与生成查表地址。</td></tr></tbody></table></div><h3 id=输出信号-outputs><strong>输出信号 (Outputs)</strong></h3><div class=table-wrapper><table><thead><tr><th style=text-align:left><strong>信号名称</strong></th><th style=text-align:left><strong>位宽</strong></th><th style=text-align:left><strong>方向</strong></th><th style=text-align:left><strong>功能描述</strong></th></tr></thead><tbody><tr><td style=text-align:left><code>inst_index</code></td><td style=text-align:left>5-bit</td><td style=text-align:left>输出</td><td style=text-align:left>查表得到的指令索引，高3位固定为0，有效位为低2位（来自内存数据的高2位）。</td></tr><tr><td style=text-align:left><code>inst_sel_d</code></td><td style=text-align:left>3-bit</td><td style=text-align:left>输出</td><td style=text-align:left>数据选择信号，直接取自内存数据的低3位。</td></tr></tbody></table></div><p>就是一个sram , 把index 和 sel 合并写入 地址为 io.cfg_ref_inst_func, io.cfg_ref_inst_opcode的 sram 里去</p><blockquote><p>is_rvc 是否有用</p></blockquote><h2 id=ght_sch>ght_sch</h2><h3 id=ght_sch_anyaviliable>ght_sch_anyaviliable</h3><div class=table-wrapper><table><thead><tr><th style=text-align:left>信号</th><th style=text-align:left>方向</th><th style=text-align:left>位宽</th><th style=text-align:left>功能描述</th></tr></thead><tbody><tr><td style=text-align:left><code>core_na</code></td><td style=text-align:left>输入</td><td style=text-align:left>1-bit x N</td><td style=text-align:left>核心不可用指示信号（低有效）</td></tr><tr><td style=text-align:left><code>core_s</code></td><td style=text-align:left>输入</td><td style=text-align:left>4-bit</td><td style=text-align:left>可调度核心起始索引</td></tr><tr><td style=text-align:left><code>core_e</code></td><td style=text-align:left>输入</td><td style=text-align:left>4-bit</td><td style=text-align:left>可调度核心结束索引</td></tr><tr><td style=text-align:left><code>sch_dest</code></td><td style=text-align:left>输出</td><td style=text-align:left>4-bit</td><td style=text-align:left>最终调度的核心索引</td></tr><tr><td style=text-align:left><code>rst_sch</code></td><td style=text-align:left>输入</td><td style=text-align:left>1-bit</td><td style=text-align:left>复位调度状态信号</td></tr></tbody></table></div><p>逻辑挺简单的，就是选择在 core_s 到 core_e 之间空闲的核心，优先序号小的</p><h2 id=gh_andgate>GH_ANDGATE</h2><p>就是 一个 与逻辑</p><h2 id=ghe>GHE</h2><p>接受rocc 的一些软件命令 ， 然后在硬件做出响应 ，相当于一个软硬转化的控制中心</p><h2 id=ghm>GHM</h2><p><strong>GHM（Guardian Hypervisor Module）</strong> 是用于管理与监控多核系统中“小核心”（Little Cores）的模块，负责以下功能：</p><ul><li><strong>数据包路由</strong>：通过 <code>ghm_packet_in</code> 和 <code>ghm_packet_outs</code> 实现跨核心的数据传输。</li><li><strong>状态监控</strong>：通过 <code>ghm_status_in</code> 和 <code>ghm_status_outs</code> 收集和分发核心状态信息。</li><li><strong>跨时钟域同步</strong>：使用 <code>GH_CDCH2LFIFO_HandShake</code> 模块处理异步数据传输。</li><li><strong>事件处理</strong>：通过 <code>ghe_event_in</code> 和 <code>ghe_revent_in</code> 响应核心事件（如中断、错误）。</li><li><strong>调试支持</strong>：提供 <code>debug_gcounter</code> 和 <code>debug_bp</code> 等信号用于性能分析和故障排查。</li></ul><p>核心的传输</p><ol><li><strong>数据包输入</strong>：通过 <code>ghm_packet_in</code> 接收数据，目标地址由 <code>ghm_packet_dest</code> 指定。</li><li><strong>路由处理</strong>：CDC 模块将数据路由到对应核心的 <code>ghm_packet_outs</code> 端口。</li><li><strong>状态更新</strong>：各核心状态通过 <code>ghm_status_outs</code> 反馈给监控模块。</li><li><strong>事件响应</strong>：若核心触发异常事件（如超时），通过 <code>ghe_event_in</code> 通知 GHM 处理。</li></ol><h2 id=little>little</h2><h2 id=lazyrocc>LazyRocc</h2><p>这个文件进行了很多的修改</p><h3 id=rocc补充>rocc补充</h3><p><figure class=gallery-image style=flex-grow:676;flex-basis:1624px><a href=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250325152541735.png data-size=1401x207><img src=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250325152541735.png width=1401 height=207 srcset="/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250325152541735_hu743269434142788563.png 480w, /2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250325152541735_hu15330106140480960267.png 1024w" loading=lazy></a></figure></p><p>xd , xs1 , xs2 表示对应的寄存器是否被使用到了</p><p>RoCC 主要通过如下接口和 CPU 进行交互：</p><ul><li>CPU 通过 <code>Cmd</code> 接口将指令和相关寄存器的值发送给 RoCC 加速器</li><li>RoCC 加速器通过 <code>Resp</code> 接口将计算结果（要写入的寄存器号和值）返回到 CPU</li><li>RoCC 通过 <code>busy</code> 标记加速器是否处于忙状态</li><li>RoCC 自身也可以访问内存、引发中断等</li></ul><p>rocc有4种操作码 ， 对应四组指令</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#e5c07b>CUSTOM0</span>            <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM0_RS1</span>        <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM0_RS1_RS2</span>    <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM0_RD</span>         <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM0_RD_RS1</span>     <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM0_RD_RS1_RS2</span> <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM1</span>            <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM1_RS1</span>        <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM1_RS1_RS2</span>    <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM1_RD</span>         <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM1_RD_RS1</span>     <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM1_RD_RS1_RS2</span> <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM2</span>            <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM2_RS1</span>        <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM2_RS1_RS2</span>    <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM2_RD</span>         <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM2_RD_RS1</span>     <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM2_RD_RS1_RS2</span> <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM3</span>            <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM3_RS1</span>        <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM3_RS1_RS2</span>    <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM3_RD</span>         <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM3_RD_RS1</span>     <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>CUSTOM3_RD_RS1_RS2</span> <span style=color:#56b6c2>-&gt;</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>Y</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopROCC</span>   <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IQT_INT</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FU_CSR</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>RT_FIX</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>IS_X</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>M_X</span>  <span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>N</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>CSR</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>N</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>)</span><span style=color:#e06c75>s</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM0</span>            <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????000?????0001011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM0_RS1</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????010?????0001011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM0_RS1_RS2</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????011?????0001011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM0_RD</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????100?????0001011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM0_RD_RS1</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????110?????0001011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM0_RD_RS1_RS2</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????111?????0001011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM1</span>            <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????000?????0101011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM1_RS1</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????010?????0101011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM1_RS1_RS2</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????011?????0101011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM1_RD</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????100?????0101011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM1_RD_RS1</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????110?????0101011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM1_RD_RS1_RS2</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????111?????0101011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM2</span>            <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????000?????1011011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM2_RS1</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????010?????1011011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM2_RS1_RS2</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????011?????1011011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM2_RD</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????100?????1011011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM2_RD_RS1</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????110?????1011011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM2_RD_RS1_RS2</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????111?????1011011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM3</span>            <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????000?????1111011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM3_RS1</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????010?????1111011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM3_RS1_RS2</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????011?????1111011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM3_RD</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????100?????1111011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM3_RD_RS1</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????110?????1111011&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e5c07b>CUSTOM3_RD_RS1_RS2</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;b?????????????????111?????1111011&#34;</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><h2 id=ght-1>GHT</h2><p><figure class=gallery-image style=flex-grow:146;flex-basis:350px><a href=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250405134245469.png data-size=1235x845><img src=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250405134245469.png width=1235 height=845 srcset="/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250405134245469_hu542694016224173949.png 480w, /2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250405134245469_hu17035104583710532286.png 1024w" loading=lazy></a></figure></p><p>GHT基本集中了大部分的module</p><h2 id=basetile>baseTile</h2><p>增加了很多的 BundleBridgeSource 和 BundleBridgeSink</p><h2 id=tilecore>tile/Core</h2><p>增加了HasCore trait 的 一组信号</p><h2 id=tilerockettile>tile/RocketTile</h2><p>主要加入在RokcetTileModuleImp 上</p><p>端口和rocc</p><h2 id=subsystemconfigs>subSystem/Configs</h2><p>主要是增加了一条gbus 总线</p><h2 id=subsystembustopology>subSystem/BusTopology</h2><h2 id=subsystemhastiles>subSystem/HasTiles</h2><h2 id=rocketrocketcore>rocket/rocketcore</h2><h2 id=rocketibuf>rocket/ibuf</h2><h2 id=tilefpu>tile/FPU</h2><h2 id=subsystem>subSystem</h2><h2 id=system>system</h2><h2 id=csr>csr</h2><h2 id=软件操作>软件操作</h2><h3 id=小核>小核</h3><h4 id=ghe_asr>ghe_asR()</h4><p>//设置了小核的ghe_s_or_r，设置s_or_r 寄存器 ，</p><p>s_or_r 会控制 auto_agg_core_status_sr_out , ptype</p><h2 id=meek的运行流程>meek的运行流程</h2><p>每一个核心会加入 ght module , cmdRounter 也负责把寄存器的信息传递出去 , 没有打拍</p><p>首先就是一系列的初始化 ， 大核会执行 r_int 函数 ，</p><p>在r_int 阶段 ， 需要做的事情包括</p><ol><li>设置checker 核的数量 ， func = 1c , 设置ghe_num_activated_cores 为 num (GHE),</li><li>大量的 ght_cfg_filter ， 在硬件上 1. 拉高doBigCheckComp , 拉高 doGHT_Cfg , 通过io端口传递ght_cfg , 就是 rs1 ,传递的媒介好事 cmdrouter , 然后通过GH_Bridge 继续传递 ， 传递给boomtile 里的 GHT module , 然后传递到ght_filters 里去 （通过 src (3:0) = 2 , 选择的 ， ght_filters里有一组ght_filter , 然后传递到ght_filter里的GHT_FTABLE 里去 ， GHT_FTABLE 比较简单 ， 就是把(index , inst-sel_d) 写入 （func, opcode)组成的内存里 ，</li><li>ght_cfg_se (),传入另一张表 GHT_SE , GHE_STABLE 里有一对寄存器 sch_end_id_reg , sch_policy_reg , sch_start_id_reg , 用来寄存cfg , 然后输出的设置 会进入 GHT_SCH_PIN , GHT_SCH_PIN应该是一种调度手段 ， 现在看就只是判断是否有效，然后把转出独热码值 ， 有多个se , 需要通过se_id 逐个设置</li><li>r_set_corex_p_s().调用的是ght_mapper 函数 ， 硬件上是去访问 GHT_MAPPER这一张表 ， 里面有GHT_MTABLE 这一张表 ， 保存着 inst_type_ses , 把inst_type 作为地址去访问 inst_type_ses ,</li><li>git_debug_filter_width , width 的设置是直接写入了debug_filter_width_reg 的 ， 可以用在ght_filters上 ，它会和控制信号一起</li></ol><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#c678dd>static</span> <span style=color:#c678dd>inline</span> <span style=color:#e5c07b>void</span> <span style=color:#61afef;font-weight:700>ght_cfg_filter</span> (<span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>index</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>func</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>opcode</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>sel_d</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>set_ref</span>;
</span></span><span style=display:flex><span>  <span style=color:#e06c75>set_ref</span> <span style=color:#56b6c2>=</span> ((<span style=color:#e06c75>index</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x1f</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>4</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>sel_d</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>17</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>opcode</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x7f</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>21</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>func</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>28</span>) <span style=color:#56b6c2>|</span> <span style=color:#d19a66>0x02</span>;
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ROCC_INSTRUCTION_SS</span> (<span style=color:#d19a66>1</span>, <span style=color:#e06c75>set_ref</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>X02</span>, <span style=color:#d19a66>0x06</span>);
</span></span><span style=display:flex><span>} <span style=color:#7f848e>// 需要传递 rs1 , rs2 = 0x02 , fun = 0x06 
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//    index 区分 load store csr atomic 指令的 
</span></span></span><span style=display:flex><span><span style=color:#7f848e>// set_ref  :      |31,28| 27,21 | 20,17 | 16,9  | 8,4 |3,0|
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//                 |func |opcode |sel_d  |reserve|index|02 |
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span><span style=color:#c678dd>static</span> <span style=color:#c678dd>inline</span> <span style=color:#e5c07b>void</span> <span style=color:#61afef;font-weight:700>ght_cfg_filter_rvc</span> (<span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>index</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>func</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>opcode</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>msb</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>sel_d</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>set_ref</span>;
</span></span><span style=display:flex><span>  <span style=color:#e06c75>set_ref</span> <span style=color:#56b6c2>=</span> ((<span style=color:#e06c75>index</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x1f</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>4</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>sel_d</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>17</span>) <span style=color:#56b6c2>|</span> (((<span style=color:#e06c75>opcode</span><span style=color:#56b6c2>|</span>((<span style=color:#e06c75>msb</span><span style=color:#56b6c2>&amp;</span><span style=color:#d19a66>1</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>2</span>)) <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x7f</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>21</span>) <span style=color:#56b6c2>|</span> (((<span style=color:#e06c75>func</span><span style=color:#56b6c2>|</span><span style=color:#d19a66>0x8</span>) <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>28</span>) <span style=color:#56b6c2>|</span> <span style=color:#d19a66>0x02</span>;
</span></span><span style=display:flex><span>      <span style=color:#61afef;font-weight:700>ROCC_INSTRUCTION_SS</span> (<span style=color:#d19a66>1</span>, <span style=color:#e06c75>set_ref</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>X02</span>, <span style=color:#d19a66>0x06</span>);
</span></span><span style=display:flex><span>  <span style=color:#7f848e>//  set_ref      |31,28| 27,21 | 20,17 | 16,9  | 8,4 |3,0|
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//                 |func |opcode |sel_d  |reserve|index|02 |
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    
</span></span><span style=display:flex><span>    <span style=color:#c678dd>static</span> <span style=color:#c678dd>inline</span> <span style=color:#e5c07b>void</span> <span style=color:#61afef;font-weight:700>ght_cfg_se</span> (<span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>se_id</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>end_id</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>policy</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>start_id</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>set_se</span>;
</span></span><span style=display:flex><span>  <span style=color:#e06c75>set_se</span> <span style=color:#56b6c2>=</span> ((<span style=color:#e06c75>se_id</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x1f</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>4</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>start_id</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>17</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>policy</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x7f</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>21</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>end_id</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>28</span>) <span style=color:#56b6c2>|</span> <span style=color:#d19a66>0x04</span>;
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ROCC_INSTRUCTION_SS</span> (<span style=color:#d19a66>1</span>, <span style=color:#e06c75>set_se</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>X02</span>, <span style=color:#d19a66>0x06</span>);
</span></span><span style=display:flex><span>} 
</span></span><span style=display:flex><span><span style=color:#7f848e>//    set_se       |31,28| 27,21 | 20,17 | 16,9  | 8,4 |3,0|
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//                 |end_id |policy |start_id  |reserve|se_id|04 |
</span></span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#7f848e>// 每一个检测核心都要进行设置 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#c678dd>static</span> <span style=color:#c678dd>inline</span> <span style=color:#e5c07b>void</span> <span style=color:#61afef;font-weight:700>r_set_corex_p_s</span> (<span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>core_id</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// Core x&#39;s packets
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// inst_type , ses_receiving_inst 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>mask</span> <span style=color:#56b6c2>=</span> <span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>&lt;&lt;</span> <span style=color:#d19a66>3</span>; <span style=color:#7f848e>// 相当于（n,3)位是id , id还是从1开始 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b10000001</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b10000010</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b10000011</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b01000001</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b01000010</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b01000011</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// Core x&#39;s snapshot
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b10000111</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b01000111</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#d19a66>0</span><span style=color:#e06c75>b11000111</span> <span style=color:#56b6c2>|</span> <span style=color:#e06c75>mask</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>b0001</span> <span style=color:#56b6c2>&lt;&lt;</span> (<span style=color:#e06c75>core_id</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>));
</span></span><span style=display:flex><span>}
</span></span><span style=display:flex><span><span style=color:#c678dd>static</span> <span style=color:#c678dd>inline</span> <span style=color:#e5c07b>void</span> <span style=color:#61afef;font-weight:700>ght_cfg_mapper</span> (<span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>inst_type</span>, <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>ses_receiving_inst</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>set_mapper</span>;
</span></span><span style=display:flex><span>  <span style=color:#e06c75>set_mapper</span> <span style=color:#56b6c2>=</span> ((<span style=color:#e06c75>inst_type</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xff</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>4</span>) <span style=color:#56b6c2>|</span> ((<span style=color:#e06c75>ses_receiving_inst</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xFFFF</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>16</span>) <span style=color:#56b6c2>|</span> <span style=color:#d19a66>0x03</span>;
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ROCC_INSTRUCTION_SS</span> (<span style=color:#d19a66>1</span>, <span style=color:#e06c75>set_mapper</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>X02</span>, <span style=color:#d19a66>0x06</span>);
</span></span><span style=display:flex><span>}
</span></span><span style=display:flex><span><span style=color:#7f848e>//    set_mappe    |31,17           | 16,9  | 11,4    |3,0|
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//                |ses_receving_inst|reserve|inst_type|03 |
</span></span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#c678dd>static</span> <span style=color:#c678dd>inline</span> <span style=color:#e5c07b>void</span> <span style=color:#61afef;font-weight:700>ght_debug_filter_width</span> (<span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>width</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>uint64_t</span> <span style=color:#e06c75>set_debug_width</span>;
</span></span><span style=display:flex><span>  <span style=color:#e06c75>set_debug_width</span> <span style=color:#56b6c2>=</span> ((<span style=color:#e06c75>width</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0xf</span>)<span style=color:#56b6c2>&lt;&lt;</span><span style=color:#d19a66>4</span>) <span style=color:#56b6c2>|</span> <span style=color:#d19a66>0x05</span>;
</span></span><span style=display:flex><span>  <span style=color:#61afef;font-weight:700>ROCC_INSTRUCTION_SS</span> (<span style=color:#d19a66>1</span>, <span style=color:#e06c75>set_debug_width</span>, <span style=color:#d19a66>0</span><span style=color:#e06c75>X02</span>, <span style=color:#d19a66>0x06</span>);
</span></span><span style=display:flex><span>} 
</span></span><span style=display:flex><span><span style=color:#7f848e>//    set_mappe   |31, 8  | 7,4  |3,0|
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//                |reserve|width |05 |
</span></span></span></code></pre></div><p>然后初始化就成功完成了</p><p>然后就是ght_get_initialisation ， fun = 1b, 需要获取到bigcomp,是ghe_event（在GHM） 赋值的 ， 是ghe_event_in 进行赋值的 ，ghe_event_reg只在小核那边才有 ，小核的ght_event 传递给 bigcore_comp , 在digitaltop 那边有一个ghm_ghe_event ,GHM 里面的 ghe_event_in 实际上是小核心传递过来的 ， 所以它需要的就是选择的小核心那边的ghe_event 不为 0 。 index 的选择是 由大核进行选择的 ， 追溯过去是ght_status_out ,</p><p>追溯到ghe_bridge.io.out , 正好是 ghe_event_out_SRNode[3:1], 到ghe_event_out , 所以说在small core 执行ghe_initailised的时候，大核的ght_get_initialisation就是1 ， 可以进入后续了 。</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>    <span style=color:#e06c75>outer</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ghe_event_out_SRNode</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bundle</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>cdc_ack</span><span style=color:#56b6c2>,</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>ghe_bridge</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span> <span style=color:#56b6c2>|</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>core</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>packet_cdc_ready</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>zeros_4bits</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>|</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>zeros_4bits</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>core</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>lsl_near_full</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>//rockettile.scala
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ghe_event_out</span>           <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>ghe_initialised_reg</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>ghe_event_reg</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>channel_warning</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// GHE.scala 
</span></span></span></code></pre></div><p>然后是 ghe_set_satp_priv , func = 16 , define_monitor_target 会拉高 ， 可以赋值 ght_monitor_satp_ppn , ght_monitor_sys_mode has_monitor_target , 和 if_correct_process</p><p>然后是0x31 , doMask , 会对ght_status_reg 进行赋值 ， 此时 ghe_status_reg = 1 ,</p><p>然后是0x70,doICCTRL , 赋值icctrl_out(3:0) 为 1， 是输入给 bigcore 的信号 ， ic_ctrl 是赋值给ic_master 的 ， 这里让大核的状态转移的 ， 001 -> 010 (fsm_sch ) ,然后状态一直转换到fsm_check , 在snap阶段会把所有的架构寄存器保存在arfs_ss里，merging 拉高，然后计数器开始计数，计到32,此时会把32个寄存器依次发送出去 。 通过io端口 传递到 ghm_core_r_arfs (GHM) , 然后会根据 dest 选择发送到某一个校验核上去 。在check状态停留了很长的时间 。 在check 阶段 ， ic_counter 会累加 ，并且发送给小核 ， ic_counter 应该是来指示 大核执行到第几条指令了 ， 要保证大核的速度是比小核慢的</p><p>144 位 ， |8 | 8 | 64 | 64 |</p><p>​ | pidx| index | fss|ass|</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>    <span style=color:#e06c75>outer</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>core_r_arfs_SRNode</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bundle</span>              <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>core</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>r_arfs_pidx</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>core</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>r_arfs</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>))</span>   <span style=color:#7f848e>// r_arfs_pidx (ctrl (1:0), target(2:0)， 111) 
</span></span></span></code></pre></div><p><figure class=gallery-image style=flex-grow:471;flex-basis:1131px><a href=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250406163407015.png data-size=382x81><img src=/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250406163407015.png width=382 height=81 srcset="/2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250406163407015_hu1814893054949556389.png 480w, /2025/meek%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/image-20250406163407015_hu16120639419391659399.png 1024w" loading=lazy></a></figure></p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>num_of_activated_cores</span>                     <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ghm_status_in</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>30</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>23</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 大核传递过来的 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>index</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>num_of_activated_cores</span><span style=color:#56b6c2>-</span> <span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)).</span><span style=color:#e06c75>asTypeOf</span><span style=color:#56b6c2>((</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>dontTouch</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>index</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>ghe_event</span>                                     <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>ghe_event_reg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>index</span><span style=color:#56b6c2>)</span> 
</span></span><span style=display:flex><span>    <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>to</span> <span style=color:#e06c75>params</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>number_of_little_cores</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>){</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>to</span> <span style=color:#e06c75>params</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>number_of_little_cores</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>){</span>
</span></span><span style=display:flex><span>        <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span> <span style=color:#56b6c2>&gt;</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>){</span>
</span></span><span style=display:flex><span>          <span style=color:#e06c75>u_and_gates</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span>                  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#d19a66>7.</span><span style=color:#e06c75>U</span> <span style=color:#7f848e>// 3&#39;b111
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#56b6c2>}</span> <span style=color:#c678dd>else</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>          <span style=color:#e06c75>u_and_gates</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span>                  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ghe_event_in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>,</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 小核传递过来的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>ghe_event_reg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>                             <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>u_and_gates</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><p>可以看一下check结束的条件</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>      <span style=color:#e06c75>fsm_state</span>                                 <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ic_exit_isax</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asBool</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ic_syscall</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asBool</span> <span style=color:#56b6c2>||</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>ic_counter</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>crnt_target</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&gt;=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ic_threshold</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>icsl_na</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>crnt_target</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asBool</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fsm_postcheck</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fsm_check</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#7f848e>// 1.发出了exit_isax信号 
</span></span></span><span style=display:flex><span><span style=color:#7f848e>// 2. 发出了系统调用 
</span></span></span><span style=display:flex><span><span style=color:#7f848e>// 3. ic_counter超时， 每次加的incr 就是每次执行的指令数 （不知道为什么，现在都是超时吗）
</span></span></span><span style=display:flex><span><span style=color:#7f848e>// 4. 
</span></span></span></code></pre></div><p>然后是func = 32 , doMask ,又会对ght_status_reg 进行赋值 ， 此时status = 2 , 所以此时小核那边是会有响应的 ，小核可以退出while 了</p><p>ght 和 大核有直接的连接 ， 大核每一条提交的指令,pc 都会同步到ght 里去 ，</p><p>还包括lsu store_head 和 load_head</p><p>然后是小核那边 ， 可以看一下小核的流程 ，</p><ol><li>ghe_asR() , fun = 0x01 , 就是把rs1_val 赋值给s_or_r 即 s_or_r = 1</li><li>ght_set_satp_priv ,func = 0x16 , define_monitor_target 会拉高 ， 可以赋值 ght_monitor_satp_ppn , ght_monitor_sys_mode has_monitor_target , 和 if_correct_process(发现这些module 都耦合在RocketTile里了，没有单独的GHE)</li><li>ghe_go(), func=0x40, doEvent ,赋值 ghe_event_reg 为func & 0x0f = 0 , （貌似没有什么用)</li><li>ghe_initailised , func = 51 , 赋值ghe_initialised_reg 为 func & 0x0f = 1 ,</li><li>ghe_perf_ctrl , func=76 , 赋值debug_perf_ctrl</li><li>do_recode , func=75 ， 在这个时候会把doRecord拉高，会把小核的架构寄存器复制到rsu_slave去</li><li>do_storefrommain , func = 73 , 还是通过cmdrouter传递出去的 ，</li></ol><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>record_and_store_out</span>    <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>doRecord</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>store_from_checker</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><ol><li>do_record_pc, func=64 ， 这个信息会发给小核，通过recore_pc , 此时pc_special 会保存为wb_reg_pc + 4 , 应该是在校验完成后做恢复的</li><li>ghe_rsur_status, func = 61 , doCheckRSU , 返回io.rsu_status_in , 这是 小核反馈回来的status , 是从rsu_slave 反馈回来的 ，（rsu_status_in,000) , 所以只要寄存器传输完成 ， 小核会发出 0x60</li></ol><blockquote><p>发现这里还是有一段的延时的</p></blockquote><ol><li>0x60 , doCopy ，会发送给小核的rsu_slave , 拉高 core_hang_up ，这会阻塞小核</li></ol><p>apply_snapshot 在 paste_arfs 的时候拉高 ， 在counter = 32的时候拉低 ， 此时rsu_slave会依次读取arfs_ss , 或者arfs_ss_GMode ,然后通过io写入到小核的寄存器里面去</p><ol start=2><li>jump 跳转指令 ，</li></ol><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c++ data-lang=c++><span style=display:flex><span>  <span style=color:#c678dd>while</span> (<span style=color:#e06c75>ghe_checkght_status</span>() <span style=color:#56b6c2>!=</span> <span style=color:#d19a66>0x02</span>){ 
</span></span><span style=display:flex><span>    <span style=color:#c678dd>if</span> ((<span style=color:#e06c75>ghe_rsur_status</span>() <span style=color:#56b6c2>&amp;</span> <span style=color:#d19a66>0x08</span>) <span style=color:#56b6c2>==</span> <span style=color:#d19a66>0x08</span>){ 
</span></span><span style=display:flex><span>      <span style=color:#e06c75>ROCC_INSTRUCTION</span> (<span style=color:#d19a66>1</span>, <span style=color:#d19a66>0x60</span>);
</span></span><span style=display:flex><span>      <span style=color:#e06c75>R_INSTRUCTION_JLR</span> (<span style=color:#d19a66>3</span>, <span style=color:#d19a66>0x00</span>);
</span></span><span style=display:flex><span>    }
</span></span><span style=display:flex><span>  }
</span></span><span style=display:flex><span><span style=color:#7f848e>// ghe_checkght_status , func = 0x07 ,doCheckBigStatus , 返回的就是ghe_status_reg ,这是从大核的ghe_status里传递过来的， 追溯到 大核的ght_status， 需要等到ghe_status 变成2才能进到后续的操作 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span>.<span style=color:#e06c75>ght_status_out</span>          :<span style=color:#56b6c2>=</span> <span style=color:#e06c75>Cat</span>(<span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span>, <span style=color:#e06c75>num_activated_cores</span>, <span style=color:#e06c75>ght_status_reg</span>(<span style=color:#d19a66>22</span>,<span style=color:#d19a66>0</span>)) <span style=color:#7f848e>// ghe.scala , 大核心的 
</span></span></span><span style=display:flex><span><span style=color:#7f848e>//        
</span></span></span></code></pre></div><p>在小核执行 R_INSTRUCTION_JLR (3, 0x00)的时候，小核会直接跳转到大核捕获的那个pc值 ， 此时寄存器肯定是copy完成的，因为在copy寄存器的时候小核是阻塞的</p><p>在checkmode 的时候，主要需要注意 访存是不用执行的 ，</p><p>目前看check的进行是当需要重新发送给小核信息的时候，对于原本的小核，它的arfs_if_CPS 拉不高，因为这次不是发给这个小核的，这个小核就会进入check , docheck 拉高 ，</p><p>在check mode 关闭的时候 ， 是选择扩展replay_wb 的条件，这样也能够使得pc在后续成功取指</p><p>本来wb_reg_replay的条件是dmem.s2_nack || wb_reg_replay ,</p><blockquote><p>TODO: 这样有什么用 ， mapping 建立了之后</p></blockquote><blockquote><p>tudo : 区分rvc 有什么特殊的用处</p><p>commandrouter 连接 ghe_status 那种信号基本是直连的 ， 代表小核心传递给大核心的状态也是实时的 ， boom 的 ght_status_reg 的更新是依赖于cmdRouter的，</p></blockquote><h2 id=附录>附录</h2><h3 id=参考文献>参考文献</h3><h3 id=版权信息>版权信息</h3><p>本文原载于 <a class=link href=https://vastcircle.github.io target=_blank rel=noopener>vastcircle.github.io</a>，遵循 CC BY-NC-SA 4.0 协议，复制请保留原文出处。</p></section><footer class=article-footer><section class=article-tags></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><aside class=related-contents--wrapper><h2 class=section-title>Related contents</h2><div class=related-contents><div class="flex article-list--tile"><article><a href=/2024/nbdcache/><div class=article-details><h2 class=article-title>NBDcache</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//stack.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{DISQUS&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><script>(function(e,t){var s=document,o="script",n=s.createElement(o),i=s.getElementsByTagName(o)[0];n.src=e,t&&n.addEventListener("load",function(e){t(e)}),i.parentNode.insertBefore(n,i)})("//cdn.bootcss.com/pangu/3.3.0/pangu.min.js",function(){pangu.spacingPage()})</script><section class=copyright>&copy;
2023 -
2025 <a href=https://stack-theme-mod.vercel.app/>vastcircle</a>·<i class="fas fa-bell"></i> <a id=days>0</a>Days<br>共书写了394.9k字·共 103篇文章</br><span><p></section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.2.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a><br><a href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank>© Licensed Under CC BY-NC-SA 4.0</a></section><script>var days,number_of_days,s1="2024-10-06",s1=new Date(s1.replace(/-/g,"/"));s2=new Date,days=s2.getTime()-s1.getTime(),number_of_days=parseInt(days/(1e3*60*60*24)),document.getElementById("days").innerHTML=number_of_days</script></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.css integrity="sha256-c0uckgykQ9v5k+IqViZOZKc47Jn7KQil4/MP3ySA3F8=" crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.css integrity="sha256-SBLU4vv6CA6lHsZ1XyTdhyjJxCjPif/TRkjnsyGAGnE=" crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><form action=/search/ class="search-form widget"><p><label>Search</label>
<input name=keyword required placeholder="Type something...">
<button title=Search><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg></button></p></form><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#core>core</a></li><li><a href=#rob>rob</a></li><li><a href=#lsu>lsu</a></li><li><a href=#front>front</a><ol><li><a href=#fetch-target-queue>fetch-target-queue</a></li></ol></li><li><a href=#tile>tile</a></li><li><a href=#core-1>core</a></li><li><a href=#r_rsu>R_RSU</a></li><li><a href=#r_ic>R_IC</a><ol><li><a href=#输入信号inputs><strong>输入信号（Inputs）</strong></a></li><li><a href=#输出信号outputs><strong>输出信号（Outputs）</strong></a></li><li><a href=#ctrl-的含义>ctrl 的含义</a></li><li><a href=#end-的含义>end 的含义</a></li></ol></li><li><a href=#r_rsusl>R_RSUSL</a></li><li><a href=#r_icsl>R_ICSL</a></li><li><a href=#r_lsl>R_LSL</a></li><li><a href=#ght>GHT</a><ol><li><ol><li><a href=#输入信号inputs-1><strong>输入信号（Inputs）</strong></a></li><li><a href=#输出信号outputs-1><strong>输出信号（Outputs）</strong></a></li><li><a href=#ght_filters_prfs><code>GHT_FILTERS_PRFS</code></a></li><li><a href=#ght_filter_prfs><code>GHT_FILTER_PRFS</code></a></li><li><a href=#输入信号><strong>输入信号</strong>：</a></li><li><a href=#输出信号><strong>输出信号</strong>：</a></li></ol></li><li><a href=#输入信号-inputs><strong>输入信号 (Inputs)</strong></a></li><li><a href=#输出信号-outputs><strong>输出信号 (Outputs)</strong></a></li></ol></li><li><a href=#ght_sch>ght_sch</a><ol><li><a href=#ght_sch_anyaviliable>ght_sch_anyaviliable</a></li></ol></li><li><a href=#gh_andgate>GH_ANDGATE</a></li><li><a href=#ghe>GHE</a></li><li><a href=#ghm>GHM</a></li><li><a href=#little>little</a></li><li><a href=#lazyrocc>LazyRocc</a><ol><li><a href=#rocc补充>rocc补充</a></li></ol></li><li><a href=#ght-1>GHT</a></li><li><a href=#basetile>baseTile</a></li><li><a href=#tilecore>tile/Core</a></li><li><a href=#tilerockettile>tile/RocketTile</a></li><li><a href=#subsystemconfigs>subSystem/Configs</a></li><li><a href=#subsystembustopology>subSystem/BusTopology</a></li><li><a href=#subsystemhastiles>subSystem/HasTiles</a></li><li><a href=#rocketrocketcore>rocket/rocketcore</a></li><li><a href=#rocketibuf>rocket/ibuf</a></li><li><a href=#tilefpu>tile/FPU</a></li><li><a href=#subsystem>subSystem</a></li><li><a href=#system>system</a></li><li><a href=#csr>csr</a></li><li><a href=#软件操作>软件操作</a><ol><li><a href=#小核>小核</a><ol><li><a href=#ghe_asr>ghe_asR()</a></li></ol></li></ol></li><li><a href=#meek的运行流程>meek的运行流程</a></li><li><a href=#附录>附录</a><ol><li><a href=#参考文献>参考文献</a></li><li><a href=#版权信息>版权信息</a></li></ol></li></ol></nav></div></section><section class="widget categories"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-infinity" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M9.828 9.172a4 4 0 100 5.656A10 10 0 0012 12a10 10 0 012.172-2.828 4 4 0 110 5.656A10 10 0 0112 12 10 10 0 009.828 9.172"/></svg></div><h2 class="widget-title section-title">Categories</h2><div class=widget-categories--list><div class=widget><h3 class=widget-title></h3><div class=widget-body><div class=category-list><div class=category-list-item><a href=https://VastCircle.github.io/categories/boom/ class=category-list-link>boom<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/boom%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/ class=category-list-link>boom代码阅读<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/c++/ class=category-list-link>c++<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/cache/ class=category-list-link>cache<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/chipyard/ class=category-list-link>chipyard<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/chisel/ class=category-list-link>chisel<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/cpu%E5%9F%BA%E7%A1%80/ class=category-list-link>cpu基础<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/gem5/ class=category-list-link>gem5<span class=category-list-count>5</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/gpgpu%E8%AF%BB%E4%B9%A6%E7%AC%94%E8%AE%B0/ class=category-list-link>gpgpu读书笔记<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/linux/ class=category-list-link>linux<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/prefetch/ class=category-list-link>prefetch<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/riscv/ class=category-list-link>riscv<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/rocket-chip/ class=category-list-link>rocket-chip<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/runahead/ class=category-list-link>runahead<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/ class=category-list-link>代码阅读<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%88%86%E6%94%AF%E9%A2%84%E6%B5%8B/ class=category-list-link>分支预测<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%8D%9A%E5%AE%A2%E6%90%AD%E5%BB%BA/ class=category-list-link>博客搭建<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%9F%BA%E7%A1%80%E6%A6%82%E5%BF%B5/ class=category-list-link>基础概念<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%A4%84%E7%90%86%E5%99%A8/ class=category-list-link>处理器<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E6%93%8D%E4%BD%9C%E7%B3%BB%E7%BB%9F/ class=category-list-link>操作系统<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83/ class=category-list-link>环境<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83%E6%90%AD%E5%BB%BA/ class=category-list-link>环境搭建<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/ class=category-list-link>环境配置<span class=category-list-count>5</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%BC%93%E5%AD%98%E4%B8%80%E8%87%B4%E6%80%A7/ class=category-list-link>缓存一致性<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%AE%BA%E6%96%87%E9%98%85%E8%AF%BB/ class=category-list-link>论文阅读<span class=category-list-count>17</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%AE%BF%E5%AD%98/ class=category-list-link>访存<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%B6%85%E6%A0%87%E9%87%8F%E5%A4%84%E7%90%86%E5%99%A8/ class=category-list-link>超标量处理器<span class=category-list-count>12</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E9%A6%99%E5%B1%B1/ class=category-list-link>香山<span class=category-list-count>8</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81/ class=category-list-link>香山源代码<span class=category-list-count>3</a></span></div></div></div></div></div></section><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-infinity" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M9.828 9.172a4 4 0 100 5.656A10 10 0 0012 12a10 10 0 012.172-2.828 4 4 0 110 5.656A10 10 0 0112 12 10 10 0 009.828 9.172"/></svg></div><h2 class="widget-title section-title">Archives</h2><div class=widget-archive--list><div class=archives-year><a href=/archives/#2025><span class=year>2025</span>
<span class=count>55</span></a></div><div class=archives-year><a href=/archives/#2024><span class=year>2024</span>
<span class=count>47</span></a></div></div></section><section class="widget tagCloud"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-tag" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11 3l9 9a1.5 1.5.0 010 2l-6 6a1.5 1.5.0 01-2 0L3 11V7a4 4 0 014-4h4"/><circle cx="9" cy="9" r="2"/></svg></div><h2 class="widget-title section-title">Tags</h2><div class=tagCloud-tags><a href=/tags/runahead/ class=font_size_6>Runahead
</a><a href=/tags/prefetch/ class=font_size_4>Prefetch
</a><a href=/tags/vector/ class=font_size_3>Vector
</a><a href=/tags/cache/ class=font_size_2>Cache
</a><a href=/tags/chipyard/ class=font_size_2>Chipyard
</a><a href=/tags/diplomacy/ class=font_size_2>Diplomacy
</a><a href=/tags/in-order/ class=font_size_2>In-Order
</a><a href=/tags/rocket-chip/ class=font_size_2>Rocket-Chip
</a><a href=/tags/%E5%88%86%E6%94%AF%E9%A2%84%E6%B5%8B/ class=font_size_2>分支预测
</a><a href=/tags/%E5%AF%84%E5%AD%98%E5%99%A8%E9%87%8D%E5%91%BD%E5%90%8D/ class=font_size_2>寄存器重命名</a></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.5/dist/vibrant.min.js integrity="sha256-5NovOZc4iwiAWTYIFiIM7DxKUXKWvpVEuMEPLzcm5/g=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>