//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_8,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<18>;
	.reg .b32 	%r<71>;
	.reg .f32 	%f<53>;
	.reg .b64 	%rd<22>;
	.loc	1 19 0                          // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_0];
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_1];
$L__tmp0:
	.loc	1 22 28                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:22:33
	shl.b32 	%r39, %r1, 8;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_2];
	.loc	1 23 44                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:23:44
	mov.u32 	%r40, %tid.x;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_3];
	and.b32  	%r42, %r40, 127;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_4];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_5];
	shl.b32 	%r43, %r40, 2;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_6];
	and.b32  	%r44, %r43, 252;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_12_param_7];
	.loc	1 23 23                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:23:23
	or.b32  	%r45, %r39, %r42;
	or.b32  	%r46, %r39, %r44;
	.loc	1 25 28                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:25:33
	shl.b32 	%r47, %r2, 1;
	.loc	1 26 44                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:26:44
	bfe.u32 	%r48, %r40, 6, 1;
	.loc	1 26 23                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:26:23
	or.b32  	%r49, %r47, %r48;
	.loc	1 27 21                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:27:21
	setp.lt.s32 	%p1, %r47, 2;
	setp.lt.s32 	%p8, %r49, 2;
	.loc	1 31 19                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:31:19
	bfe.s32 	%r50, %r1, 23, 1;
	shr.u32 	%r51, %r50, 24;
	add.s32 	%r52, %r46, %r51;
	.loc	1 30 19                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:30:19
	and.b32  	%r53, %r52, -256;
	sub.s32 	%r54, %r46, %r53;
	.loc	1 32 35                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:32:35
	add.s32 	%r55, %r45, %r2;
	shl.b32 	%r56, %r55, 1;
	add.s32 	%r57, %r56, 256;
	.loc	1 32 30                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:32:30
	mul.wide.s32 	%rd18, %r56, 4;
	add.s64 	%rd1, %rd10, %rd18;
	mul.wide.s32 	%rd19, %r57, 4;
	add.s64 	%rd2, %rd10, %rd19;
	.loc	1 32 42                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:32:42
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r5, %r6 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:33:30
	mul.wide.s32 	%rd20, %r47, 4;
	add.s64 	%rd3, %rd11, %rd20;
	.loc	1 33 35                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:33:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r7, %r8 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:34:30
	add.s64 	%rd4, %rd12, %rd20;
	.loc	1 34 35                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:34:35
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r9;
	mov.b32 	%f2, %r10;
	.loc	1 35 31                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:35:31
	add.s64 	%rd5, %rd13, %rd20;
	.loc	1 35 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:35:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:36:31
	add.s64 	%rd6, %rd14, %rd20;
	.loc	1 36 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:36:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:37:31
	add.s64 	%rd7, %rd15, %rd20;
	.loc	1 37 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:37:36
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r15, %r16 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 38 40                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:40
	shl.b32 	%r58, %r49, 8;
	.loc	1 38 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:36
	add.s32 	%r59, %r58, %r54;
	.loc	1 38 49                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:49
	shl.b32 	%r60, %r52, 1;
	and.b32  	%r61, %r60, -512;
	.loc	1 38 45                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:45
	add.s32 	%r62, %r59, %r61;
	.loc	1 38 31                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:31
	mul.wide.s32 	%rd21, %r62, 4;
	add.s64 	%rd8, %rd16, %rd21;
	.loc	1 38 54                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:54
	// begin inline asm
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	@%p8 ld.global.L1::evict_last.v4.b32 { %r17, %r18, %r19, %r20 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 41 18                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:41:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 42 26                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:42:26
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 38 54                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:38:54
	mov.b32 	%f7, %r20;
	mov.b32 	%f8, %r19;
	mov.b32 	%f9, %r18;
	mov.b32 	%f10, %r17;
	.loc	1 37 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:37:36
	mov.b32 	%f11, %r16;
	mov.b32 	%f12, %r15;
	.loc	1 44 18                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:44:18
	mov.b32 	%r23, %f5;
	mov.b32 	%r22, 1065353216;
	// begin inline asm
	div.full.f32 %r21, %r22, %r23;
	// end inline asm
	mov.b32 	%f13, %r21;
	mov.b32 	%r26, %f6;
	// begin inline asm
	div.full.f32 %r24, %r22, %r26;
	// end inline asm
	mov.b32 	%f14, %r24;
	.loc	1 33 35                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:33:35
	mov.b32 	%f15, %r8;
	mov.b32 	%f16, %r7;
	.loc	1 32 42                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:32:42
	mov.b32 	%f17, %r6;
	mov.b32 	%f18, %r5;
	mov.b32 	%f19, %r4;
	mov.b32 	%f20, %r3;
	.loc	1 39 18                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:39:18
	sub.f32 	%f21, %f20, %f16;
	sub.f32 	%f22, %f19, %f15;
	sub.f32 	%f23, %f18, %f16;
	sub.f32 	%f24, %f17, %f15;
	.loc	1 36 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:36:36
	mov.b32 	%f25, %r14;
	mov.b32 	%f26, %r13;
	.loc	1 35 36                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:35:36
	mov.b32 	%f27, %r12;
	mov.b32 	%f28, %r11;
	.loc	1 47 19                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:47:19
	mul.f32 	%f29, %f24, %f14;
	mul.f32 	%f30, %f23, %f13;
	mul.f32 	%f31, %f22, %f14;
	mul.f32 	%f32, %f21, %f13;
	.loc	1 49 20                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:49:20
	fma.rn.f32 	%f33, %f32, %f28, %f26;
	fma.rn.f32 	%f34, %f31, %f27, %f25;
	fma.rn.f32 	%f35, %f30, %f28, %f26;
	fma.rn.f32 	%f36, %f29, %f27, %f25;
	.loc	1 51 20                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:51:20
	setp.gt.f32 	%p14, %f36, 0f00000000;
	setp.gt.f32 	%p15, %f35, 0f00000000;
	setp.gt.f32 	%p16, %f34, 0f00000000;
	setp.gt.f32 	%p17, %f33, 0f00000000;
	.loc	1 52 20                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:52:20
	mul.f32 	%f37, %f33, %f12;
	mul.f32 	%f38, %f34, %f11;
	mul.f32 	%f39, %f35, %f12;
	mul.f32 	%f40, %f36, %f11;
	.loc	1 53 35                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:53:35
	selp.f32 	%f41, %f33, %f37, %p17;
	selp.f32 	%f42, %f34, %f38, %p16;
	selp.f32 	%f43, %f35, %f39, %p15;
	selp.f32 	%f44, %f36, %f40, %p14;
	shl.b32 	%r63, %r42, 2;
	mov.u32 	%r64, global_smem;
	add.s32 	%r27, %r64, %r63;
	mov.b32 	%r28, %f41;
	mov.pred 	%p9, -1;
	// begin inline asm
	@%p9 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r27, 1040;
	mov.b32 	%r30, %f42;
	// begin inline asm
	@%p9 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r27, 512;
	mov.b32 	%r32, %f43;
	// begin inline asm
	@%p9 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r27, 1552;
	mov.b32 	%r34, %f44;
	// begin inline asm
	@%p9 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r65, %r40, 2;
	and.b32  	%r66, %r65, 16;
	add.s32 	%r67, %r64, %r66;
	shl.b32 	%r68, %r40, 4;
	and.b32  	%r69, %r68, 2032;
	add.s32 	%r70, %r67, %r69;
	ld.shared.v4.f32 	{%f45, %f46, %f47, %f48}, [%r70];
	.loc	1 54 20                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:54:20
	add.f32 	%f49, %f45, %f10;
	add.f32 	%f50, %f46, %f9;
	add.f32 	%f51, %f47, %f8;
	add.f32 	%f52, %f48, %f7;
	.loc	1 55 25                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:55:25
	add.s64 	%rd9, %rd17, %rd21;
	.loc	1 55 55                         // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:55:55
	mov.b32 	%r35, %f49;
	mov.b32 	%r36, %f50;
	mov.b32 	%r37, %f51;
	mov.b32 	%r38, %f52;
	// begin inline asm
	@%p8 st.global.v4.b32 [ %rd9 + 0 ], { %r35, %r36, %r37, %r38 };
	// end inline asm
	.loc	1 55 4                          // cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py:55:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/f7/cf7ngmalthsp2ker5pntizg64spnndx267usywyursud5osmuwf2.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 55
.b8 110
.b8 103
.b8 109
.b8 97
.b8 108
.b8 116
.b8 104
.b8 115
.b8 112
.b8 50
.b8 107
.b8 101
.b8 114
.b8 53
.b8 112
.b8 110
.b8 116
.b8 105
.b8 122
.b8 103
.b8 54
.b8 52
.b8 115
.b8 112
.b8 110
.b8 110
.b8 100
.b8 120
.b8 50
.b8 54
.b8 55
.b8 117
.b8 115
.b8 121
.b8 119
.b8 121
.b8 117
.b8 114
.b8 115
.b8 117
.b8 100
.b8 53
.b8 111
.b8 115
.b8 109
.b8 117
.b8 119
.b8 102
.b8 50
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 55
.b8 0
	}
	.section	.debug_macinfo	{	}
