// Seed: 326888198
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_14 = ~id_5;
  id_16(
      1'b0 + id_4, 1, id_8
  );
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    output supply0 id_5,
    input wire id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    output wand id_14
    , id_25,
    input tri id_15,
    input tri0 id_16,
    output tri id_17
    , id_26,
    output wor id_18,
    input supply0 id_19,
    output supply0 id_20,
    input supply1 id_21,
    input supply1 id_22,
    output wire id_23
);
  module_0(
      id_25,
      id_26,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25,
      id_26
  );
  integer id_27;
endmodule
