;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <0
	MOV -1, <-20
	SPL 0, <922
	ADD @3, 0
	DJN @-1, #-20
	SUB @111, 143
	SUB 3, 222
	SUB 3, 222
	SUB 3, 222
	SUB @111, 143
	SUB 10, 9
	SUB 70, @12
	SUB @127, 100
	SUB @127, 100
	SUB 3, 222
	SUB 21, 0
	MOV -1, <-20
	SUB @127, 106
	ADD @3, 0
	ADD @3, 0
	SUB @-0, @330
	SUB 10, 9
	ADD @3, 0
	SUB 3, 222
	SUB 0, @12
	SUB 10, 9
	CMP @111, 143
	ADD #270, <1
	ADD #270, 0
	ADD #270, 0
	SUB 10, 9
	SUB @-127, 100
	SLT #270, 0
	CMP 10, 9
	SUB 3, 222
	SUB @127, 100
	SUB @181, 303
	SPL 0, <922
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <922
	CMP -207, <-120
	SPL 0, <922
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
