// Seed: 2027718660
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  assign id_1 = 1;
  assign id_0[1'b0 : 1'b0] = id_3#(
      .id_3(id_3),
      .id_3(id_2)
  );
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_1 = 1;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1 ps
