I 000049 55 1019          1556695275950 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556695275951 2019.05.01 03:21:15)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code d6d2d684d48186c0d283c48fd1d1d5d1d3d0d4d1d2)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000051 55 2708          1556695275962 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556695275963 2019.05.01 03:21:15)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code e5e1e0b6e4b3b2f0b7b4f2bce2e3e3e2e7e3e0e2e4)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((clk)(clk))
			((pos)(_code 0))
			((rst_bar)(reset_bar))
			((sig)(load_freq))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556695275968 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556695275969 2019.05.01 03:21:15)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code e5e1e0b6e4b3b2f0b0e7f2bce2e3e3e2e7e3e0e2e4)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1108          1556695275926 edgy
(_unit VHDL(edge_det 0 24(edgy 0 34))
	(_version vde)
	(_time 1556695275927 2019.05.01 03:21:15)
	(_source(\./../compile/edge_det.vhd\))
	(_parameters tan)
	(_code c6c2c293c49195d0c5c1809c93c0c3c1c2c0c3c0c2)
	(_ent
		(_time 1556695275924)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int pos -1 0 27(_ent(_in))))
		(_port(_int rst_bar -1 0 28(_ent(_in)(_event))))
		(_port(_int sig -1 0 29(_ent(_in))))
		(_port(_int sig_edge -1 0 30(_ent(_out))))
		(_type(_int state 0 37(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int next_state 0 0 43(_arch(_uni))))
		(_sig(_int present_state 0 0 44(_arch(_uni))))
		(_prcs
			(nxt_state(_arch 0 0 50(_prcs(_simple)(_trgt(5))(_sens(6)(3))(_read(1)))))
			(outputs(_arch 1 0 98(_prcs(_simple)(_trgt(4))(_sens(6)))))
			(state_reg(_arch 2 0 109(_prcs(_trgt(6))(_sens(0)(2)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556695275920 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556695275921 2019.05.01 03:21:15)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code b6b2b1e3b2e1e7a1b6e0a3ece2b0e3b0b5b1bfb3e0)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556695275935 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556695275936 2019.05.01 03:21:15)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code c6c3c793c89193d1c0c6d39fc1c0c7c0c5c0c5c1c3)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556695275943 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556695275944 2019.05.01 03:21:15)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code d6d3d784d88183c1d3d4c38fd1d0d7d0d5d0d5d1d3)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000052 55 3870          1556695275956 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556695275957 2019.05.01 03:21:15)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code e5e0e7b6e9b2e4f3e2b4a3beb0e3e4e3e7e3b6e3e0)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
V 000051 55 1336          1556695592581 Behavioral
(_unit VHDL(sqwave 0 26(behavioral 0 31))
	(_version vde)
	(_time 1556695592582 2019.05.01 03:26:32)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code b6e7b3e3b1e0e5a0b5b9a0ece2b1b5b1b7b1b1b0b7)
	(_ent
		(_time 1556695153440)
	)
	(_object
		(_port(_int clk -1 0 27(_ent(_in)(_event))))
		(_port(_int rst -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_out 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int counter 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int div 2 0 33(_arch(_uni))))
		(_sig(_int clkdiv -1 0 34(_arch(_uni)(_event))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_read(4)))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(3))(_sens(5))(_read(3)(1)))))
			(line__54(_arch 2 0 54(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1100          1556700395340 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700395341 2019.05.01 04:46:35)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 17124410144044011712514d421112101311121113)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700395351 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700395352 2019.05.01 04:46:35)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 26237623227177312670337c7220732025212f2370)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700395358 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700395359 2019.05.01 04:46:35)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 26227022287173312024337f212027202520252123)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700395366 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700395367 2019.05.01 04:46:35)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 36326033386163213334236f313037303530353133)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700395374 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700395375 2019.05.01 04:46:35)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 45401247441215534110571c424246424043474241)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700395380 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700395381 2019.05.01 04:46:35)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 45411047491244534214031e104344434743164340)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700395386 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700395387 2019.05.01 04:46:35)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 45401747441312501714521c424343424743404244)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700395392 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700395393 2019.05.01 04:46:35)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 55500756540302400057420c525353525753505254)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556700423449 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700423450 2019.05.01 04:47:03)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code e4b3b2b7e4b3b7f2e4e1a2beb1e2e1e3e0e2e1e2e0)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700423459 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700423460 2019.05.01 04:47:03)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code f4a3a1a5f2a3a5e3f4a2e1aea0f2a1f2f7f3fdf1a2)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700423467 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700423468 2019.05.01 04:47:03)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code f4a2a7a4f8a3a1e3f2f6e1adf3f2f5f2f7f2f7f3f1)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2))(_mon)(_read(7(_range 5))(3)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700423475 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700423476 2019.05.01 04:47:03)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 03555705085456140601165a040502050005000406)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700423482 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700423483 2019.05.01 04:47:03)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 03545605045453150756115a040400040605010407)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700423489 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700423490 2019.05.01 04:47:03)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 134544141944120514425548461512151115401516)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700423495 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700423496 2019.05.01 04:47:03)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 13444314144544064142044a141515141115161412)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700423502 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700423503 2019.05.01 04:47:03)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 13444314144544064611044a141515141115161412)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1544          1556700423509 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556700423510 2019.05.01 04:47:03)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 227475272174713421743478762521252325252423)
	(_ent
		(_time 1556700395396)
	)
	(_object
		(_gen(_int a -1 0 27 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 28 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 35(_ent(_out))))
		(_cnst(_int max -3 0 41(_arch((i 16383)))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 42(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 43(_scalar (_to i 0 c 4))))
		(_sig(_int count 3 0 43(_arch(_uni))))
		(_sig(_int high -2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_trgt(5)(6))(_sens(0)(1)(5)(2))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 5 -1)
)
I 000045 55 1100          1556700628398 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700628399 2019.05.01 04:50:28)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 6d383c6d3d3a3e7b6d682b37386b686a696b686b69)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700628411 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700628412 2019.05.01 04:50:28)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 6d383f6c3b3a3c7a6d3b7837396b386b6e6a64683b)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700628419 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700628420 2019.05.01 04:50:28)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 7d29297c212a286a7b7f68247a7b7c7b7e7b7e7a78)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2))(_mon)(_read(7(_range 5))(3)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700628427 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700628428 2019.05.01 04:50:28)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 8dd9d983d1dad89a888f98d48a8b8c8b8e8b8e8a88)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700628434 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700628435 2019.05.01 04:50:28)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 8dd8d883dddadd9b89d89fd48a8a8e8a888b8f8a89)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700628441 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700628442 2019.05.01 04:50:28)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 8dd9da83d0da8c9b8adccbd6d88b8c8b8f8bde8b88)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700628447 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700628448 2019.05.01 04:50:28)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 9cc9cc93cbcacb89cecd8bc59b9a9a9b9e9a999b9d)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700628454 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700628455 2019.05.01 04:50:28)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 9cc9cc93cbcacb89c99e8bc59b9a9a9b9e9a999b9d)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1495          1556700628461 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556700628462 2019.05.01 04:50:28)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code acf8fbfafefaffbaafa2baf6f8abafabadababaaad)
	(_ent
		(_time 1556700628459)
	)
	(_object
		(_gen(_int a -1 0 27 \5\ (_ent gms((i 5)))))
		(_gen(_int m -1 0 28 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 41(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 42(_scalar (_to i 0 c 4))))
		(_sig(_int count 3 0 42(_arch(_uni))))
		(_sig(_int high -2 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_trgt(5)(6))(_sens(0)(1)(5)(2))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 5 -1)
)
I 000045 55 1100          1556700820053 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700820054 2019.05.01 04:53:40)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 06525200045155100603405c530003010200030002)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700820064 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700820065 2019.05.01 04:53:40)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 06525101025157110650135c5200530005010f0350)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700820071 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700820072 2019.05.01 04:53:40)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 16434711184143011014034f111017101510151113)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700820079 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700820080 2019.05.01 04:53:40)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 16434711184143011314034f111017101510151113)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700820086 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700820087 2019.05.01 04:53:40)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 25717521247275332170377c222226222023272221)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700820092 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700820093 2019.05.01 04:53:40)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 25707721297224332274637e702324232723762320)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700820098 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700820099 2019.05.01 04:53:40)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 35616030346362206764226c323333323733303234)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700820105 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700820106 2019.05.01 04:53:40)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 35616030346362206037226c323333323733303234)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556700850513 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700850514 2019.05.01 04:54:10)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code fbfefeabadaca8edfbfebda1aefdfefcfffdfefdff)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700850524 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700850525 2019.05.01 04:54:10)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 0b0e0c0c5b5c5a1c0b5d1e515f0d5e0d080c020e5d)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700850532 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700850533 2019.05.01 04:54:10)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 0b0f0a0d515c5e1c0d091e520c0d0a0d080d080c0e)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700850540 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700850541 2019.05.01 04:54:10)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 1a1e1b1d434d4f0d1f180f431d1c1b1c191c191d1f)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700850547 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700850548 2019.05.01 04:54:10)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 1a1f1a1d4f4d4a0c1e4f08431d1d191d1f1c181d1e)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700850554 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700850555 2019.05.01 04:54:10)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 2a2e282e727d2b3c2d7b6c717f2c2b2c282c792c2f)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700850560 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700850561 2019.05.01 04:54:10)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 2a2f2f2e7f7c7d3f787b3d732d2c2c2d282c2f2d2b)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700850566 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700850567 2019.05.01 04:54:10)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 2a2f2f2e7f7c7d3f7f283d732d2c2c2d282c2f2d2b)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556700894800 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700894801 2019.05.01 04:54:54)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code f4a6a5a4f4a3a7e2f4f1b2aea1f2f1f3f0f2f1f2f0)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700894810 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700894811 2019.05.01 04:54:54)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 04565703025355130452115e5002510207030d0152)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700894818 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700894819 2019.05.01 04:54:54)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 04575102085351130206115d030205020702070301)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700894826 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700894827 2019.05.01 04:54:54)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 14474113184341031116014d131215121712171311)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700894833 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700894834 2019.05.01 04:54:54)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 14464013144344021041064d131317131112161310)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700894840 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700894841 2019.05.01 04:54:54)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 237075272974223524726578762522252125702526)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700894846 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700894847 2019.05.01 04:54:54)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 23717227247574367172347a242525242125262422)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700894853 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700894854 2019.05.01 04:54:54)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 33616236346564266631246a343535343135363432)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556700919356 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700919357 2019.05.01 04:55:19)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code e7e2b6b4e4b0b4f1e7e2a1bdb2e1e2e0e3e1e2e1e3)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700919367 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700919368 2019.05.01 04:55:19)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code e7e2b5b5e2b0b6f0e7b1f2bdb3e1b2e1e4e0eee2b1)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700919375 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700919376 2019.05.01 04:55:19)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code f7f3a3a7f8a0a2e0f1f5e2aef0f1f6f1f4f1f4f0f2)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700919383 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700919384 2019.05.01 04:55:19)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code f7f3a3a7f8a0a2e0f2f5e2aef0f1f6f1f4f1f4f0f2)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700919391 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700919392 2019.05.01 04:55:19)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 06035200045156100253145f010105010300040102)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700919398 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700919399 2019.05.01 04:55:19)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 06025000095107100157405d530007000400550003)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700919405 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700919406 2019.05.01 04:55:19)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 16134711144041034447014f111010111410131117)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700919412 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700919413 2019.05.01 04:55:19)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 16134711144041034314014f111010111410131117)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556700992253 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556700992254 2019.05.01 04:56:32)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code a2a1f6f5a4f5f1b4a2a7e4f8f7a4a7a5a6a4a7a4a6)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556700992264 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556700992265 2019.05.01 04:56:32)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code a2a1f5f4a2f5f3b5a2f4b7f8f6a4f7a4a1a5aba7f4)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556700992272 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556700992273 2019.05.01 04:56:32)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code b1b3e0e5b8e6e4a6b7b3a4e8b6b7b0b7b2b7b2b6b4)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556700992280 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556700992281 2019.05.01 04:56:32)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code b1b3e0e5b8e6e4a6b4b3a4e8b6b7b0b7b2b7b2b6b4)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556700992287 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556700992288 2019.05.01 04:56:32)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code c1c29194c49691d7c594d398c6c6c2c6c4c7c3c6c5)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556700992294 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556700992295 2019.05.01 04:56:32)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code c1c39394c996c0d7c690879a94c7c0c7c3c792c7c4)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556700992300 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556700992301 2019.05.01 04:56:32)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code d0d38582d48687c58281c789d7d6d6d7d2d6d5d7d1)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556700992307 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556700992308 2019.05.01 04:56:32)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code d0d38582d48687c585d2c789d7d6d6d7d2d6d5d7d1)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556701078704 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701078705 2019.05.01 04:57:58)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 47101145441014514742011d124142404341424143)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701078715 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701078716 2019.05.01 04:57:58)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 57000255520006405701420d0351025154505e5201)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701078723 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701078724 2019.05.01 04:57:58)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 57010454580002405155420e505156515451545052)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701078731 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701078732 2019.05.01 04:57:58)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 66303566683133716364733f616067606560656163)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701078738 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701078739 2019.05.01 04:57:58)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 66313466643136706233743f616165616360646162)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701078745 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701078746 2019.05.01 04:57:58)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 76202677792177607127302d237077707470257073)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701078751 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701078752 2019.05.01 04:57:58)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 76212177742021632427612f717070717470737177)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701078758 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701078759 2019.05.01 04:57:58)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 86d1d18884d0d193d38491df818080818480838187)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556701136585 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701136586 2019.05.01 04:58:56)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 5a540a590f0d094c5a5f1c000f5c5f5d5e5c5f5c5e)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701136595 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701136596 2019.05.01 04:58:56)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 6a64396b393d3b7d6a3c7f303e6c3f6c696d636f3c)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701136602 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701136603 2019.05.01 04:58:56)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 6a653f6a333d3f7d6c687f336d6c6b6c696c696d6f)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701136610 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701136611 2019.05.01 04:58:56)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 79762c78782e2c6e7c7b6c207e7f787f7a7f7a7e7c)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701136618 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701136619 2019.05.01 04:58:56)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 79772d78742e296f7d2c6b207e7e7a7e7c7f7b7e7d)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701136624 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701136625 2019.05.01 04:58:56)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 8986df8789de889f8ed8cfd2dc8f888f8b8fda8f8c)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701136630 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701136631 2019.05.01 04:58:56)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 8987d88784dfde9cdbd89ed08e8f8f8e8b8f8c8e88)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701136637 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701136638 2019.05.01 04:58:56)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 9997c89694cfce8ccc9b8ec09e9f9f9e9b9f9c9e98)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1847          1556701136644 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701136645 2019.05.01 04:58:56)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 9996cf9791cfca8f9ccc8fc3cd9e9a9e989e9e9f98)
	(_ent
		(_time 1556701078762)
	)
	(_object
		(_gen(_int a -1 0 27 \5\ (_ent gms((i 5)))))
		(_gen(_int m -1 0 28 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -2((_dto i 5 i 0)))))
		(_sig(_int s 2 0 62(_arch(_uni))))
		(_cnst(_int CLOCK_DIVIDER -3 0 63(_arch((i 1000000)))))
		(_type(_int ~INTEGER~range~0~to~CLOCK_DIVIDER-1~13 0 64(_scalar (_to i 0 i 999999))))
		(_sig(_int clock_divide_counter 3 0 64(_arch(_uni((i 0))))))
		(_sig(_int one_hz_pulse -2 0 65(_arch(_uni((i 2))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs(_simple)(_trgt(5)(6))(_sens(0))(_read(5)))))
			(line__80(_arch 1 0 80(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(4)(6)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33751811 771)
	)
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556701240443 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701240444 2019.05.01 05:00:40)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 0d090c0b5d5a5e1b0d084b57580b080a090b080b09)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701240454 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701240455 2019.05.01 05:00:40)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 0d090f0a5b5a5c1a0d5b1857590b580b0e0a04085b)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701240462 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701240463 2019.05.01 05:00:40)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 1d18191a414a480a1b1f08441a1b1c1b1e1b1e1a18)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701240470 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701240471 2019.05.01 05:00:40)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 1d18191a414a480a181f08441a1b1c1b1e1b1e1a18)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701240478 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701240479 2019.05.01 05:00:40)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 2d2928297d7a7d3b29783f742a2a2e2a282b2f2a29)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701240485 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701240486 2019.05.01 05:00:40)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 2d282a29707a2c3b2a7c6b76782b2c2b2f2b7e2b28)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701240491 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701240492 2019.05.01 05:00:40)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 3c383c396b6a6b296e6d2b653b3a3a3b3e3a393b3d)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701240498 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701240499 2019.05.01 05:00:40)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 3c383c396b6a6b29693e2b653b3a3a3b3e3a393b3d)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1847          1556701240508 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701240509 2019.05.01 05:00:40)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 4c494b4f1e1a1f5a49195a16184b4f4b4d4b4b4a4d)
	(_ent
		(_time 1556701240506)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62(_array -2((_dto i 5 i 0)))))
		(_sig(_int s 2 0 62(_arch(_uni))))
		(_cnst(_int CLOCK_DIVIDER -3 0 63(_arch((i 1000000)))))
		(_type(_int ~INTEGER~range~0~to~CLOCK_DIVIDER-1~13 0 64(_scalar (_to i 0 i 999999))))
		(_sig(_int clock_divide_counter 3 0 64(_arch(_uni((i 0))))))
		(_sig(_int one_hz_pulse -2 0 65(_arch(_uni((i 2))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs(_simple)(_trgt(5)(6))(_sens(0))(_read(5)))))
			(line__80(_arch 1 0 80(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(4)(6)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33751811 771)
	)
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556701246832 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701246833 2019.05.01 05:00:46)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 04015502045357120401425e510201030002010200)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701246843 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701246844 2019.05.01 05:00:46)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 04015603025355130452115e5002510207030d0152)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701246851 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701246852 2019.05.01 05:00:46)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 14104013184341031216014d131215121712171311)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701246861 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701246862 2019.05.01 05:00:46)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 14104013184341031116014d131215121712171311)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701246868 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701246869 2019.05.01 05:00:46)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 23267627247473352776317a242420242625212427)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701246875 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701246876 2019.05.01 05:00:46)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 232774272974223524726578762522252125702526)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701246882 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701246883 2019.05.01 05:00:46)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 33366336346564266162246a343535343135363432)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701246889 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701246890 2019.05.01 05:00:46)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 33366336346564266631246a343535343135363432)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1849          1556701246896 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701246897 2019.05.01 05:00:46)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 434714404115105546165519174440444244444542)
	(_ent
		(_time 1556701240505)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 62(_array -2((_dto c 4 i 0)))))
		(_sig(_int s 2 0 62(_arch(_uni))))
		(_cnst(_int CLOCK_DIVIDER -3 0 63(_arch((i 1000000)))))
		(_type(_int ~INTEGER~range~0~to~CLOCK_DIVIDER-1~13 0 64(_scalar (_to i 0 i 999999))))
		(_sig(_int clock_divide_counter 3 0 64(_arch(_uni((i 0))))))
		(_sig(_int one_hz_pulse -2 0 65(_arch(_uni((i 2))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs(_simple)(_trgt(5)(6))(_sens(0))(_read(5)))))
			(line__80(_arch 1 0 80(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(4)(6)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33751811 771)
	)
	(_model . squareWavy 5 -1)
)
I 000045 55 1100          1556701289478 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701289479 2019.05.01 05:01:29)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 95c6939a94c2c6839590d3cfc09390929193909391)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701289488 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701289489 2019.05.01 05:01:29)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 95c6909b92c2c48295c380cfc193c09396929c90c3)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701289498 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701289499 2019.05.01 05:01:29)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code a4f6a7f3a8f3f1b3a2a6b1fda3a2a5a2a7a2a7a3a1)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701289507 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701289508 2019.05.01 05:01:29)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code b4e6b7e0b8e3e1a3b1b6a1edb3b2b5b2b7b2b7b3b1)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701289515 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701289516 2019.05.01 05:01:29)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code b4e7b6e0b4e3e4a2b0e1a6edb3b3b7b3b1b2b6b3b0)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701289522 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701289523 2019.05.01 05:01:29)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code c496c491c993c5d2c395829f91c2c5c2c6c297c2c1)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701289529 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701289530 2019.05.01 05:01:29)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code c497c391c49293d19695d39dc3c2c2c3c6c2c1c3c5)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701289536 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701289537 2019.05.01 05:01:29)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code c497c391c49293d191c6d39dc3c2c2c3c6c2c1c3c5)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1846          1556701289545 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701289546 2019.05.01 05:01:29)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code d381d380d18580c5d686c58987d4d0d4d2d4d4d5d2)
	(_ent
		(_time 1556701289543)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int q 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 62(_array -2((_dto c 4 i 0)))))
		(_sig(_int s 2 0 62(_arch(_uni))))
		(_cnst(_int CLOCK_DIVIDER -3 0 63(_arch((i 1000000)))))
		(_type(_int ~INTEGER~range~0~to~CLOCK_DIVIDER-1~13 0 64(_scalar (_to i 0 i 999999))))
		(_sig(_int clock_divide_counter 3 0 64(_arch(_uni((i 0))))))
		(_sig(_int one_hz_pulse -2 0 65(_arch(_uni((i 2))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs(_simple)(_trgt(5)(6))(_sens(0))(_read(5)))))
			(line__80(_arch 1 0 80(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(4)(6)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33751811 771)
	)
	(_model . squareWavy 5 -1)
)
I 000045 55 1100          1556701484519 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701484520 2019.05.01 05:04:44)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 5c0e0d5f0b0b0f4a5c591a06095a595b585a595a58)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701484530 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701484531 2019.05.01 05:04:44)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 6c3e3e6d3d3b3d7b6c3a7936386a396a6f6b65693a)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701484539 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701484540 2019.05.01 05:04:44)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 7c2f287d272b296b7a7e69257b7a7d7a7f7a7f7b79)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701484548 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701484549 2019.05.01 05:04:44)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 7c2f287d272b296b797e69257b7a7d7a7f7a7f7b79)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701484555 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701484556 2019.05.01 05:04:44)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 8bd9de85dddcdb9d8fde99d28c8c888c8e8d898c8f)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701484561 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701484562 2019.05.01 05:04:44)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 8bd8dc85d0dc8a9d8cdacdd0de8d8a8d898dd88d8e)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701484568 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701484569 2019.05.01 05:04:44)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 9bc9cb94cdcdcc8ec9ca8cc29c9d9d9c999d9e9c9a)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701484575 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701484576 2019.05.01 05:04:44)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 9bc9cb94cdcdcc8ece998cc29c9d9d9c999d9e9c9a)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556701497551 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701497552 2019.05.01 05:04:57)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 44434146441317524441021e114241434042414240)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701497562 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701497563 2019.05.01 05:04:57)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 5354555152040244530546090755065550545a5605)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701497570 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701497571 2019.05.01 05:04:57)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 63656363683436746561763a646562656065606466)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701497579 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701497580 2019.05.01 05:04:57)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 63656363683436746661763a646562656065606466)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701497586 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701497587 2019.05.01 05:04:57)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 72757373742522647627602b757571757774707576)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701497592 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701497593 2019.05.01 05:04:57)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 727471737925736475233429277473747074217477)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701497598 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701497599 2019.05.01 05:04:57)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 72757673742425672023652b757474757074777573)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701497605 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701497606 2019.05.01 05:04:57)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 8285868c84d4d597d78095db858484858084878583)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1401          1556701497611 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701497612 2019.05.01 05:04:57)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 8284818d81d4d19481d794d8d68581858385858483)
	(_ent
		(_time 1556701497609)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 41(_array -2((_dto c 2 i 0)))))
		(_sig(_int temp 1 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 42(_scalar (_to i 0 c 3))))
		(_sig(_int count 2 0 42(_arch(_uni))))
		(_sig(_int high -2 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(5)(6))(_sens(0)(1))(_mon)(_read(2)(5)(6)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556701531939 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701531940 2019.05.01 05:05:31)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 9a959995cfcdc98c9a9fdcc0cf9c9f9d9e9c9f9c9e)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701531951 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701531952 2019.05.01 05:05:31)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code aaa5aafcf9fdfbbdaafcbff0feacffaca9ada3affc)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701531958 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701531959 2019.05.01 05:05:31)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code aaa4acfdf3fdffbdaca8bff3adacabaca9aca9adaf)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701531967 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701531968 2019.05.01 05:05:31)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code b9b7bfedb8eeecaebcbbace0bebfb8bfbabfbabebc)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701531974 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701531975 2019.05.01 05:05:31)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code b9b6beedb4eee9afbdecabe0bebebabebcbfbbbebd)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701531980 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701531981 2019.05.01 05:05:31)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code c9c7cc9cc99ec8dfce988f929ccfc8cfcbcf9acfcc)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701531987 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701531988 2019.05.01 05:05:31)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code c9c6cb9cc49f9edc9b98de90cecfcfcecbcfcccec8)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701531993 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701531994 2019.05.01 05:05:31)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code c9c6cb9cc49f9edc9ccbde90cecfcfcecbcfcccec8)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1276          1556701532000 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701532001 2019.05.01 05:05:31)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code d9d7dc8ad18f8acfda8fcf838ddedaded8dededfd8)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 3 -1)
)
I 000045 55 1100          1556701773665 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701773666 2019.05.01 05:09:33)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code d1d3d283d48682c7d1d4978b84d7d4d6d5d7d4d7d5)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701773676 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701773677 2019.05.01 05:09:33)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code d1d3d182d28680c6d187c48b85d784d7d2d6d8d487)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701773684 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701773685 2019.05.01 05:09:33)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code e1e2e7b2e8b6b4f6e7e3f4b8e6e7e0e7e2e7e2e6e4)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701773692 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701773693 2019.05.01 05:09:33)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code e1e2e7b2e8b6b4f6e4e3f4b8e6e7e0e7e2e7e2e6e4)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701773700 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701773701 2019.05.01 05:09:33)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code f0f2f7a0f4a7a0e6f4a5e2a9f7f7f3f7f5f6f2f7f4)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701773707 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701773708 2019.05.01 05:09:33)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code f0f3f5a0f9a7f1e6f7a1b6aba5f6f1f6f2f6a3f6f5)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701773713 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701773714 2019.05.01 05:09:33)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 000203060456571552511759070606070206050701)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701773720 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701773721 2019.05.01 05:09:33)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 000203060456571555021759070606070206050701)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1276          1556701773727 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701773728 2019.05.01 05:09:33)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 0f0c0b0858595c190c5919555b080c080e0808090e)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5)(3))(_sens(0)(1))(_mon)(_read(4)(5)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 3 -1)
)
I 000045 55 1100          1556701820931 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701820932 2019.05.01 05:10:20)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 633330636434307563662539366566646765666567)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701820942 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701820943 2019.05.01 05:10:20)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 7323237372242264732566292775267570747a7625)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701820949 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701820950 2019.05.01 05:10:20)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 82d3d48c88d5d795848097db858483848184818587)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701820958 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701820959 2019.05.01 05:10:20)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 82d3d48c88d5d795878097db858483848184818587)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701820967 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701820968 2019.05.01 05:10:20)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 92c2c59d94c5c28496c780cb959591959794909596)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701820975 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701820976 2019.05.01 05:10:20)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 92c3c79d99c5938495c3d4c9c79493949094c19497)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701820983 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701820984 2019.05.01 05:10:20)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code a1f1f3f6a4f7f6b4f3f0b6f8a6a7a7a6a3a7a4a6a0)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701820992 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701820993 2019.05.01 05:10:20)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code a1f1f3f6a4f7f6b4f4a3b6f8a6a7a7a6a3a7a4a6a0)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1289          1556701821000 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701821001 2019.05.01 05:10:20)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code b1e0e4e4b1e7e2a7b2e7a7ebe5b6b2b6b0b6b6b7b0)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4)(5)(3))(_sens(0)(1)(4)(5)(2))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 3 -1)
)
I 000045 55 1100          1556701889029 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701889030 2019.05.01 05:11:29)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 70767c71742723667075362a257675777476757674)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701889039 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701889040 2019.05.01 05:11:29)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 70767f70722721677026652a247625767377797526)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701889047 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701889048 2019.05.01 05:11:29)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 8087898e88d7d597868295d9878681868386838785)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701889056 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701889057 2019.05.01 05:11:29)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 8087898e88d7d597858295d9878681868386838785)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701889063 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701889064 2019.05.01 05:11:29)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 9096989f94c7c08694c582c9979793979596929794)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701889069 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701889070 2019.05.01 05:11:29)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 90979a9f99c7918697c1d6cbc59691969296c39695)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701889075 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701889076 2019.05.01 05:11:29)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 9f999290cdc9c88acdce88c6989999989d999a989e)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701889082 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701889083 2019.05.01 05:11:29)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 9f999290cdc9c88aca9d88c6989999989d999a989e)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556701907572 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701907573 2019.05.01 05:11:47)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code d4d7d086d48387c2d4d1928e81d2d1d3d0d2d1d2d0)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701907583 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701907584 2019.05.01 05:11:47)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code e3e0e4b1e2b4b2f4e3b5f6b9b7e5b6e5e0e4eae6b5)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701907590 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701907591 2019.05.01 05:11:47)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code e3e1e2b0e8b4b6f4e5e1f6bae4e5e2e5e0e5e0e4e6)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2))(_mon)(_read(7(_range 5))(3)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701907598 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701907599 2019.05.01 05:11:47)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code f3f1f2a3f8a4a6e4f6f1e6aaf4f5f2f5f0f5f0f4f6)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701907606 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701907607 2019.05.01 05:11:47)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code f3f0f3a3f4a4a3e5f7a6e1aaf4f4f0f4f6f5f1f4f7)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701907612 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701907613 2019.05.01 05:11:47)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 020003040955031405534459570403040004510407)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701907619 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701907620 2019.05.01 05:11:47)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 02010404045455175053155b050404050004070503)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701907626 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701907627 2019.05.01 05:11:47)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 12111415144445074710054b151414151014171513)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1241          1556701907633 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701907634 2019.05.01 05:11:47)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 1210131411444104111c0448461511151315151413)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 3 -1)
)
I 000045 55 1100          1556701919470 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701919471 2019.05.01 05:11:59)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 56585355540105405653100c035053515250535052)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701919480 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701919481 2019.05.01 05:11:59)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 56585054520107415600430c0250035055515f5300)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701919488 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701919489 2019.05.01 05:11:59)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 656a6565683230726367703c626364636663666260)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701919497 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701919498 2019.05.01 05:11:59)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 656a6565683230726067703c626364636663666260)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701919504 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701919505 2019.05.01 05:11:59)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 757b7474742225637120672c727276727073777271)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701919512 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701919513 2019.05.01 05:11:59)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 757a7674792274637224332e207374737773267370)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701919518 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701919519 2019.05.01 05:11:59)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 858b818b84d3d290d7d492dc828383828783808284)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701919525 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701919526 2019.05.01 05:11:59)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 858b818b84d3d290d08792dc828383828783808284)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1241          1556701919532 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701919533 2019.05.01 05:11:59)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 949b979a91c2c782979a82cec09397939593939295)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 3 -1)
)
I 000045 55 1100          1556701936539 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556701936540 2019.05.01 05:12:16)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code fca9fbacababafeafcf9baa6a9faf9fbf8faf9faf8)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556701936550 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556701936551 2019.05.01 05:12:16)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 0c59090b5d5b5d1b0c5a1956580a590a0f0b05095a)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556701936557 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556701936558 2019.05.01 05:12:16)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 0c580f0a575b591b0a0e19550b0a0d0a0f0a0f0b09)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556701936566 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556701936567 2019.05.01 05:12:16)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 1c481f1b474b490b191e09451b1a1d1a1f1a1f1b19)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556701936574 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556701936575 2019.05.01 05:12:16)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 1c491e1b4b4b4c0a18490e451b1b1f1b191a1e1b18)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556701936581 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556701936582 2019.05.01 05:12:16)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 2b7f2b2f707c2a3d2c7a6d707e2d2a2d292d782d2e)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556701936587 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556701936588 2019.05.01 05:12:16)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 2b7e2c2f7d7d7c3e797a3c722c2d2d2c292d2e2c2a)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556701936594 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556701936595 2019.05.01 05:12:16)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 3b6e3c3e6d6d6c2e6e392c623c3d3d3c393d3e3c3a)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1241          1556701936601 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556701936602 2019.05.01 05:12:16)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 3b6f3b3f686d682d38352d616f3c383c3a3c3c3d3a)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 3 -1)
)
I 000045 55 1100          1556702668963 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702668964 2019.05.01 05:24:28)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code e3b0b0b0e4b4b0f5e3e6a5b9b6e5e6e4e7e5e6e5e7)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702668978 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702668979 2019.05.01 05:24:28)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code f3a0a3a2f2a4a2e4f3a5e6a9a7f5a6f5f0f4faf6a5)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702668986 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702668987 2019.05.01 05:24:28)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code f3a1a5a3f8a4a6e4f5f1e6aaf4f5f2f5f0f5f0f4f6)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702668994 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702668995 2019.05.01 05:24:28)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 02530204085557150700175b050403040104010507)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702669002 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702669003 2019.05.01 05:24:29)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 02520304045552140657105b050501050704000506)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702669008 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702669009 2019.05.01 05:24:29)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 124311151945130415435449471413141014411417)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702669015 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702669016 2019.05.01 05:24:29)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 12421615144445074043054b151414151014171513)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702669022 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702669023 2019.05.01 05:24:29)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 12421615144445074710054b151414151014171513)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556702683429 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702683430 2019.05.01 05:24:43)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 585c555b540f0b4e585d1e020d5e5d5f5c5e5d5e5c)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702683438 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702683439 2019.05.01 05:24:43)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 686c6669623f397f683e7d323c6e3d6e6b6f616d3e)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702683445 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702683446 2019.05.01 05:24:43)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 77727f76782022607175622e707176717471747072)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702683453 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702683454 2019.05.01 05:24:43)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 77727f76782022607275622e707176717471747072)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702683460 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702683461 2019.05.01 05:24:43)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 77737e76742027617322652e707074707271757073)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702683466 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702683467 2019.05.01 05:24:43)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 87828c8989d0869180d6c1dcd28186818581d48182)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702683472 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702683473 2019.05.01 05:24:43)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 87838b8984d1d092d5d690de808181808581828086)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702683478 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702683479 2019.05.01 05:24:43)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 97939b9894c1c082c29580ce909191909591929096)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556702696469 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702696470 2019.05.01 05:24:56)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 4f4c184d1d181c594f4a09151a494a484b494a494b)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702696478 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702696479 2019.05.01 05:24:56)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 5f5c0b5d0b080e485f094a050b590a595c58565a09)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702696485 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702696486 2019.05.01 05:24:56)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 5f5d0d5c01080a48595d4a0658595e595c595c585a)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2))(_mon)(_read(7(_range 5))(3)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702696492 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702696493 2019.05.01 05:24:56)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 5f5d0d5c01080a485a5d4a0658595e595c595c585a)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702696499 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702696500 2019.05.01 05:24:56)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 6e6d3d6e3f393e786a3b7c3769696d696b686c696a)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702696505 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702696506 2019.05.01 05:24:56)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 6e6c3f6e32396f78693f28353b686f686c683d686b)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702696511 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702696512 2019.05.01 05:24:56)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 7e7d287f2f28296b2c2f6927797878797c787b797f)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702696517 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702696518 2019.05.01 05:24:56)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 7e7d287f2f28296b2b7c6927797878797c787b797f)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556702785107 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702785108 2019.05.01 05:26:25)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 90c4909f94c7c3869095d6cac59695979496959694)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702785117 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702785118 2019.05.01 05:26:25)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 90c4939e92c7c18790c685cac496c59693979995c6)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702785123 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702785124 2019.05.01 05:26:25)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 9fca9a90c1c8ca88999d8ac698999e999c999c989a)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702785131 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702785132 2019.05.01 05:26:25)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 9fca9a90c1c8ca889a9d8ac698999e999c999c989a)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702785137 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702785138 2019.05.01 05:26:25)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 9fcb9b90cdc8cf899bca8dc698989c989a999d989b)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702785143 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702785144 2019.05.01 05:26:25)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code affaa9f8f0f8aeb9a8fee9f4faa9aea9ada9fca9aa)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702785149 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702785150 2019.05.01 05:26:25)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code affbaef8fdf9f8bafdfeb8f6a8a9a9a8ada9aaa8ae)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702785155 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702785156 2019.05.01 05:26:25)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code beeabfeaefe8e9abebbca9e7b9b8b8b9bcb8bbb9bf)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556702792505 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702792506 2019.05.01 05:26:32)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 6e3c696e3f393d786e6b28343b686b696a686b686a)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702792514 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702792515 2019.05.01 05:26:32)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 7e2c7a7e29292f697e286b242a782b787d79777b28)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702792521 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702792522 2019.05.01 05:26:32)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 7e2d7c7f23292b69787c6b2779787f787d787d797b)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702792528 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702792529 2019.05.01 05:26:32)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 7e2d7c7f23292b697b7c6b2779787f787d787d797b)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702792535 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702792536 2019.05.01 05:26:32)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 8ddf8e83dddadd9b89d89fd48a8a8e8a888b8f8a89)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702792541 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702792542 2019.05.01 05:26:32)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 8dde8c83d0da8c9b8adccbd6d88b8c8b8f8bde8b88)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702792547 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702792548 2019.05.01 05:26:32)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 9dcf9b92cdcbca88cfcc8ac49a9b9b9a9f9b989a9c)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702792553 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702792554 2019.05.01 05:26:32)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 9dcf9b92cdcbca88c89f8ac49a9b9b9a9f9b989a9c)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1352          1556702792559 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556702792560 2019.05.01 05:26:32)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 9dce9c93c8cbce8b9e928bc7c99a9e9a9c9a9a9b9c)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 44(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 44(_prcs 0)))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(2)(4)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556702835423 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702835424 2019.05.01 05:27:15)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 18194c1f144f4b0e181d5e424d1e1d1f1c1e1d1e1c)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702835432 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702835433 2019.05.01 05:27:15)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 18194f1e124f490f184e0d424c1e4d1e1b1f111d4e)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702835438 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702835439 2019.05.01 05:27:15)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 2828792c287f7d3f2e2a3d712f2e292e2b2e2b2f2d)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2))(_mon)(_read(7(_range 5))(3)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702835446 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702835447 2019.05.01 05:27:15)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 2828792c287f7d3f2d2a3d712f2e292e2b2e2b2f2d)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702835452 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702835453 2019.05.01 05:27:15)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 2829782c247f783e2c7d3a712f2f2b2f2d2e2a2f2c)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702835458 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702835459 2019.05.01 05:27:15)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 37376532396036213066716c623136313531643132)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702835464 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702835465 2019.05.01 05:27:15)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 37366232346160226566206e303131303531323036)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702835470 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702835471 2019.05.01 05:27:15)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 47461245441110521245501e404141404541424046)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556702878344 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702878345 2019.05.01 05:27:58)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code b2b6b6e6b4e5e1a4b2b7f4e8e7b4b7b5b6b4b7b4b6)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702878353 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702878354 2019.05.01 05:27:58)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code c2c6c596c29593d5c294d79896c497c4c1c5cbc794)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702878360 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702878361 2019.05.01 05:27:58)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code c2c7c397c89597d5c4c0d79bc5c4c3c4c1c4c1c5c7)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702878367 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702878368 2019.05.01 05:27:58)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code d2d7d380d88587c5d7d0c78bd5d4d3d4d1d4d1d5d7)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702878374 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702878375 2019.05.01 05:27:58)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code d2d6d280d48582c4d687c08bd5d5d1d5d7d4d0d5d6)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702878380 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702878381 2019.05.01 05:27:58)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code e1e4e3b2e9b6e0f7e6b0a7bab4e7e0e7e3e7b2e7e4)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702878386 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702878387 2019.05.01 05:27:58)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code e1e5e4b2e4b7b6f4b3b0f6b8e6e7e7e6e3e7e4e6e0)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702878392 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702878393 2019.05.01 05:27:58)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code e1e5e4b2e4b7b6f4b4e3f6b8e6e7e7e6e3e7e4e6e0)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556702917813 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702917814 2019.05.01 05:28:37)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code df8b888d8d888cc9dfda99858ad9dad8dbd9dad9db)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702917823 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702917824 2019.05.01 05:28:37)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code efbbbbbdbbb8bef8efb9fab5bbe9bae9ece8e6eab9)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702917831 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702917832 2019.05.01 05:28:37)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code efbabdbcb1b8baf8e9edfab6e8e9eee9ece9ece8ea)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702917840 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702917841 2019.05.01 05:28:37)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code feabacaea3a9abe9fbfceba7f9f8fff8fdf8fdf9fb)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702917847 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702917848 2019.05.01 05:28:37)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code feaaadaeafa9aee8faabeca7f9f9fdf9fbf8fcf9fa)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702917853 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702917854 2019.05.01 05:28:37)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 0e5b5e0852590f18095f48555b080f080c085d080b)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702917860 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702917861 2019.05.01 05:28:37)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 0e5a59085f58591b5c5f1957090808090c080b090f)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702917866 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702917867 2019.05.01 05:28:37)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 1e4a49194f48490b4b1c0947191818191c181b191f)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1352          1556702917873 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556702917874 2019.05.01 05:28:37)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 1e4b4e184a484d081d4f08444a191d191f1919181f)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 44(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 44(_prcs 0)))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(2)(4)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556702928207 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556702928208 2019.05.01 05:28:48)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 76257777742125607673302c237073717270737072)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556702928217 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556702928218 2019.05.01 05:28:48)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 85d6878a82d2d49285d390dfd183d08386828c80d3)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556702928224 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556702928225 2019.05.01 05:28:48)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 95c7919a98c2c082939780cc929394939693969290)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556702928233 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556702928234 2019.05.01 05:28:48)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 95c7919a98c2c082909780cc929394939693969290)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556702928240 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556702928241 2019.05.01 05:28:48)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code a5f6a0f2a4f2f5b3a1f0b7fca2a2a6a2a0a3a7a2a1)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556702928247 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556702928248 2019.05.01 05:28:48)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code a5f7a2f2a9f2a4b3a2f4e3fef0a3a4a3a7a3f6a3a0)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556702928254 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556702928255 2019.05.01 05:28:48)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code a5f6a5f2a4f3f2b0f7f4b2fca2a3a3a2a7a3a0a2a4)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556702928261 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556702928262 2019.05.01 05:28:48)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code b4e7b4e0b4e2e3a1e1b6a3edb3b2b2b3b6b2b1b3b5)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1352          1556702928268 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556702928269 2019.05.01 05:28:48)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code b4e6b3e1b1e2e7a2b7e5a2eee0b3b7b3b5b3b3b2b5)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 44(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 44(_prcs 0)))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(2)(4)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703090354 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703090355 2019.05.01 05:31:30)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code d2d18380d48581c4d2d7948887d4d7d5d6d4d7d4d6)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703090365 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703090366 2019.05.01 05:31:30)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code e2e1b0b0e2b5b3f5e2b4f7b8b6e4b7e4e1e5ebe7b4)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703090372 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703090373 2019.05.01 05:31:30)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code f2f0a6a2f8a5a7e5f4f0e7abf5f4f3f4f1f4f1f5f7)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703090381 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703090382 2019.05.01 05:31:30)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code f2f0a6a2f8a5a7e5f7f0e7abf5f4f3f4f1f4f1f5f7)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703090388 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703090389 2019.05.01 05:31:30)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code f2f1a7a2f4a5a2e4f6a7e0abf5f5f1f5f7f4f0f5f6)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703090395 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703090396 2019.05.01 05:31:30)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 01035707095600170650475a540700070307520704)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703090401 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703090402 2019.05.01 05:31:30)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 010250070457561453501658060707060307040600)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703090408 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703090409 2019.05.01 05:31:30)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 111240161447460444130648161717161317141610)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1352          1556703090415 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703090416 2019.05.01 05:31:30)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 11134717114742071243074b451612161016161710)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 44(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 44(_prcs 0)))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(2)(4)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703187682 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703187683 2019.05.01 05:33:07)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 025056040455511402074458570407050604070406)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703187693 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703187694 2019.05.01 05:33:07)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 1240451412454305124407484614471411151b1744)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703187701 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703187702 2019.05.01 05:33:07)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 12414315184547051410074b151413141114111517)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703187709 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703187710 2019.05.01 05:33:07)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 22717326287577352720377b252423242124212527)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703187717 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703187718 2019.05.01 05:33:07)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 22707226247572342677307b252521252724202526)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703187723 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703187724 2019.05.01 05:33:07)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 31626334396630273660776a643730373337623734)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703187729 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703187730 2019.05.01 05:33:07)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 316364343467662463602668363737363337343630)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703187735 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703187736 2019.05.01 05:33:07)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 316364343467662464332668363737363337343630)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1400          1556703187742 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703187743 2019.05.01 05:33:07)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 41121342411712574213571b154642464046464740)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703195466 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703195467 2019.05.01 05:33:15)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 68386568643f3b7e686d2e323d6e6d6f6c6e6d6e6c)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703195477 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703195478 2019.05.01 05:33:15)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 77277977722026607721622d2371227174707e7221)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703195484 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703195485 2019.05.01 05:33:15)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 77267f76782022607175622e707176717471747072)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703195493 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703195494 2019.05.01 05:33:15)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 87d68f8988d0d290828592de808186818481848082)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703195501 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703195502 2019.05.01 05:33:15)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 87d78e8984d0d79183d295de808084808281858083)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703195508 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703195509 2019.05.01 05:33:15)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 97c69c9899c0968190c6d1ccc29196919591c49192)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703195515 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703195516 2019.05.01 05:33:15)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 97c79b9894c1c082c5c680ce909191909591929096)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703195523 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703195524 2019.05.01 05:33:15)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code a6f6aaf1a4f0f1b3f3a4b1ffa1a0a0a1a4a0a3a1a7)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1400          1556703195530 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703195531 2019.05.01 05:33:15)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code a6f7adf0a1f0f5b0a5f4b0fcf2a1a5a1a7a1a1a0a7)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703294991 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703294992 2019.05.01 05:34:54)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 232272272474703523266579762526242725262527)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703295002 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703295003 2019.05.01 05:34:55)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 3332613732646224336526696735663530343a3665)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703295010 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703295011 2019.05.01 05:34:55)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 43431741481416544541561a444542454045404446)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703295019 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703295020 2019.05.01 05:34:55)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 43431741481416544641561a444542454045404446)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703295026 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703295027 2019.05.01 05:34:55)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 52530751540502445607400b555551555754505556)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703295032 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703295033 2019.05.01 05:34:55)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 525205515905534455031409075453545054015457)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703295038 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703295039 2019.05.01 05:34:55)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 52530251540405470003450b555454555054575553)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703295045 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703295046 2019.05.01 05:34:55)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 62633262643435773760753b656464656064676563)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1400          1556703295053 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703295054 2019.05.01 05:34:55)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 626235636134317461337438366561656365656463)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5)(3))(_sens(0)(1))(_mon)(_read(4)(5)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703385734 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703385735 2019.05.01 05:36:25)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code a1f3f2f6a4f6f2b7a1a4e7fbf4a7a4a6a5a7a4a7a5)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703385744 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703385745 2019.05.01 05:36:25)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code a1f3f1f7a2f6f0b6a1f7b4fbf5a7f4a7a2a6a8a4f7)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703385752 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703385753 2019.05.01 05:36:25)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code b1e2e7e5b8e6e4a6b7b3a4e8b6b7b0b7b2b7b2b6b4)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703385760 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703385761 2019.05.01 05:36:25)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code b1e2e7e5b8e6e4a6b4b3a4e8b6b7b0b7b2b7b2b6b4)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703385769 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703385770 2019.05.01 05:36:25)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code c1939694c49691d7c594d398c6c6c2c6c4c7c3c6c5)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703385775 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703385776 2019.05.01 05:36:25)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code c1929494c996c0d7c690879a94c7c0c7c3c792c7c4)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703385781 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703385782 2019.05.01 05:36:25)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code d0828282d48687c58281c789d7d6d6d7d2d6d5d7d1)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703385788 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703385789 2019.05.01 05:36:25)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code d0828282d48687c585d2c789d7d6d6d7d2d6d5d7d1)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1400          1556703385795 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703385796 2019.05.01 05:36:25)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code e0b3b5b2e1b6b3f6e3b1f6bab4e7e3e7e1e7e7e6e1)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703391686 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703391687 2019.05.01 05:36:31)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code e2b2e1b1e4b5b1f4e2e7a4b8b7e4e7e5e6e4e7e4e6)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703391697 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703391698 2019.05.01 05:36:31)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code e2b2e2b0e2b5b3f5e2b4f7b8b6e4b7e4e1e5ebe7b4)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703391705 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703391706 2019.05.01 05:36:31)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code f2a3f4a2f8a5a7e5f4f0e7abf5f4f3f4f1f4f1f5f7)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2))(_mon)(_read(7(_range 5))(3)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703391712 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703391713 2019.05.01 05:36:31)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code f2a3f4a2f8a5a7e5f7f0e7abf5f4f3f4f1f4f1f5f7)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703391720 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703391721 2019.05.01 05:36:31)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 02520404045552140657105b050501050704000506)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703391727 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703391728 2019.05.01 05:36:31)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 025306040955031405534459570403040004510407)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703391734 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703391735 2019.05.01 05:36:31)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 114112161447460443400648161717161317141610)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703391741 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703391742 2019.05.01 05:36:31)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 114112161447460444130648161717161317141610)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1400          1556703391748 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703391749 2019.05.01 05:36:31)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 21702524217772372270377b752622262026262720)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5)(3))(_sens(0)(1))(_mon)(_read(4)(5)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703818179 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703818180 2019.05.01 05:43:38)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code c7c6ca92c49094d1c7c2819d92c1c2c0c3c1c2c1c3)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703818190 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703818191 2019.05.01 05:43:38)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code d7d6d984d28086c0d781c28d83d182d1d4d0ded281)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703818198 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703818199 2019.05.01 05:43:38)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code d7d7df85d88082c0d1d5c28ed0d1d6d1d4d1d4d0d2)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703818206 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703818207 2019.05.01 05:43:38)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code e6e6eeb5e8b1b3f1e3e4f3bfe1e0e7e0e5e0e5e1e3)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703818213 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703818214 2019.05.01 05:43:38)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code e6e7efb5e4b1b6f0e2b3f4bfe1e1e5e1e3e0e4e1e2)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703818220 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703818221 2019.05.01 05:43:38)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code f6f6fda6f9a1f7e0f1a7b0ada3f0f7f0f4f0a5f0f3)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703818227 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703818228 2019.05.01 05:43:38)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code f6f7faa6f4a0a1e3a4a7e1aff1f0f0f1f4f0f3f1f7)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703818234 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703818235 2019.05.01 05:43:38)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 06070b00045051135304115f010000010400030107)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000045 55 1100          1556703829824 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703829825 2019.05.01 05:43:49)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 40174342441713564045061a154645474446454644)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703829835 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703829836 2019.05.01 05:43:49)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 4f184f4c1b181e584f195a151b491a494c48464a19)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703829842 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703829843 2019.05.01 05:43:49)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 4f19494d11181a58494d5a1648494e494c494c484a)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703829850 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703829851 2019.05.01 05:43:49)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 5f09595c01080a485a5d4a0658595e595c595c585a)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703829858 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703829859 2019.05.01 05:43:49)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 6f38686f3d383f796b3a7d3668686c686a696d686b)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703829865 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703829866 2019.05.01 05:43:49)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 6f396a6f30386e79683e29343a696e696d693c696a)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703829872 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703829873 2019.05.01 05:43:49)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 6f386d6f3d39387a3d3e7836686969686d696a686e)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703829879 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703829880 2019.05.01 05:43:49)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 7e297c7f2f28296b2b7c6927797878797c787b797f)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1400          1556703829886 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703829887 2019.05.01 05:43:49)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 7e287b7e2a282d687d2b68242a797d797f7979787f)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
I 000045 55 1100          1556703867910 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703867911 2019.05.01 05:44:27)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code 0e0b59085f595d180e0b48545b080b090a080b080a)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
I 000047 55 1136          1556703867921 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703867922 2019.05.01 05:44:27)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code 0e0b5a0959595f190e581b545a085b080d09070b58)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
I 000046 55 1718          1556703867929 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703867930 2019.05.01 05:44:27)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code 1d194f1a414a480a1b1f08441a1b1c1b1e1b1e1a18)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
I 000049 55 1328          1556703867938 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703867939 2019.05.01 05:44:27)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code 2d297f29717a783a282f38742a2b2c2b2e2b2e2a28)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
I 000049 55 1019          1556703867945 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703867946 2019.05.01 05:44:27)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code 2d287e297d7a7d3b29783f742a2a2e2a282b2f2a29)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
I 000052 55 3870          1556703867951 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703867952 2019.05.01 05:44:27)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code 2d297c29707a2c3b2a7c6b76782b2c2b2f2b7e2b28)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
I 000051 55 2708          1556703867957 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703867958 2019.05.01 05:44:27)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code 3c396a396b6a6b296e6d2b653b3a3a3b3e3a393b3d)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000056 55 1833          1556703867964 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703867965 2019.05.01 05:44:27)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code 3c396a396b6a6b29693e2b653b3a3a3b3e3a393b3d)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
I 000051 55 1397          1556703867971 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703867972 2019.05.01 05:44:27)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 4c481d4f1e1a1f5a4f195a16184b4f4b4d4b4b4a4d)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_mon)(_read(4)(5)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
V 000045 55 1100          1556703925443 edgy
(_unit VHDL(edge_det 0 39(edgy 0 51))
	(_version vde)
	(_time 1556703925444 2019.05.01 05:45:25)
	(_source(\./../src/EdgeDetector.vhd\))
	(_parameters tan)
	(_code c9ce9e9cc49e9adfc9cc8f939ccfcccecdcfcccfcd)
	(_ent
		(_time 1556696425789)
	)
	(_object
		(_port(_int rst_bar -1 0 41(_ent(_in)(_event))))
		(_port(_int clk -1 0 42(_ent(_in)(_event))))
		(_port(_int sig -1 0 43(_ent(_in))))
		(_port(_int pos -1 0 44(_ent(_in))))
		(_port(_int sig_edge -1 0 45(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 65(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 73(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . edgy 3 -1)
)
V 000047 55 1136          1556703925453 freque
(_unit VHDL(frequency_reg 0 37(freque 0 48))
	(_version vde)
	(_time 1556703925454 2019.05.01 05:45:25)
	(_source(\./../src/FrequencyRegister.vhd\))
	(_parameters tan)
	(_code c9ce9d9dc29e98dec99fdc939dcf9ccfcacec0cc9f)
	(_ent
		(_time 1556694359580)
	)
	(_object
		(_gen(_int a -1 0 38 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 40(_ent(_in)(_event))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 43(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 44(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 44(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . freque 3 -1)
)
V 000046 55 1718          1556703925461 phase
(_unit VHDL(phase_accumulator 0 42(phase 0 60))
	(_version vde)
	(_time 1556703925462 2019.05.01 05:45:25)
	(_source(\./../src/PhaseAccumulator.vhd\))
	(_parameters tan)
	(_code d8de8a8ad88f8dcfdedacd81dfded9dedbdedbdfdd)
	(_ent
		(_time 1556694359596)
	)
	(_object
		(_gen(_int a -1 0 44 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 45 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 48(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 49(_ent(_in))))
		(_port(_int up -2 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 51(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 51(_ent(_in))))
		(_port(_int max -2 0 52(_ent(_out))))
		(_port(_int min -2 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 54(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 54(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int temp 2 0 61(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 64(_scalar (_to i 0 c 4))))
		(_var(_int count 3 0 64(_prcs 0)))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2))(_mon)(_read(3)(7(_range 5))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . phase 6 -1)
)
V 000049 55 1328          1556703925469 phaseFSM
(_unit VHDL(phase_accumulator_fsm 0 39(phasefsm 0 51))
	(_version vde)
	(_time 1556703925470 2019.05.01 05:45:25)
	(_source(\./../src/PhaseAccumulatorFSM.vhd\))
	(_parameters tan)
	(_code d8de8a8ad88f8dcfdddacd81dfded9dedbdedbdfdd)
	(_ent
		(_time 1556694359631)
	)
	(_object
		(_port(_int clk -1 0 41(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 42(_ent(_in)(_event))))
		(_port(_int max -1 0 43(_ent(_in))))
		(_port(_int min -1 0 44(_ent(_in))))
		(_port(_int up -1 0 45(_ent(_out))))
		(_port(_int pos -1 0 46(_ent(_out))))
		(_type(_int state 0 52(_enum1 state_1st state_2nd state_3rd state_4th state_5th (_to i 0 i 4))))
		(_sig(_int present_state 0 0 53(_arch(_uni))))
		(_sig(_int next_state 0 0 53(_arch(_uni))))
		(_type(_int ~UNSIGNED{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_var(_int quadrant 1 0 67(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 56(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_arch 1 0 66(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(nxt_state(_arch 2 0 93(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . phaseFSM 3 -1)
)
V 000049 55 1019          1556703925477 addOrsub
(_unit VHDL(adder_subtracter 0 40(addorsub 0 48))
	(_version vde)
	(_time 1556703925478 2019.05.01 05:45:25)
	(_source(\./../src/Adder_Subtracter.vhd\))
	(_parameters tan)
	(_code e8efbbbbe4bfb8feecbdfab1efefebefedeeeaefec)
	(_ent
		(_time 1556694359639)
	)
	(_object
		(_port(_int pos -1 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 44(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . addOrsub 1 -1)
)
V 000052 55 3870          1556703925484 tableLookUp
(_unit VHDL(sine_table 0 39(tablelookup 0 46))
	(_version vde)
	(_time 1556703925485 2019.05.01 05:45:25)
	(_source(\./../src/SineTable.vhd\))
	(_parameters tan)
	(_code e8eeb9bbe9bfe9feefb9aeb3bdeee9eeeaeebbeeed)
	(_ent
		(_time 1556694359646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 41(_ent(_in))))
		(_port(_int sine_val 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int table 0 48(_array 1((_to i 0 i 127)))))
		(_cnst(_int sineTable 2 0 50(_arch(((_string \"0000000"\))((_string \"0000010"\))((_string \"0000011"\))((_string \"0000101"\))((_string \"0000110"\))((_string \"0001000"\))((_string \"0001001"\))((_string \"0001011"\))((_string \"0001101"\))((_string \"0001110"\))((_string \"0010000"\))((_string \"0010001"\))((_string \"0010011"\))((_string \"0010100"\))((_string \"0010110"\))((_string \"0010111"\))((_string \"0011001"\))((_string \"0011011"\))((_string \"0011100"\))((_string \"0011110"\))((_string \"0011111"\))((_string \"0100001"\))((_string \"0100010"\))((_string \"0100100"\))((_string \"0100101"\))((_string \"0100111"\))((_string \"0101000"\))((_string \"0101010"\))((_string \"0101011"\))((_string \"0101101"\))((_string \"0101110"\))((_string \"0110000"\))((_string \"0110001"\))((_string \"0110010"\))((_string \"0110100"\))((_string \"0110101"\))((_string \"0110111"\))((_string \"0111000"\))((_string \"0111010"\))((_string \"0111011"\))((_string \"0111100"\))((_string \"0111110"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000010"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000110"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001010"\))((_string \"1001011"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001111"\))((_string \"1010000"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010101"\))((_string \"1010110"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . tableLookUp 1 -1)
)
V 000051 55 2708          1556703925490 structural
(_unit VHDL(dds_w_freq_select 0 39(structural 0 64))
	(_version vde)
	(_time 1556703925491 2019.05.01 05:45:25)
	(_source(\./../src/DDS_TOP.vhd\))
	(_parameters tan)
	(_code f8ffaea8f4aeafedaaa9efa1fffefefffafefdfff9)
	(_ent
		(_time 1556694359654)
	)
	(_inst edge_detector_FSM 0 88(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 0))
			((sig_edge)(sig_edge))
		)
	)
	(_inst frequency_reg 0 91(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(reg_out))
		)
	)
	(_inst phaseaccumulator 0 96(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(accOut1))
			((d)(reg_out))
			((max)(max_A))
			((min)(min_A))
			((q)(addr))
		)
	)
	(_inst phase_accumulator_FSM 0 101(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max_A))
			((min)(min_A))
			((up)(accOut1))
			((pos)(accOut2))
		)
	)
	(_inst sine_lookup_table 0 106(_ent . sine_table)
		(_port
			((addr)(addr))
			((sine_val)(sine_val))
		)
	)
	(_inst adder_subtracter 0 110(_ent . adder_subtracter)
		(_port
			((pos)(accOut2))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 40 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 40 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 42(_ent(_in))))
		(_port(_int reset_bar -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 44(_array -2((_dto c 1 i 0)))))
		(_port(_int freq_val 0 0 44(_ent(_in))))
		(_port(_int load_freq -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 46(_ent(_out))))
		(_port(_int pos_sine -2 0 47(_ent(_out))))
		(_sig(_int sig_edge -2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 73(_array -2((_dto c 2 i 0)))))
		(_sig(_int reg_out 2 0 73(_arch(_uni))))
		(_sig(_int max_A -2 0 77(_arch(_uni))))
		(_sig(_int min_A -2 0 77(_arch(_uni))))
		(_sig(_int up -2 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 79(_array -2((_dto c 3 i 0)))))
		(_sig(_int addr 3 0 79(_arch(_uni))))
		(_sig(_int sine_val 3 0 79(_arch(_uni))))
		(_sig(_int accOut1 -2 0 82(_arch(_uni))))
		(_sig(_int accOut2 -2 0 82(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
V 000056 55 1833          1556703925497 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1556703925498 2019.05.01 05:45:25)
	(_source(\./../src/dds_w_freq_select_TB(2).vhd\))
	(_parameters tan)
	(_code f8ffaea8f4aeafedadfaefa1fffefefffafefdfff9)
	(_ent
		(_time 1556694359663)
	)
	(_inst UUT 0 29(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((freq_val)(freq_val))
			((load_freq)(load_freq))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 11 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 12 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 20(_arch(_uni))))
		(_sig(_int load_freq -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 23(_arch(_uni))))
		(_cnst(_int period -3 0 25(_arch((us 4607182418800017408)))))
		(_cnst(_int \period/2\ -3 0 0(_int gms(_code 7))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__47(_arch 2 0 47(_assignment(_trgt(1)))))
			(clock(_arch 3 0 49(_prcs(_wait_for)(_trgt(0))(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 771)
	)
	(_model . tb_architecture 8 -1)
)
V 000051 55 1400          1556703925505 squareWavy
(_unit VHDL(sqwave 0 25(squarewavy 0 40))
	(_version vde)
	(_time 1556703925506 2019.05.01 05:45:25)
	(_source(\./../src/SquareWave.vhd\))
	(_parameters tan)
	(_code 07015700015154110452115d530004000600000106)
	(_ent
		(_time 1556701497608)
	)
	(_object
		(_gen(_int a -1 0 27 \6\ (_ent gms((i 6)))))
		(_gen(_int m -1 0 28 \7\ (_ent((i 7)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int rst_bar -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 34(_ent(_in))))
		(_port(_int q -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~2**a-1~13 0 41(_scalar (_to i 0 c 2))))
		(_sig(_int count 1 0 41(_arch(_uni))))
		(_sig(_int high -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 45(_array -2((_dto c 3 i 0)))))
		(_var(_int halfway 2 0 45(_prcs 0)))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1))(_mon)(_read(2)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . squareWavy 4 -1)
)
