# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1Part5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Homework/PSOC/Project3/Lab1Part5/Lab1Part5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:14 on Mar 29,2018
# vcom -reportprogress 300 -93 -work work F:/Homework/PSOC/Project3/Lab1Part5/Lab1Part5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2bit_3to1
# -- Compiling architecture Behavior of mux_2bit_3to1
# -- Compiling entity char_7seg
# -- Compiling architecture Behavior of char_7seg
# -- Compiling entity LAB1part5
# -- Compiling architecture Behavior of LAB1part5
# End time: 13:27:14 on Mar 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
