# Reading C:/intelFPGA_pro/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Pipeline/Pipeline.v
vlog -reportprogress 300 -work work C:/Pipeline/Pipeline.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:32:40 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Pipeline/Pipeline.v 
# -- Compiling module CLOCK
# -- Compiling module PC
# -- Compiling module PC_ADDER
# -- Compiling module INS_MEMORY
# -- Compiling module IF_ID_Reg
# -- Compiling module REG_FILE
# -- Compiling module Comparator
# -- Compiling module SIGN_EXTEND
# -- Compiling module HazardDetectionUnit
# -- Compiling module CONTROL
# -- Compiling module BR_ADDER
# -- Compiling module JUMP_ADDRESS
# -- Compiling module ID_Forwarding_Unit
# -- Compiling module ID_EX_reg
# -- Compiling module ALU
# -- Compiling module ALU_CONTROL
# -- Compiling module Forwarding_Unit_EX
# -- Compiling module EX_MemReg
# -- Compiling module DATA_MEMORY
# -- Compiling module Mem_WbReg
# -- Compiling module MUX_32_1
# -- Compiling module MUX_32_2
# -- Compiling module MUX_5_1
# -- Compiling module Hazard_MUX_10_1
# -- Compiling module Reg_Dst_MUX
# -- Compiling module stall_or_flush
# -- Compiling module Pipeline_MIPS
# 
# Top level modules:
# 	Reg_Dst_MUX
# 	Pipeline_MIPS
# End time: 21:32:40 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Pipeline/Pipeline.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:32:42 on Nov 09,2019
# vlog -reportprogress 30 -work work C:/Pipeline/Pipeline.v 
# -- Compiling module CLOCK
# -- Compiling module PC
# -- Compiling module PC_ADDER
# -- Compiling module INS_MEMORY
# -- Compiling module IF_ID_Reg
# -- Compiling module REG_FILE
# -- Compiling module Comparator
# -- Compiling module SIGN_EXTEND
# -- Compiling module HazardDetectionUnit
# -- Compiling module CONTROL
# -- Compiling module BR_ADDER
# -- Compiling module JUMP_ADDRESS
# -- Compiling module ID_Forwarding_Unit
# -- Compiling module ID_EX_reg
# -- Compiling module ALU
# -- Compiling module ALU_CONTROL
# -- Compiling module Forwarding_Unit_EX
# -- Compiling module EX_MemReg
# -- Compiling module DATA_MEMORY
# -- Compiling module Mem_WbReg
# -- Compiling module MUX_32_1
# -- Compiling module MUX_32_2
# -- Compiling module MUX_5_1
# -- Compiling module Hazard_MUX_10_1
# -- Compiling module Reg_Dst_MUX
# -- Compiling module stall_or_flush
# -- Compiling module Pipeline_MIPS
# 
# Top level modules:
# 	Reg_Dst_MUX
# 	Pipeline_MIPS
# End time: 21:32:42 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
