Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jul 14 16:51:09 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/chunkIter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.484ns (9.799%)  route 4.455ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.331     5.726    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[2]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[2]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.484ns (9.799%)  route 4.455ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.331     5.726    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[3]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.484ns (10.266%)  route 4.231ns (89.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.106     5.502    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[0]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X15Y28         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[0]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.484ns (10.266%)  route 4.231ns (89.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.106     5.502    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[1]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X15Y28         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[1]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 2.206ns (45.324%)  route 2.661ns (54.676%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.654 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.654    bd_0_i/hls_inst/inst/t1_fu_460_p2[29]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[29]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 2.201ns (45.267%)  route 2.661ns (54.733%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.649 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.649    bd_0_i/hls_inst/inst/t1_fu_460_p2[31]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.141ns (44.584%)  route 2.661ns (55.416%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.589 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.589    bd_0_i/hls_inst/inst/t1_fu_460_p2[30]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[30]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.122ns (44.363%)  route 2.661ns (55.637%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.570 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.570    bd_0_i/hls_inst/inst/t1_fu_460_p2[28]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[28]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.108ns (44.200%)  route 2.661ns (55.800%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.528 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.225    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_5
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.253     4.478 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2/O
                         net (fo=1, routed)           0.397     4.875    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.193 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.193    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.291 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.556 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.556    bd_0_i/hls_inst/inst/t1_fu_460_p2[25]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[25]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.103ns (44.142%)  route 2.661ns (55.858%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.528 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.225    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_5
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.253     4.478 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2/O
                         net (fo=1, routed)           0.397     4.875    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.193 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.193    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.291 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.551 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.551    bd_0_i/hls_inst/inst/t1_fu_460_p2[27]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  5.220    




