[2021-09-09 10:07:24,982]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 10:07:24,982]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:25,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; ".

Peak memory: 14090240 bytes

[2021-09-09 10:07:25,258]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:25,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 10:07:25,387]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 10:07:25,387]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:25,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :47
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6475776 bytes

[2021-09-09 10:07:25,409]mapper_test.py:220:[INFO]: area: 20 level: 3
[2021-09-09 12:09:33,587]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 12:09:33,588]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:33,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; ".

Peak memory: 14442496 bytes

[2021-09-09 12:09:33,881]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:34,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34693120 bytes

[2021-09-09 12:09:34,058]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 12:09:34,058]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:35,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :47
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13303808 bytes

[2021-09-09 12:09:35,922]mapper_test.py:220:[INFO]: area: 20 level: 3
[2021-09-09 13:39:11,261]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 13:39:11,261]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:11,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; ".

Peak memory: 14036992 bytes

[2021-09-09 13:39:11,488]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:11,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34357248 bytes

[2021-09-09 13:39:11,611]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 13:39:11,612]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:13,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :47
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13463552 bytes

[2021-09-09 13:39:13,370]mapper_test.py:220:[INFO]: area: 20 level: 3
[2021-09-09 15:10:35,538]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 15:10:35,539]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:35,539]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:35,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-09-09 15:10:35,703]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 15:10:35,704]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:37,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13357056 bytes

[2021-09-09 15:10:37,640]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-09 15:39:39,660]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 15:39:39,660]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:39,660]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:39,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34512896 bytes

[2021-09-09 15:39:39,831]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 15:39:39,832]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:41,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13402112 bytes

[2021-09-09 15:39:41,778]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-09 16:17:43,110]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 16:17:43,110]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:43,110]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:43,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34316288 bytes

[2021-09-09 16:17:43,279]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 16:17:43,279]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:45,221]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13414400 bytes

[2021-09-09 16:17:45,221]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-09 16:52:28,658]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 16:52:28,659]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:28,659]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:28,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34709504 bytes

[2021-09-09 16:52:28,787]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 16:52:28,788]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:30,770]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13553664 bytes

[2021-09-09 16:52:30,771]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-09 17:28:47,768]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-09 17:28:47,769]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:47,769]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:47,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34361344 bytes

[2021-09-09 17:28:47,910]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-09 17:28:47,911]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:49,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13307904 bytes

[2021-09-09 17:28:49,865]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-13 23:33:08,674]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-13 23:33:08,674]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:08,675]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:08,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-09-13 23:33:08,796]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-13 23:33:08,796]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:10,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 12447744 bytes

[2021-09-13 23:33:10,481]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-13 23:42:57,200]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-13 23:42:57,200]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:57,200]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:57,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-09-13 23:42:57,322]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-13 23:42:57,322]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:57,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6475776 bytes

[2021-09-13 23:42:57,343]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-14 09:03:10,950]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-14 09:03:10,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:10,951]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:11,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34340864 bytes

[2021-09-14 09:03:11,121]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-14 09:03:11,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:12,846]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13307904 bytes

[2021-09-14 09:03:12,847]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-14 09:21:55,240]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-14 09:21:55,240]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:55,240]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:55,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-09-14 09:21:55,364]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-14 09:21:55,364]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:55,389]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6447104 bytes

[2021-09-14 09:21:55,390]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-15 15:36:11,610]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-15 15:36:11,610]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:11,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:11,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-09-15 15:36:11,721]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-15 15:36:11,721]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:13,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 13615104 bytes

[2021-09-15 15:36:13,269]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-15 15:55:12,660]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-15 15:55:12,660]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:12,660]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:12,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34029568 bytes

[2021-09-15 15:55:12,769]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-15 15:55:12,769]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:12,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6311936 bytes

[2021-09-15 15:55:12,800]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-18 14:06:37,644]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-18 14:06:37,645]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:37,645]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:37,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34377728 bytes

[2021-09-18 14:06:37,763]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-18 14:06:37,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:39,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-09-18 14:06:39,331]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-18 16:31:09,380]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-18 16:31:09,380]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:09,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:09,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-09-18 16:31:09,492]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-18 16:31:09,492]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:11,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11931648 bytes

[2021-09-18 16:31:11,134]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-22 09:00:27,710]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-22 09:00:27,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:27,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:27,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33849344 bytes

[2021-09-22 09:00:27,820]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-22 09:00:27,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:28,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-09-22 09:00:28,606]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-22 11:29:49,313]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-22 11:29:49,314]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:49,314]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:49,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-09-22 11:29:49,426]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-22 11:29:49,426]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:50,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11890688 bytes

[2021-09-22 11:29:50,985]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-23 16:49:03,502]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-23 16:49:03,503]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:03,503]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:03,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-09-23 16:49:03,616]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-23 16:49:03,617]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:05,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11530240 bytes

[2021-09-23 16:49:05,212]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-23 17:11:54,712]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-23 17:11:54,713]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:54,713]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:54,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-09-23 17:11:54,876]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-23 17:11:54,877]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:56,499]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 12058624 bytes

[2021-09-23 17:11:56,500]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-23 18:13:35,783]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-23 18:13:35,784]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:35,784]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:35,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34181120 bytes

[2021-09-23 18:13:35,939]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-23 18:13:35,939]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:37,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-09-23 18:13:37,490]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-27 16:40:41,312]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-27 16:40:41,313]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:41,313]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:41,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-09-27 16:40:41,491]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-27 16:40:41,492]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:43,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11964416 bytes

[2021-09-27 16:40:43,129]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-27 17:47:24,524]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-27 17:47:24,525]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:24,525]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:24,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-09-27 17:47:24,637]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-27 17:47:24,637]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:26,285]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
balancing!
	current map manager:
		current min nodes:59
		current min depth:6
rewriting!
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 12013568 bytes

[2021-09-27 17:47:26,285]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-28 02:13:38,024]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-28 02:13:38,024]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:38,025]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:38,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34230272 bytes

[2021-09-28 02:13:38,136]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-28 02:13:38,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:39,754]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11960320 bytes

[2021-09-28 02:13:39,755]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-28 16:52:56,484]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-28 16:52:56,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:56,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:56,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-09-28 16:52:56,594]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-28 16:52:56,595]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:58,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11870208 bytes

[2021-09-28 16:52:58,209]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-09-28 17:31:59,064]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-09-28 17:31:59,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:59,064]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:59,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-09-28 17:31:59,177]mapper_test.py:156:[INFO]: area: 20 level: 3
[2021-09-28 17:31:59,178]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:00,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 12591104 bytes

[2021-09-28 17:32:00,730]mapper_test.py:220:[INFO]: area: 22 level: 3
[2021-10-09 10:43:36,033]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-09 10:43:36,034]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:36,034]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:36,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34107392 bytes

[2021-10-09 10:43:36,146]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-09 10:43:36,146]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:36,170]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :19
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():19
		max delay       :2
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6516736 bytes

[2021-10-09 10:43:36,171]mapper_test.py:224:[INFO]: area: 19 level: 2
[2021-10-09 11:26:07,797]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-09 11:26:07,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:07,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:07,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-10-09 11:26:07,910]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-09 11:26:07,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:07,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :19
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():19
		max delay       :2
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6627328 bytes

[2021-10-09 11:26:07,935]mapper_test.py:224:[INFO]: area: 19 level: 2
[2021-10-09 16:34:11,505]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-09 16:34:11,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:11,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:11,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-10-09 16:34:11,616]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-09 16:34:11,616]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:12,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-10-09 16:34:12,426]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-09 16:51:14,733]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-09 16:51:14,733]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:14,734]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:14,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-10-09 16:51:14,849]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-09 16:51:14,849]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:15,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-09 16:51:15,682]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-12 11:03:27,194]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-12 11:03:27,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:27,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:27,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-10-12 11:03:27,313]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-12 11:03:27,314]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:29,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11649024 bytes

[2021-10-12 11:03:29,041]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-12 11:20:27,403]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-12 11:20:27,403]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:27,404]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:27,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34447360 bytes

[2021-10-12 11:20:27,519]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-12 11:20:27,519]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:27,550]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :19
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():19
		max delay       :2
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6361088 bytes

[2021-10-12 11:20:27,551]mapper_test.py:224:[INFO]: area: 19 level: 2
[2021-10-12 13:38:56,422]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-12 13:38:56,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:56,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:56,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-10-12 13:38:56,539]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-12 13:38:56,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:58,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11583488 bytes

[2021-10-12 13:38:58,255]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-12 15:09:34,661]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-12 15:09:34,661]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:34,661]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:34,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34119680 bytes

[2021-10-12 15:09:34,777]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-12 15:09:34,777]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:36,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-12 15:09:36,474]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-12 18:54:36,492]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-12 18:54:36,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:36,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:36,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-10-12 18:54:36,615]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-12 18:54:36,615]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:38,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-10-12 18:54:38,260]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-18 11:48:07,530]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-18 11:48:07,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:07,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:07,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34111488 bytes

[2021-10-18 11:48:07,669]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-18 11:48:07,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:09,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11685888 bytes

[2021-10-18 11:48:09,342]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-18 12:04:41,413]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-18 12:04:41,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:41,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:41,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-10-18 12:04:41,531]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-18 12:04:41,532]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:41,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 6131712 bytes

[2021-10-18 12:04:41,560]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-19 14:12:37,281]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-19 14:12:37,282]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:37,282]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:37,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34054144 bytes

[2021-10-19 14:12:37,397]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-19 14:12:37,397]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:37,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-19 14:12:37,414]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-22 13:35:32,801]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-22 13:35:32,801]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:32,801]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:32,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33923072 bytes

[2021-10-22 13:35:32,916]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-22 13:35:32,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:32,963]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 9019392 bytes

[2021-10-22 13:35:32,964]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-22 13:56:25,590]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-22 13:56:25,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:25,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:25,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-10-22 13:56:25,706]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-22 13:56:25,706]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:25,778]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 8802304 bytes

[2021-10-22 13:56:25,779]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-22 14:02:58,264]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-22 14:02:58,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:58,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:58,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34369536 bytes

[2021-10-22 14:02:58,428]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-22 14:02:58,428]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:58,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-22 14:02:58,454]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-22 14:06:19,461]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-22 14:06:19,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:19,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:19,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34365440 bytes

[2021-10-22 14:06:19,576]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-22 14:06:19,577]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:19,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-22 14:06:19,594]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-23 13:37:29,506]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-23 13:37:29,507]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:29,507]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:29,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-10-23 13:37:29,673]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-23 13:37:29,674]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:31,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :4
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11730944 bytes

[2021-10-23 13:37:31,309]mapper_test.py:224:[INFO]: area: 22 level: 4
[2021-10-24 17:49:12,462]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-24 17:49:12,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:12,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:12,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33923072 bytes

[2021-10-24 17:49:12,577]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-24 17:49:12,577]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:14,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11661312 bytes

[2021-10-24 17:49:14,200]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-24 18:09:38,138]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-24 18:09:38,138]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:38,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:38,260]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33824768 bytes

[2021-10-24 18:09:38,261]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-24 18:09:38,262]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:39,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
	current map manager:
		current min nodes:59
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :22
score:100
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11517952 bytes

[2021-10-24 18:09:39,927]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-26 10:26:13,492]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-26 10:26:13,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:13,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:13,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-10-26 10:26:13,607]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-26 10:26:13,607]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:13,635]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	current map manager:
		current min nodes:59
		current min depth:7
	Report mapping result:
		klut_size()     :45
		klut.num_gates():18
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-26 10:26:13,636]mapper_test.py:224:[INFO]: area: 18 level: 3
[2021-10-26 11:07:38,813]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-26 11:07:38,814]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:38,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:38,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-10-26 11:07:38,928]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-26 11:07:38,928]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:40,559]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :45
		klut.num_gates():18
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11362304 bytes

[2021-10-26 11:07:40,559]mapper_test.py:224:[INFO]: area: 18 level: 3
[2021-10-26 11:28:11,278]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-26 11:28:11,278]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:11,278]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:11,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-10-26 11:28:11,445]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-26 11:28:11,446]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:13,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():24
		max delay       :4
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11411456 bytes

[2021-10-26 11:28:13,075]mapper_test.py:224:[INFO]: area: 24 level: 4
[2021-10-26 12:26:14,555]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-26 12:26:14,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:14,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:14,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34230272 bytes

[2021-10-26 12:26:14,672]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-26 12:26:14,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:16,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-10-26 12:26:16,298]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-26 14:13:39,288]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-26 14:13:39,288]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:39,289]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:39,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34029568 bytes

[2021-10-26 14:13:39,407]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-26 14:13:39,408]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:39,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :45
		klut.num_gates():18
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-26 14:13:39,437]mapper_test.py:224:[INFO]: area: 18 level: 3
[2021-10-29 16:10:44,491]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-10-29 16:10:44,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:44,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:44,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33914880 bytes

[2021-10-29 16:10:44,608]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-10-29 16:10:44,608]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:44,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :54
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-29 16:10:44,627]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-11-03 09:52:46,773]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-03 09:52:46,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:46,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:46,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-11-03 09:52:46,891]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-03 09:52:46,891]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:46,918]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :54
		klut.num_gates():27
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig_output.v
	Peak memory: 5808128 bytes

[2021-11-03 09:52:46,918]mapper_test.py:226:[INFO]: area: 27 level: 3
[2021-11-03 10:04:58,323]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-03 10:04:58,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:58,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:58,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34172928 bytes

[2021-11-03 10:04:58,439]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-03 10:04:58,440]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:58,465]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :54
		klut.num_gates():27
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig_output.v
	Peak memory: 5861376 bytes

[2021-11-03 10:04:58,466]mapper_test.py:226:[INFO]: area: 27 level: 3
[2021-11-03 13:44:58,454]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-03 13:44:58,455]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:58,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:58,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-11-03 13:44:58,574]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-03 13:44:58,574]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:58,591]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :54
		klut.num_gates():27
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig_output.v
	Peak memory: 5840896 bytes

[2021-11-03 13:44:58,592]mapper_test.py:226:[INFO]: area: 27 level: 3
[2021-11-03 13:51:13,531]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-03 13:51:13,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:13,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:13,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34041856 bytes

[2021-11-03 13:51:13,648]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-03 13:51:13,648]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:13,667]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :54
		klut.num_gates():27
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig_output.v
	Peak memory: 5894144 bytes

[2021-11-03 13:51:13,667]mapper_test.py:226:[INFO]: area: 27 level: 3
[2021-11-04 15:58:12,145]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-04 15:58:12,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:12,145]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:12,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33996800 bytes

[2021-11-04 15:58:12,271]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-04 15:58:12,272]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:12,302]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig_output.v
	Peak memory: 5844992 bytes

[2021-11-04 15:58:12,303]mapper_test.py:226:[INFO]: area: 21 level: 3
[2021-11-16 12:28:50,939]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-16 12:28:50,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:50,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:51,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-11-16 12:28:51,060]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-16 12:28:51,060]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:51,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.000642 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-16 12:28:51,079]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-16 14:17:48,759]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-16 14:17:48,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:48,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:48,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-11-16 14:17:48,925]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-16 14:17:48,925]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:48,948]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.000467 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-16 14:17:48,949]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-16 14:24:10,514]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-16 14:24:10,515]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:10,515]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:10,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-11-16 14:24:10,639]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-16 14:24:10,639]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:10,656]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.000576 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-16 14:24:10,657]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-17 16:36:47,994]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-17 16:36:47,994]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:47,995]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:48,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34193408 bytes

[2021-11-17 16:36:48,110]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-17 16:36:48,111]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:48,136]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.00082 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-17 16:36:48,137]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-18 10:19:27,339]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-18 10:19:27,340]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:27,340]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:27,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34156544 bytes

[2021-11-18 10:19:27,458]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-18 10:19:27,458]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:27,476]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.001928 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-18 10:19:27,476]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-23 16:12:18,035]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-23 16:12:18,036]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:18,036]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:18,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-11-23 16:12:18,153]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-23 16:12:18,154]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:18,171]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.002478 secs
	Report mapping result:
		klut_size()     :47
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 6172672 bytes

[2021-11-23 16:12:18,172]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-23 16:43:16,566]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-23 16:43:16,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:16,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:16,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-11-23 16:43:16,686]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-23 16:43:16,687]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:16,712]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.002518 secs
	Report mapping result:
		klut_size()     :47
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-23 16:43:16,713]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-24 11:39:23,619]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 11:39:23,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:23,619]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:23,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-11-24 11:39:23,736]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 11:39:23,736]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:23,763]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 8.1e-05 secs
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5873664 bytes

[2021-11-24 11:39:23,763]mapper_test.py:228:[INFO]: area: 22 level: 3
[2021-11-24 12:02:37,507]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 12:02:37,507]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:37,507]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:37,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34414592 bytes

[2021-11-24 12:02:37,671]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 12:02:37,671]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:37,696]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 5.1e-05 secs
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-24 12:02:37,696]mapper_test.py:228:[INFO]: area: 22 level: 3
[2021-11-24 12:06:27,582]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 12:06:27,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:27,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:27,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-11-24 12:06:27,695]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 12:06:27,695]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:27,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.000513 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-24 12:06:27,720]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-24 12:12:00,360]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 12:12:00,361]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:00,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:00,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-11-24 12:12:00,476]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 12:12:00,477]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:00,499]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00016 secs
	Report mapping result:
		klut_size()     :44
		klut.num_gates():17
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5517312 bytes

[2021-11-24 12:12:00,499]mapper_test.py:228:[INFO]: area: 17 level: 4
[2021-11-24 12:58:25,686]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 12:58:25,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:25,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:25,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34471936 bytes

[2021-11-24 12:58:25,803]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 12:58:25,803]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:25,828]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.000514 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-24 12:58:25,829]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-24 13:14:38,123]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 13:14:38,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:38,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:38,260]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-11-24 13:14:38,261]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 13:14:38,261]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:39,900]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 0.000545 secs
Mapping time: 0.000556 secs
	Report mapping result:
		klut_size()     :48
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 11345920 bytes

[2021-11-24 13:14:39,901]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-24 13:37:20,894]mapper_test.py:79:[INFO]: run case "i1_comb"
[2021-11-24 13:37:20,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:20,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:21,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      22.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       63.  Cut =       95.  T =     0.00 sec
P:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       95.  T =     0.00 sec
F:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       61.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
A:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
E:  Del =    3.00.  Ar =      20.0.  Edge =       56.  Cut =       72.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34140160 bytes

[2021-11-24 13:37:21,011]mapper_test.py:160:[INFO]: area: 20 level: 3
[2021-11-24 13:37:21,011]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:22,692]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
Mapping time: 5.1e-05 secs
Mapping time: 5e-05 secs
	Report mapping result:
		klut_size()     :49
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v
	Peak memory: 11423744 bytes

[2021-11-24 13:37:22,692]mapper_test.py:228:[INFO]: area: 22 level: 3
