\hypertarget{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__rcc_8h_source}{}\doxysection{stm32l4xx\+\_\+ll\+\_\+rcc.\+h}
\label{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__rcc_8h_source}\index{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_rcc.h@{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_rcc.h}}
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{18 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#ifndef STM32L4xx\_LL\_RCC\_H}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define STM32L4xx\_LL\_RCC\_H}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{23 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#include "{}stm32l4xx.h"{}}}
\DoxyCodeLine{28 }
\DoxyCodeLine{33 \textcolor{preprocessor}{\#if defined(RCC)}}
\DoxyCodeLine{34 }
\DoxyCodeLine{39 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{40 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{41 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{comment}{/* Defines used to perform offsets*/}}
\DoxyCodeLine{46 \textcolor{comment}{/* Offset used to access to RCC\_CCIPR and RCC\_CCIPR2 registers */}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define RCC\_OFFSET\_CCIPR        0U}}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define RCC\_OFFSET\_CCIPR2       0x14U}}
\DoxyCodeLine{49 }
\DoxyCodeLine{54 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{63 }
\DoxyCodeLine{64 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{77 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{78 \{}
\DoxyCodeLine{79   uint32\_t SYSCLK\_Frequency;        }
\DoxyCodeLine{80   uint32\_t HCLK\_Frequency;          }
\DoxyCodeLine{81   uint32\_t PCLK1\_Frequency;         }
\DoxyCodeLine{82   uint32\_t PCLK2\_Frequency;         }
\DoxyCodeLine{83 \} LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{84 }
\DoxyCodeLine{92 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{93 }
\DoxyCodeLine{94 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#if !defined  (HSE\_VALUE)}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define HSE\_VALUE    8000000U   }}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSE\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{108 }
\DoxyCodeLine{109 \textcolor{preprocessor}{\#if !defined  (HSI\_VALUE)}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define HSI\_VALUE    16000000U  }}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSI\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{112 }
\DoxyCodeLine{113 \textcolor{preprocessor}{\#if !defined  (LSE\_VALUE)}}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define LSE\_VALUE    32768U     }}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LSE\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 \textcolor{preprocessor}{\#if !defined  (LSI\_VALUE)}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define LSI\_VALUE    32000U     }}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LSI\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{preprocessor}{\#if !defined  (HSI48\_VALUE)}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define HSI48\_VALUE  48000000U  }}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSI48\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{126 }
\DoxyCodeLine{127 \textcolor{preprocessor}{\#if !defined  (EXTERNAL\_SAI1\_CLOCK\_VALUE)}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define EXTERNAL\_SAI1\_CLOCK\_VALUE    48000U }}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* EXTERNAL\_SAI1\_CLOCK\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{130 }
\DoxyCodeLine{131 \textcolor{preprocessor}{\#if !defined  (EXTERNAL\_SAI2\_CLOCK\_VALUE)}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define EXTERNAL\_SAI2\_CLOCK\_VALUE    48000U }}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* EXTERNAL\_SAI2\_CLOCK\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_LSIRDYC                RCC\_CICR\_LSIRDYC     }}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_LSERDYC                RCC\_CICR\_LSERDYC     }}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_MSIRDYC                RCC\_CICR\_MSIRDYC     }}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_HSIRDYC                RCC\_CICR\_HSIRDYC     }}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_HSERDYC                RCC\_CICR\_HSERDYC     }}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_PLLRDYC                RCC\_CICR\_PLLRDYC     }}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_HSI48RDYC              RCC\_CICR\_HSI48RDYC   }}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_PLLSAI1RDYC            RCC\_CICR\_PLLSAI1RDYC }}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_PLLSAI2RDYC            RCC\_CICR\_PLLSAI2RDYC }}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_LSECSSC                RCC\_CICR\_LSECSSC     }}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define LL\_RCC\_CICR\_CSSC                   RCC\_CICR\_CSSC        }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_LSIRDYF                RCC\_CIFR\_LSIRDYF     }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_LSERDYF                RCC\_CIFR\_LSERDYF     }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_MSIRDYF                RCC\_CIFR\_MSIRDYF     }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_HSIRDYF                RCC\_CIFR\_HSIRDYF     }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_HSERDYF                RCC\_CIFR\_HSERDYF     }}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_PLLRDYF                RCC\_CIFR\_PLLRDYF     }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_HSI48RDYF              RCC\_CIFR\_HSI48RDYF   }}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_PLLSAI1RDYF            RCC\_CIFR\_PLLSAI1RDYF }}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_PLLSAI2RDYF            RCC\_CIFR\_PLLSAI2RDYF }}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_LSECSSF                RCC\_CIFR\_LSECSSF     }}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define LL\_RCC\_CIFR\_CSSF                   RCC\_CIFR\_CSSF        }}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_FWRSTF                  RCC\_CSR\_FWRSTF     }}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_LPWRRSTF                RCC\_CSR\_LPWRRSTF   }}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_OBLRSTF                 RCC\_CSR\_OBLRSTF    }}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_PINRSTF                 RCC\_CSR\_PINRSTF    }}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_SFTRSTF                 RCC\_CSR\_SFTRSTF    }}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_IWDGRSTF                RCC\_CSR\_IWDGRSTF   }}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_WWDGRSTF                RCC\_CSR\_WWDGRSTF   }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define LL\_RCC\_CSR\_BORRSTF                 RCC\_CSR\_BORRSTF    }}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_LSIRDYIE               RCC\_CIER\_LSIRDYIE      }}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_LSERDYIE               RCC\_CIER\_LSERDYIE      }}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_MSIRDYIE               RCC\_CIER\_MSIRDYIE      }}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_HSIRDYIE               RCC\_CIER\_HSIRDYIE      }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_HSERDYIE               RCC\_CIER\_HSERDYIE      }}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_PLLRDYIE               RCC\_CIER\_PLLRDYIE      }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_HSI48RDYIE             RCC\_CIER\_HSI48RDYIE    }}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_PLLSAI1RDYIE           RCC\_CIER\_PLLSAI1RDYIE  }}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_PLLSAI2RDYIE           RCC\_CIER\_PLLSAI2RDYIE  }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define LL\_RCC\_CIER\_LSECSSIE               RCC\_CIER\_LSECSSIE      }}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_LOW                0x00000000U             }}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_MEDIUMLOW          RCC\_BDCR\_LSEDRV\_0       }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_MEDIUMHIGH         RCC\_BDCR\_LSEDRV\_1       }}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_HIGH               RCC\_BDCR\_LSEDRV         }}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_0                  RCC\_CR\_MSIRANGE\_0  }}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_1                  RCC\_CR\_MSIRANGE\_1  }}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_2                  RCC\_CR\_MSIRANGE\_2  }}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_3                  RCC\_CR\_MSIRANGE\_3  }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_4                  RCC\_CR\_MSIRANGE\_4  }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_5                  RCC\_CR\_MSIRANGE\_5  }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_6                  RCC\_CR\_MSIRANGE\_6  }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_7                  RCC\_CR\_MSIRANGE\_7  }}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_8                  RCC\_CR\_MSIRANGE\_8  }}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_9                  RCC\_CR\_MSIRANGE\_9  }}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_10                 RCC\_CR\_MSIRANGE\_10 }}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGE\_11                 RCC\_CR\_MSIRANGE\_11 }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define LL\_RCC\_MSISRANGE\_4                 RCC\_CSR\_MSISRANGE\_1  }}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define LL\_RCC\_MSISRANGE\_5                 RCC\_CSR\_MSISRANGE\_2  }}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define LL\_RCC\_MSISRANGE\_6                 RCC\_CSR\_MSISRANGE\_4  }}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define LL\_RCC\_MSISRANGE\_7                 RCC\_CSR\_MSISRANGE\_8  }}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define LL\_RCC\_LSCO\_CLKSOURCE\_LSI          0x00000000U                 }}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define LL\_RCC\_LSCO\_CLKSOURCE\_LSE          RCC\_BDCR\_LSCOSEL      }}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_MSI           RCC\_CFGR\_SW\_MSI    }}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_HSI           RCC\_CFGR\_SW\_HSI    }}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_HSE           RCC\_CFGR\_SW\_HSE    }}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_PLL           RCC\_CFGR\_SW\_PLL    }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_MSI    RCC\_CFGR\_SWS\_MSI   }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI    RCC\_CFGR\_SWS\_HSI   }}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE    RCC\_CFGR\_SWS\_HSE   }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL    RCC\_CFGR\_SWS\_PLL   }}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_1                RCC\_CFGR\_HPRE\_DIV1   }}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_2                RCC\_CFGR\_HPRE\_DIV2   }}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_4                RCC\_CFGR\_HPRE\_DIV4   }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_8                RCC\_CFGR\_HPRE\_DIV8   }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_16               RCC\_CFGR\_HPRE\_DIV16  }}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_64               RCC\_CFGR\_HPRE\_DIV64  }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_128              RCC\_CFGR\_HPRE\_DIV128 }}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_256              RCC\_CFGR\_HPRE\_DIV256 }}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_512              RCC\_CFGR\_HPRE\_DIV512 }}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_1                  RCC\_CFGR\_PPRE1\_DIV1  }}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_2                  RCC\_CFGR\_PPRE1\_DIV2  }}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_4                  RCC\_CFGR\_PPRE1\_DIV4  }}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_8                  RCC\_CFGR\_PPRE1\_DIV8  }}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_16                 RCC\_CFGR\_PPRE1\_DIV16 }}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_1                  RCC\_CFGR\_PPRE2\_DIV1  }}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_2                  RCC\_CFGR\_PPRE2\_DIV2  }}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_4                  RCC\_CFGR\_PPRE2\_DIV4  }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_8                  RCC\_CFGR\_PPRE2\_DIV8  }}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_16                 RCC\_CFGR\_PPRE2\_DIV16 }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define LL\_RCC\_STOP\_WAKEUPCLOCK\_MSI        0x00000000U             }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define LL\_RCC\_STOP\_WAKEUPCLOCK\_HSI        RCC\_CFGR\_STOPWUCK       }}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_NOCLOCK          0x00000000U                            }}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_SYSCLK           RCC\_CFGR\_MCOSEL\_0                      }}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_MSI              RCC\_CFGR\_MCOSEL\_1                      }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_HSI              (RCC\_CFGR\_MCOSEL\_0| RCC\_CFGR\_MCOSEL\_1) }}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_HSE              RCC\_CFGR\_MCOSEL\_2                      }}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_PLLCLK           (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)  }}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_LSI              (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)  }}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_LSE              (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2) }}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_HSI48            RCC\_CFGR\_MCOSEL\_3                      }}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_1                  RCC\_CFGR\_MCOPRE\_DIV1       }}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_2                  RCC\_CFGR\_MCOPRE\_DIV2       }}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_4                  RCC\_CFGR\_MCOPRE\_DIV4       }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_8                  RCC\_CFGR\_MCOPRE\_DIV8       }}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_16                 RCC\_CFGR\_MCOPRE\_DIV16      }}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define LL\_RCC\_PERIPH\_FREQUENCY\_NO         0x00000000U                 }}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define LL\_RCC\_PERIPH\_FREQUENCY\_NA         0xFFFFFFFFU                 }}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{381 }
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define LL\_RCC\_USART1\_CLKSOURCE\_PCLK2      (RCC\_CCIPR\_USART1SEL << 16U)                           }}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK     ((RCC\_CCIPR\_USART1SEL << 16U) | RCC\_CCIPR\_USART1SEL\_0) }}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define LL\_RCC\_USART1\_CLKSOURCE\_HSI        ((RCC\_CCIPR\_USART1SEL << 16U) | RCC\_CCIPR\_USART1SEL\_1) }}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define LL\_RCC\_USART1\_CLKSOURCE\_LSE        ((RCC\_CCIPR\_USART1SEL << 16U) | RCC\_CCIPR\_USART1SEL)   }}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define LL\_RCC\_USART2\_CLKSOURCE\_PCLK1      (RCC\_CCIPR\_USART2SEL << 16U)                           }}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK     ((RCC\_CCIPR\_USART2SEL << 16U) | RCC\_CCIPR\_USART2SEL\_0) }}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define LL\_RCC\_USART2\_CLKSOURCE\_HSI        ((RCC\_CCIPR\_USART2SEL << 16U) | RCC\_CCIPR\_USART2SEL\_1) }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define LL\_RCC\_USART2\_CLKSOURCE\_LSE        ((RCC\_CCIPR\_USART2SEL << 16U) | RCC\_CCIPR\_USART2SEL)   }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_USART3SEL)}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define LL\_RCC\_USART3\_CLKSOURCE\_PCLK1      (RCC\_CCIPR\_USART3SEL << 16U)                           }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK     ((RCC\_CCIPR\_USART3SEL << 16U) | RCC\_CCIPR\_USART3SEL\_0) }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define LL\_RCC\_USART3\_CLKSOURCE\_HSI        ((RCC\_CCIPR\_USART3SEL << 16U) | RCC\_CCIPR\_USART3SEL\_1) }}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define LL\_RCC\_USART3\_CLKSOURCE\_LSE        ((RCC\_CCIPR\_USART3SEL << 16U) | RCC\_CCIPR\_USART3SEL)   }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_USART3SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_UART4SEL) || defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_UART4SEL)}}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define LL\_RCC\_UART4\_CLKSOURCE\_PCLK1       (RCC\_CCIPR\_UART4SEL << 16U)                           }}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define LL\_RCC\_UART4\_CLKSOURCE\_SYSCLK      ((RCC\_CCIPR\_UART4SEL << 16U) | RCC\_CCIPR\_UART4SEL\_0)  }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define LL\_RCC\_UART4\_CLKSOURCE\_HSI         ((RCC\_CCIPR\_UART4SEL << 16U) | RCC\_CCIPR\_UART4SEL\_1)  }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define LL\_RCC\_UART4\_CLKSOURCE\_LSE         ((RCC\_CCIPR\_UART4SEL << 16U) | RCC\_CCIPR\_UART4SEL)    }}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_UART4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define LL\_RCC\_UART5\_CLKSOURCE\_PCLK1       (RCC\_CCIPR\_UART5SEL << 16U)                           }}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define LL\_RCC\_UART5\_CLKSOURCE\_SYSCLK      ((RCC\_CCIPR\_UART5SEL << 16U) | RCC\_CCIPR\_UART5SEL\_0)  }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define LL\_RCC\_UART5\_CLKSOURCE\_HSI         ((RCC\_CCIPR\_UART5SEL << 16U) | RCC\_CCIPR\_UART5SEL\_1)  }}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define LL\_RCC\_UART5\_CLKSOURCE\_LSE         ((RCC\_CCIPR\_UART5SEL << 16U) | RCC\_CCIPR\_UART5SEL)    }}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_UART5SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_UART4SEL || RCC\_CCIPR\_UART5SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{423 }
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1     0x00000000U                     }}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK    RCC\_CCIPR\_LPUART1SEL\_0          }}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_HSI       RCC\_CCIPR\_LPUART1SEL\_1          }}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_LSE       RCC\_CCIPR\_LPUART1SEL            }}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1        ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C1SEL\_Pos << 16U))                                                  }}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK       ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C1SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C1SEL\_0 >> RCC\_CCIPR\_I2C1SEL\_Pos)) }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1\_CLKSOURCE\_HSI          ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C1SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C1SEL\_1 >> RCC\_CCIPR\_I2C1SEL\_Pos)) }}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_I2C2SEL)}}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1        ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C2SEL\_Pos << 16U))                                                  }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK       ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C2SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C2SEL\_0 >> RCC\_CCIPR\_I2C2SEL\_Pos)) }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define LL\_RCC\_I2C2\_CLKSOURCE\_HSI          ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C2SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C2SEL\_1 >> RCC\_CCIPR\_I2C2SEL\_Pos)) }}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_I2C2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1        ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C3SEL\_Pos << 16U))                                                  }}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK       ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C3SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C3SEL\_0 >> RCC\_CCIPR\_I2C3SEL\_Pos)) }}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define LL\_RCC\_I2C3\_CLKSOURCE\_HSI          ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C3SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C3SEL\_1 >> RCC\_CCIPR\_I2C3SEL\_Pos)) }}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_I2C4SEL)}}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_PCLK1        ((RCC\_OFFSET\_CCIPR2 << 24U) | (RCC\_CCIPR2\_I2C4SEL\_Pos << 16U))                                                    }}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_SYSCLK       ((RCC\_OFFSET\_CCIPR2 << 24U) | (RCC\_CCIPR2\_I2C4SEL\_Pos << 16U) | (RCC\_CCIPR2\_I2C4SEL\_0 >> RCC\_CCIPR2\_I2C4SEL\_Pos)) }}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_HSI          ((RCC\_OFFSET\_CCIPR2 << 24U) | (RCC\_CCIPR2\_I2C4SEL\_Pos << 16U) | (RCC\_CCIPR2\_I2C4SEL\_1 >> RCC\_CCIPR2\_I2C4SEL\_Pos)) }}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1      RCC\_CCIPR\_LPTIM1SEL                                    }}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI        (RCC\_CCIPR\_LPTIM1SEL | (RCC\_CCIPR\_LPTIM1SEL\_0 >> 16U)) }}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI        (RCC\_CCIPR\_LPTIM1SEL | (RCC\_CCIPR\_LPTIM1SEL\_1 >> 16U)) }}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE        (RCC\_CCIPR\_LPTIM1SEL | (RCC\_CCIPR\_LPTIM1SEL >> 16U))   }}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PCLK1      RCC\_CCIPR\_LPTIM2SEL                                    }}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_LSI        (RCC\_CCIPR\_LPTIM2SEL | (RCC\_CCIPR\_LPTIM2SEL\_0 >> 16U)) }}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_HSI        (RCC\_CCIPR\_LPTIM2SEL | (RCC\_CCIPR\_LPTIM2SEL\_1 >> 16U)) }}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_LSE        (RCC\_CCIPR\_LPTIM2SEL | (RCC\_CCIPR\_LPTIM2SEL >> 16U))   }}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI1      (RCC\_CCIPR2\_SAI1SEL << 16U)                          }}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI2      ((RCC\_CCIPR2\_SAI1SEL << 16U) | RCC\_CCIPR2\_SAI1SEL\_0) }}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL          ((RCC\_CCIPR2\_SAI1SEL << 16U) | RCC\_CCIPR2\_SAI1SEL\_1) }}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PIN          ((RCC\_CCIPR2\_SAI1SEL << 16U) | (RCC\_CCIPR2\_SAI1SEL\_1 | RCC\_CCIPR2\_SAI1SEL\_0))  }}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_HSI          ((RCC\_CCIPR2\_SAI1SEL << 16U) | RCC\_CCIPR2\_SAI1SEL\_2) }}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#elif defined(RCC\_CCIPR\_SAI1SEL)}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI1      RCC\_CCIPR\_SAI1SEL                                    }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI2      (RCC\_CCIPR\_SAI1SEL | (RCC\_CCIPR\_SAI1SEL\_0 >> 16U))   }}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL          (RCC\_CCIPR\_SAI1SEL | (RCC\_CCIPR\_SAI1SEL\_1 >> 16U))   }}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PIN          (RCC\_CCIPR\_SAI1SEL | (RCC\_CCIPR\_SAI1SEL >> 16U))     }}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{490 }
\DoxyCodeLine{491 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SAI2SEL)}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI1      (RCC\_CCIPR2\_SAI2SEL << 16U)                          }}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI2      ((RCC\_CCIPR2\_SAI2SEL << 16U) | RCC\_CCIPR2\_SAI2SEL\_0) }}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PLL          ((RCC\_CCIPR2\_SAI2SEL << 16U) | RCC\_CCIPR2\_SAI2SEL\_1) }}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PIN          ((RCC\_CCIPR2\_SAI2SEL << 16U) | (RCC\_CCIPR2\_SAI2SEL\_1 | RCC\_CCIPR2\_SAI2SEL\_0))  }}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_HSI          ((RCC\_CCIPR2\_SAI2SEL << 16U) | RCC\_CCIPR2\_SAI2SEL\_2) }}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#elif defined(RCC\_CCIPR\_SAI2SEL)}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI1      RCC\_CCIPR\_SAI2SEL                                    }}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI2      (RCC\_CCIPR\_SAI2SEL | (RCC\_CCIPR\_SAI2SEL\_0 >> 16U))   }}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PLL          (RCC\_CCIPR\_SAI2SEL | (RCC\_CCIPR\_SAI2SEL\_1 >> 16U))   }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE\_PIN          (RCC\_CCIPR\_SAI2SEL | (RCC\_CCIPR\_SAI2SEL >> 16U))     }}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SAI2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_KERNELCLKSOURCE\_48CLK  0x00000000U          }}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_KERNELCLKSOURCE\_PLLP   RCC\_CCIPR2\_SDMMCSEL  }}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{519 }
\DoxyCodeLine{520 \textcolor{preprocessor}{\#if defined(SDMMC1)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_CLKSOURCE\_HSI48      0x00000000U          }}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_CLKSOURCE\_NONE       0x00000000U          }}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_CLKSOURCE\_PLLSAI1    RCC\_CCIPR\_CLK48SEL\_0 }}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_CLKSOURCE\_PLL        RCC\_CCIPR\_CLK48SEL\_1 }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_CLKSOURCE\_MSI        RCC\_CCIPR\_CLK48SEL   }}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{538 }
\DoxyCodeLine{542 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_HSI48         0x00000000U          }}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_NONE          0x00000000U          }}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_PLLSAI1       RCC\_CCIPR\_CLK48SEL\_0 }}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_PLL           RCC\_CCIPR\_CLK48SEL\_1 }}
\DoxyCodeLine{551 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_MSI           RCC\_CCIPR\_CLK48SEL   }}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS) || defined(USB)}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_HSI48         0x00000000U          }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_NONE          0x00000000U          }}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_PLLSAI1       RCC\_CCIPR\_CLK48SEL\_0 }}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_PLL           RCC\_CCIPR\_CLK48SEL\_1 }}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_MSI           RCC\_CCIPR\_CLK48SEL   }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS || USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{575 }
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_NONE          0x00000000U          }}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_PLLSAI1       RCC\_CCIPR\_ADCSEL\_0   }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT) \&\& !defined(LTDC)}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_PLLSAI2       RCC\_CCIPR\_ADCSEL\_1   }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK        RCC\_CCIPR\_ADCSEL     }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK        0x30000000U          }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define LL\_RCC\_SWPMI1\_CLKSOURCE\_PCLK1      0x00000000U          }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define LL\_RCC\_SWPMI1\_CLKSOURCE\_HSI        RCC\_CCIPR\_SWPMI1SEL  }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{605 }
\DoxyCodeLine{606 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_SAI1 0x00000000U             }}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_HSI  RCC\_CCIPR2\_ADFSDM1SEL\_0 }}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_MSI  RCC\_CCIPR2\_ADFSDM1SEL\_1 }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_ADFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{618 }
\DoxyCodeLine{622 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2      0x00000000U          }}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK     RCC\_CCIPR2\_DFSDM1SEL }}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2      0x00000000U          }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK     RCC\_CCIPR\_DFSDM1SEL  }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{633 }
\DoxyCodeLine{634 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define LL\_RCC\_DSI\_CLKSOURCE\_PHY          0x00000000U           }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define LL\_RCC\_DSI\_CLKSOURCE\_PLL          RCC\_CCIPR2\_DSISEL     }}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{644 }
\DoxyCodeLine{645 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV2  0x00000000U              }}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV4  RCC\_CCIPR2\_PLLSAI2DIVR\_0 }}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV8  RCC\_CCIPR2\_PLLSAI2DIVR\_1 }}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define LL\_RCC\_LTDC\_CLKSOURCE\_PLLSAI2R\_DIV16 RCC\_CCIPR2\_PLLSAI2DIVR   }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{657 }
\DoxyCodeLine{658 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define LL\_RCC\_OCTOSPI\_CLKSOURCE\_SYSCLK    0x00000000U           }}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define LL\_RCC\_OCTOSPI\_CLKSOURCE\_MSI       RCC\_CCIPR2\_OSPISEL\_0  }}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define LL\_RCC\_OCTOSPI\_CLKSOURCE\_PLL       RCC\_CCIPR2\_OSPISEL\_1  }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{669 }
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define LL\_RCC\_USART1\_CLKSOURCE            RCC\_CCIPR\_USART1SEL }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define LL\_RCC\_USART2\_CLKSOURCE            RCC\_CCIPR\_USART2SEL }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_USART3SEL)}}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define LL\_RCC\_USART3\_CLKSOURCE            RCC\_CCIPR\_USART3SEL }}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_USART3SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_UART4SEL) || defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_UART4SEL)}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define LL\_RCC\_UART4\_CLKSOURCE             RCC\_CCIPR\_UART4SEL }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_UART4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_UART5SEL)}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define LL\_RCC\_UART5\_CLKSOURCE             RCC\_CCIPR\_UART5SEL }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_UART5SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_UART4SEL || RCC\_CCIPR\_UART5SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{696 }
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE           RCC\_CCIPR\_LPUART1SEL }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1\_CLKSOURCE              ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C1SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C1SEL >> RCC\_CCIPR\_I2C1SEL\_Pos)) }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_I2C2SEL)}}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define LL\_RCC\_I2C2\_CLKSOURCE              ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C2SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C2SEL >> RCC\_CCIPR\_I2C2SEL\_Pos)) }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_I2C2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define LL\_RCC\_I2C3\_CLKSOURCE              ((RCC\_OFFSET\_CCIPR << 24U) | (RCC\_CCIPR\_I2C3SEL\_Pos << 16U) | (RCC\_CCIPR\_I2C3SEL >> RCC\_CCIPR\_I2C3SEL\_Pos)) }}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_I2C4SEL)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE              ((RCC\_OFFSET\_CCIPR2 << 24U) | (RCC\_CCIPR2\_I2C4SEL\_Pos << 16U) | (RCC\_CCIPR2\_I2C4SEL >> RCC\_CCIPR2\_I2C4SEL\_Pos)) }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE            RCC\_CCIPR\_LPTIM1SEL }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE            RCC\_CCIPR\_LPTIM2SEL }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_SAI1SEL) || defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE              RCC\_CCIPR2\_SAI1SEL }}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE              RCC\_CCIPR\_SAI1SEL }}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SAI2SEL)}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE              RCC\_CCIPR2\_SAI2SEL }}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#elif defined(RCC\_CCIPR\_SAI2SEL)}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2\_CLKSOURCE              RCC\_CCIPR\_SAI2SEL }}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SAI2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_SAI1SEL || RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{747 }
\DoxyCodeLine{748 \textcolor{preprocessor}{\#if defined(SDMMC1)}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_KERNELCLKSOURCE      RCC\_CCIPR2\_SDMMCSEL }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{758 }
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC1\_CLKSOURCE            RCC\_CCIPR\_CLK48SEL }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{767 }
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE               RCC\_CCIPR\_CLK48SEL }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS) || defined(USB)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE               RCC\_CCIPR\_CLK48SEL }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS || USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{785 }
\DoxyCodeLine{789 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE               RCC\_CCIPR\_ADCSEL }}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE               0x30000000U }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define LL\_RCC\_SWPMI1\_CLKSOURCE            RCC\_CCIPR\_SWPMI1SEL }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{807 }
\DoxyCodeLine{808 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE      RCC\_CCIPR2\_ADFSDM1SEL }\textcolor{comment}{/* DFSDM1 Audio Clock source selection */}\textcolor{preprocessor}{}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_ADFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE            RCC\_CCIPR2\_DFSDM1SEL }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE            RCC\_CCIPR\_DFSDM1SEL }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{831 }
\DoxyCodeLine{832 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define LL\_RCC\_DSI\_CLKSOURCE               RCC\_CCIPR2\_DSISEL      }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{841 }
\DoxyCodeLine{842 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define LL\_RCC\_LTDC\_CLKSOURCE              RCC\_CCIPR2\_PLLSAI2DIVR }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{851 }
\DoxyCodeLine{852 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define LL\_RCC\_OCTOSPI\_CLKSOURCE           RCC\_CCIPR2\_OSPISEL    }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{861 }
\DoxyCodeLine{862 }
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_NONE          0x00000000U                   }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_LSE           RCC\_BDCR\_RTCSEL\_0       }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_LSI           RCC\_BDCR\_RTCSEL\_1       }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32     RCC\_BDCR\_RTCSEL         }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_NONE              0x00000000U             }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_MSI               RCC\_PLLCFGR\_PLLSRC\_MSI  }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_HSI               RCC\_PLLCFGR\_PLLSRC\_HSI  }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_HSE               RCC\_PLLCFGR\_PLLSRC\_HSE  }}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_1                  0x00000000U                                                    }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_2                  (RCC\_PLLCFGR\_PLLM\_0)                                           }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_3                  (RCC\_PLLCFGR\_PLLM\_1)                                           }}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_4                  (RCC\_PLLCFGR\_PLLM\_1 | RCC\_PLLCFGR\_PLLM\_0)                      }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_5                  (RCC\_PLLCFGR\_PLLM\_2)                                           }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_6                  (RCC\_PLLCFGR\_PLLM\_2 | RCC\_PLLCFGR\_PLLM\_0)                      }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_7                  (RCC\_PLLCFGR\_PLLM\_2 | RCC\_PLLCFGR\_PLLM\_1)                      }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_8                  (RCC\_PLLCFGR\_PLLM\_2 | RCC\_PLLCFGR\_PLLM\_1 | RCC\_PLLCFGR\_PLLM\_0) }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#if defined(RCC\_PLLM\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_9                  (RCC\_PLLCFGR\_PLLM\_3)                                           }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_10                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_0)                      }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_11                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_1)                      }}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_12                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_1 | RCC\_PLLCFGR\_PLLM\_0) }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_13                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_2)                      }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_14                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_2 | RCC\_PLLCFGR\_PLLM\_0) }}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_15                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_2 | RCC\_PLLCFGR\_PLLM\_1) }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define LL\_RCC\_PLLM\_DIV\_16                 (RCC\_PLLCFGR\_PLLM\_3 | RCC\_PLLCFGR\_PLLM\_2 | RCC\_PLLCFGR\_PLLM\_1 | RCC\_PLLCFGR\_PLLM\_0) }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLM\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define LL\_RCC\_PLLR\_DIV\_2                  0x00000000U            }}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define LL\_RCC\_PLLR\_DIV\_4                  (RCC\_PLLCFGR\_PLLR\_0)   }}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define LL\_RCC\_PLLR\_DIV\_6                  (RCC\_PLLCFGR\_PLLR\_1)   }}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define LL\_RCC\_PLLR\_DIV\_8                  (RCC\_PLLCFGR\_PLLR)     }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_2                  (RCC\_PLLCFGR\_PLLPDIV\_1)                                              }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_3                  (RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)                        }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_4                  (RCC\_PLLCFGR\_PLLPDIV\_2)                                              }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_5                  (RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)                        }}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_6                  (RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)                        }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_7                  (RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)  }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_8                  (RCC\_PLLCFGR\_PLLPDIV\_3)                                              }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_9                  (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_0)                        }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_10                 (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1)                        }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_11                 (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)  }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_12                 (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2)                        }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_13                 (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)  }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_14                 (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)  }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_15                 (RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0) }}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_16                 (RCC\_PLLCFGR\_PLLPDIV\_4)                                              }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_17                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_0)                        }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_18                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_1)                        }}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_19                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0)  }}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_20                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2)                        }}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_21                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0)  }}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_22                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1)  }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_23                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0) }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_24                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3)                        }}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_25                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_0)  }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_26                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1)  }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_27                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0) }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_28                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2)  }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_29                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_0) }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_30                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1) }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_31                 (RCC\_PLLCFGR\_PLLPDIV\_4|RCC\_PLLCFGR\_PLLPDIV\_3|RCC\_PLLCFGR\_PLLPDIV\_2|RCC\_PLLCFGR\_PLLPDIV\_1|RCC\_PLLCFGR\_PLLPDIV\_0) }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_7                  0x00000000U            }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define LL\_RCC\_PLLP\_DIV\_17                 (RCC\_PLLCFGR\_PLLP)     }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{965 }
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define LL\_RCC\_PLLQ\_DIV\_2                  0x00000000U             }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define LL\_RCC\_PLLQ\_DIV\_4                  (RCC\_PLLCFGR\_PLLQ\_0)    }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define LL\_RCC\_PLLQ\_DIV\_6                  (RCC\_PLLCFGR\_PLLQ\_1)    }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define LL\_RCC\_PLLQ\_DIV\_8                  (RCC\_PLLCFGR\_PLLQ)      }}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_1              0x00000000U                                             }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_2              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_0)                            }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_3              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_1)                            }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_4              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_5              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2)                            }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_6              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_7              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1) }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_8              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_9              (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3)                            }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_10             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_11             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1) }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_12             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_13             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2) }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_14             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_15             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1) }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1M\_DIV\_16             (RCC\_PLLSAI1CFGR\_PLLSAI1M\_3|RCC\_PLLSAI1CFGR\_PLLSAI1M\_2|RCC\_PLLSAI1CFGR\_PLLSAI1M\_1|RCC\_PLLSAI1CFGR\_PLLSAI1M\_0) }}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1001 }
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1Q\_DIV\_2              0x00000000U                  }}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1Q\_DIV\_4              (RCC\_PLLSAI1CFGR\_PLLSAI1Q\_0) }}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1Q\_DIV\_6              (RCC\_PLLSAI1CFGR\_PLLSAI1Q\_1) }}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1Q\_DIV\_8              (RCC\_PLLSAI1CFGR\_PLLSAI1Q)   }}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_2              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1)                               }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_3              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_4              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2)                               }}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_5              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_6              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_7              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_8              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3)                               }}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_9              (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_10             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_11             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_12             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2) }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_13             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_14             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_15             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_16             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4)                               }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_17             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_18             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_19             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_20             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2) }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_21             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_22             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_23             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_24             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3) }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_25             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_26             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_27             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_28             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2) }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_29             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_30             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1) }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_31             (RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_4|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_3|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_2|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_1|RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_0) }}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_7              0x00000000U                }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1P\_DIV\_17             (RCC\_PLLSAI1CFGR\_PLLSAI1P) }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1R\_DIV\_2              0x00000000U                  }}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1R\_DIV\_4              (RCC\_PLLSAI1CFGR\_PLLSAI1R\_0) }}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1R\_DIV\_6              (RCC\_PLLSAI1CFGR\_PLLSAI1R\_1) }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI1R\_DIV\_8              (RCC\_PLLSAI1CFGR\_PLLSAI1R)   }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1067 }
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_1              0x00000000U                                             }}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_2              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_0)                            }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_3              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_1)                            }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_4              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_5              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2)                            }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_6              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_7              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1) }}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_8              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_9              (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3)                            }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_10             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_11             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1) }}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_12             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_13             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2) }}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_14             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_15             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1) }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2M\_DIV\_16             (RCC\_PLLSAI2CFGR\_PLLSAI2M\_3|RCC\_PLLSAI2CFGR\_PLLSAI2M\_2|RCC\_PLLSAI2CFGR\_PLLSAI2M\_1|RCC\_PLLSAI2CFGR\_PLLSAI2M\_0) }}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1093 }
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2Q\_DIV\_2              0x00000000U                  }}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2Q\_DIV\_4              (RCC\_PLLSAI2CFGR\_PLLSAI2Q\_0) }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2Q\_DIV\_6              (RCC\_PLLSAI2CFGR\_PLLSAI2Q\_1) }}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2Q\_DIV\_8              (RCC\_PLLSAI2CFGR\_PLLSAI2Q)   }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2Q\_DIV\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1106 }
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_2              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1)                               }}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_3              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_4              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2)                               }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_5              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_6              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_7              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_8              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3)                               }}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_9              (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_10             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_11             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_12             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2) }}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_13             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_14             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_15             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_16             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4)                               }}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_17             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_18             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_19             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_20             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2) }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_21             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_22             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_23             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_24             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3) }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_25             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_26             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_27             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_28             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2) }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_29             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_30             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1) }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_31             (RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_4|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_3|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_2|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_1|RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_0) }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_7              0x00000000U                }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2P\_DIV\_17             (RCC\_PLLSAI2CFGR\_PLLSAI2P) }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2R\_DIV\_2              0x00000000U                  }}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2R\_DIV\_4              (RCC\_PLLSAI2CFGR\_PLLSAI2R\_0) }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2R\_DIV\_6              (RCC\_PLLSAI2CFGR\_PLLSAI2R\_1) }}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2R\_DIV\_8              (RCC\_PLLSAI2CFGR\_PLLSAI2R)   }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_PLLSAI2DIVR)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2DIVR\_DIV\_2           0x00000000U                     }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2DIVR\_DIV\_4           RCC\_CCIPR2\_PLLSAI2DIVR\_0        }}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2DIVR\_DIV\_8           RCC\_CCIPR2\_PLLSAI2DIVR\_1        }}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSAI2DIVR\_DIV\_16          (RCC\_CCIPR2\_PLLSAI2DIVR\_1 | RCC\_CCIPR2\_PLLSAI2DIVR\_0) }}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_PLLSAI2DIVR */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1173 }
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGESEL\_STANDBY         0U                  }}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define LL\_RCC\_MSIRANGESEL\_RUN             1U                  }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#if defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define LL\_RCC\_LSI\_PREDIV\_1                0x00000000U         }}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define LL\_RCC\_LSI\_PREDIV\_128              RCC\_CSR\_LSIPREDIV   }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CSR\_LSIPREDIV */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1193 }
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK       LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM\_CLKSOURCE\_PCLK        LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM\_CLKSOURCE\_SYSCLK      LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM\_CLKSOURCE             LL\_RCC\_DFSDM1\_CLKSOURCE}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define LL\_RCC\_SWPMI1\_CLKSOURCE\_PCLK       LL\_RCC\_SWPMI1\_CLKSOURCE\_PCLK1}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1214 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define LL\_RCC\_WriteReg(\_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG(RCC-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{1230 }
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define LL\_RCC\_ReadReg(\_\_REG\_\_) READ\_REG(RCC-\/>\_\_REG\_\_)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLCLK\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLR\_\_) ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLN\_\_) / \(\backslash\)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{                   ((((\_\_PLLR\_\_) >> RCC\_PLLCFGR\_PLLR\_Pos) + 1U) * 2U))}}
\DoxyCodeLine{1279 }
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_) ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLN\_\_) / \(\backslash\)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{                   ((\_\_PLLP\_\_) >> RCC\_PLLCFGR\_PLLPDIV\_Pos))}}
\DoxyCodeLine{1342 }
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_) ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLN\_\_) / \(\backslash\)}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{                   (((\_\_PLLP\_\_) == LL\_RCC\_PLLP\_DIV\_7) ? 7U : 17U))}}
\DoxyCodeLine{1366 }
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1369 }
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLCLK\_48M\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLQ\_\_) ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLN\_\_) / \(\backslash\)}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{                   ((((\_\_PLLQ\_\_) >> RCC\_PLLCFGR\_PLLQ\_Pos) + 1U) << 1U))}}
\DoxyCodeLine{1404 }
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT) \&\& defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLSAI1M\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1P\_\_) \(\backslash\)}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLSAI1M\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{                    ((\_\_PLLSAI1P\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos))}}
\DoxyCodeLine{1466 }
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#elif defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1P\_\_) \(\backslash\)}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{                    ((\_\_PLLSAI1P\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos))}}
\DoxyCodeLine{1519 }
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1P\_\_) \(\backslash\)}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{                    (((\_\_PLLSAI1P\_\_) == LL\_RCC\_PLLSAI1P\_DIV\_7) ? 7U : 17U))}}
\DoxyCodeLine{1544 }
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1546 }
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_48M\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLSAI1M\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1Q\_\_) \(\backslash\)}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLSAI1M\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{                    ((((\_\_PLLSAI1Q\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos) + 1U) << 1U))}}
\DoxyCodeLine{1581 }
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_48M\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1Q\_\_) \(\backslash\)}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{                    ((((\_\_PLLSAI1Q\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos) + 1U) << 1U))}}
\DoxyCodeLine{1608 }
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1610 }
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_ADC\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLSAI1M\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1R\_\_) \(\backslash\)}}
\DoxyCodeLine{1643 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLSAI1M\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1644 \textcolor{preprocessor}{                    ((((\_\_PLLSAI1R\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos) + 1U) << 1U))}}
\DoxyCodeLine{1645 }
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI1\_ADC\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI1N\_\_, \_\_PLLSAI1R\_\_) \(\backslash\)}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLSAI1N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{                    ((((\_\_PLLSAI1R\_\_) >> RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos) + 1U) << 1U))}}
\DoxyCodeLine{1672 }
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1675 }
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT) \&\& defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI2\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLSAI2M\_\_, \_\_PLLSAI2N\_\_, \_\_PLLSAI2P\_\_) \(\backslash\)}}
\DoxyCodeLine{1734 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLSAI2M\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos) + 1U)) * (\_\_PLLSAI2N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1735 \textcolor{preprocessor}{                    ((\_\_PLLSAI2P\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos))}}
\DoxyCodeLine{1736 }
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#elif defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI2\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI2N\_\_, \_\_PLLSAI2P\_\_) \(\backslash\)}}
\DoxyCodeLine{1787 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLSAI2N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{                    ((\_\_PLLSAI2P\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos))}}
\DoxyCodeLine{1789 }
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI2\_SAI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI2N\_\_, \_\_PLLSAI2P\_\_) \(\backslash\)}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1)) * (\_\_PLLSAI2N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{                    (((\_\_PLLSAI2P\_\_) == LL\_RCC\_PLLSAI2P\_DIV\_7) ? 7U : 17U))}}
\DoxyCodeLine{1814 }
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1816 }
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI2\_LTDC\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLSAI2M\_\_, \_\_PLLSAI2N\_\_, \_\_PLLSAI2R\_\_, \_\_PLLSAI2DIVR\_\_) \(\backslash\)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{                   (((\_\_INPUTFREQ\_\_) / (((\_\_PLLSAI2M\_\_)>> RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos) + 1U)) * (\_\_PLLSAI2N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{                    (((((\_\_PLLSAI2R\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos ) + 1U) << 1U) * (2UL << ((\_\_PLLSAI2DIVR\_\_) >> RCC\_CCIPR2\_PLLSAI2DIVR\_Pos))))}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#elif defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI2\_ADC\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLM\_\_, \_\_PLLSAI2N\_\_, \_\_PLLSAI2R\_\_) \(\backslash\)}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLM\_\_)>> RCC\_PLLCFGR\_PLLM\_Pos) + 1U)) * (\_\_PLLSAI2N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{                    ((((\_\_PLLSAI2R\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos ) + 1U) << 1U))}}
\DoxyCodeLine{1882 }
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1884 }
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PLLSAI2\_DSI\_FREQ(\_\_INPUTFREQ\_\_, \_\_PLLSAI2M\_\_, \_\_PLLSAI2N\_\_, \_\_PLLSAI2Q\_\_) \(\backslash\)}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{                   ((\_\_INPUTFREQ\_\_) / ((((\_\_PLLSAI2M\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos) + 1U)) * (\_\_PLLSAI2N\_\_) / \(\backslash\)}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{                    ((((\_\_PLLSAI2Q\_\_) >> RCC\_PLLSAI2CFGR\_PLLSAI2Q\_Pos) + 1U) << 1U))}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1920 }
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 }
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_, \_\_AHBPRESCALER\_\_) ((\_\_SYSCLKFREQ\_\_) >> AHBPrescTable[((\_\_AHBPRESCALER\_\_) \& RCC\_CFGR\_HPRE) >>  RCC\_CFGR\_HPRE\_Pos])}}
\DoxyCodeLine{1939 }
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB1PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> APBPrescTable[(\_\_APB1PRESCALER\_\_) >>  RCC\_CFGR\_PPRE1\_Pos])}}
\DoxyCodeLine{1952 }
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB2PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> APBPrescTable[(\_\_APB2PRESCALER\_\_) >>  RCC\_CFGR\_PPRE2\_Pos])}}
\DoxyCodeLine{1965 }
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define \_\_LL\_RCC\_CALC\_MSI\_FREQ(\_\_MSISEL\_\_, \_\_MSIRANGE\_\_)   (((\_\_MSISEL\_\_) == LL\_RCC\_MSIRANGESEL\_STANDBY) ? \(\backslash\)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{                           (MSIRangeTable[(\_\_MSIRANGE\_\_) >> 8U]) : \(\backslash\)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{                           (MSIRangeTable[(\_\_MSIRANGE\_\_) >> 4U]))}}
\DoxyCodeLine{2001 }
\DoxyCodeLine{2010 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2024 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2025 \{}
\DoxyCodeLine{2026   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\_CR\_CSSON}});}
\DoxyCodeLine{2027 \}}
\DoxyCodeLine{2028 }
\DoxyCodeLine{2034 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2035 \{}
\DoxyCodeLine{2036   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{2037 \}}
\DoxyCodeLine{2038 }
\DoxyCodeLine{2044 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2045 \{}
\DoxyCodeLine{2046   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{2047 \}}
\DoxyCodeLine{2048 }
\DoxyCodeLine{2054 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2055 \{}
\DoxyCodeLine{2056   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{2057 \}}
\DoxyCodeLine{2058 }
\DoxyCodeLine{2064 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2065 \{}
\DoxyCodeLine{2066   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{2067 \}}
\DoxyCodeLine{2068 }
\DoxyCodeLine{2074 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2075 \{}
\DoxyCodeLine{2076   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{2077 \}}
\DoxyCodeLine{2078 }
\DoxyCodeLine{2093 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_EnableInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2094 \{}
\DoxyCodeLine{2095   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{2096 \}}
\DoxyCodeLine{2097 }
\DoxyCodeLine{2103 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_DisableInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2104 \{}
\DoxyCodeLine{2105   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{2106 \}}
\DoxyCodeLine{2107 }
\DoxyCodeLine{2113 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSI\_IsEnabledInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2114 \{}
\DoxyCodeLine{2115   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}}) ? 1UL : 0UL);}
\DoxyCodeLine{2116 \}}
\DoxyCodeLine{2117 }
\DoxyCodeLine{2123 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2124 \{}
\DoxyCodeLine{2125   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{2126 \}}
\DoxyCodeLine{2127 }
\DoxyCodeLine{2133 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2134 \{}
\DoxyCodeLine{2135   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{2136 \}}
\DoxyCodeLine{2137 }
\DoxyCodeLine{2143 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2144 \{}
\DoxyCodeLine{2145   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{2146 \}}
\DoxyCodeLine{2147 }
\DoxyCodeLine{2153 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_EnableAutoFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2154 \{}
\DoxyCodeLine{2155   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\_CR\_HSIASFS}});}
\DoxyCodeLine{2156 \}}
\DoxyCodeLine{2157 }
\DoxyCodeLine{2163 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_DisableAutoFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2164 \{}
\DoxyCodeLine{2165   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\_CR\_HSIASFS}});}
\DoxyCodeLine{2166 \}}
\DoxyCodeLine{2174 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2175 \{}
\DoxyCodeLine{2176   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\_ICSCR\_HSICAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\_ICSCR\_HSICAL\_Pos}});}
\DoxyCodeLine{2177 \}}
\DoxyCodeLine{2178 }
\DoxyCodeLine{2189 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t Value)}
\DoxyCodeLine{2190 \{}
\DoxyCodeLine{2191   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\_ICSCR\_HSITRIM}}, Value << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\_ICSCR\_HSITRIM\_Pos}});}
\DoxyCodeLine{2192 \}}
\DoxyCodeLine{2193 }
\DoxyCodeLine{2200 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2201 \{}
\DoxyCodeLine{2202   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\_ICSCR\_HSITRIM}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\_ICSCR\_HSITRIM\_Pos}});}
\DoxyCodeLine{2203 \}}
\DoxyCodeLine{2204 }
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{2219 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI48\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2220 \{}
\DoxyCodeLine{2221   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CRRCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20addbd1cf09917e081bd3cb0280c41e}{RCC\_CRRCR\_HSI48ON}});}
\DoxyCodeLine{2222 \}}
\DoxyCodeLine{2223 }
\DoxyCodeLine{2229 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_HSI48\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2230 \{}
\DoxyCodeLine{2231   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CRRCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20addbd1cf09917e081bd3cb0280c41e}{RCC\_CRRCR\_HSI48ON}});}
\DoxyCodeLine{2232 \}}
\DoxyCodeLine{2233 }
\DoxyCodeLine{2239 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSI48\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2240 \{}
\DoxyCodeLine{2241   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CRRCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72447408a3717dfabcde1f577d336f3}{RCC\_CRRCR\_HSI48RDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72447408a3717dfabcde1f577d336f3}{RCC\_CRRCR\_HSI48RDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{2242 \}}
\DoxyCodeLine{2243 }
\DoxyCodeLine{2249 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_HSI48\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2250 \{}
\DoxyCodeLine{2251   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CRRCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ded016a4d2c8fa1f96dcc4e353d8138}{RCC\_CRRCR\_HSI48CAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\_CRRCR\_HSI48CAL\_Pos}});}
\DoxyCodeLine{2252 \}}
\DoxyCodeLine{2253 }
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2258 }
\DoxyCodeLine{2268 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2269 \{}
\DoxyCodeLine{2270   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});}
\DoxyCodeLine{2271 \}}
\DoxyCodeLine{2272 }
\DoxyCodeLine{2278 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2279 \{}
\DoxyCodeLine{2280   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});}
\DoxyCodeLine{2281 \}}
\DoxyCodeLine{2282 }
\DoxyCodeLine{2288 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2289 \{}
\DoxyCodeLine{2290   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});}
\DoxyCodeLine{2291 \}}
\DoxyCodeLine{2292 }
\DoxyCodeLine{2298 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2299 \{}
\DoxyCodeLine{2300   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});}
\DoxyCodeLine{2301 \}}
\DoxyCodeLine{2302 }
\DoxyCodeLine{2314 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_SetDriveCapability(uint32\_t LSEDrive)}
\DoxyCodeLine{2315 \{}
\DoxyCodeLine{2316   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\_BDCR\_LSEDRV}}, LSEDrive);}
\DoxyCodeLine{2317 \}}
\DoxyCodeLine{2318 }
\DoxyCodeLine{2328 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSE\_GetDriveCapability(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2329 \{}
\DoxyCodeLine{2330   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\_BDCR\_LSEDRV}}));}
\DoxyCodeLine{2331 \}}
\DoxyCodeLine{2332 }
\DoxyCodeLine{2338 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2339 \{}
\DoxyCodeLine{2340   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}});}
\DoxyCodeLine{2341 \}}
\DoxyCodeLine{2342 }
\DoxyCodeLine{2350 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_DisableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2351 \{}
\DoxyCodeLine{2352   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}});}
\DoxyCodeLine{2353 \}}
\DoxyCodeLine{2354 }
\DoxyCodeLine{2360 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2361 \{}
\DoxyCodeLine{2362   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\_BDCR\_LSERDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\_BDCR\_LSERDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{2363 \}}
\DoxyCodeLine{2364 }
\DoxyCodeLine{2370 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSE\_IsCSSDetected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2371 \{}
\DoxyCodeLine{2372   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309cd200707f6f378f1370aa6d777d4e}{RCC\_BDCR\_LSECSSD}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309cd200707f6f378f1370aa6d777d4e}{RCC\_BDCR\_LSECSSD}}) ? 1UL : 0UL);}
\DoxyCodeLine{2373 \}}
\DoxyCodeLine{2374 }
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSESYSDIS)}}
\DoxyCodeLine{2383 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_DisablePropagation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2384 \{}
\DoxyCodeLine{2385   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, RCC\_BDCR\_LSESYSDIS);}
\DoxyCodeLine{2386 \}}
\DoxyCodeLine{2387 }
\DoxyCodeLine{2394 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSE\_EnablePropagation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2395 \{}
\DoxyCodeLine{2396   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, RCC\_BDCR\_LSESYSDIS);}
\DoxyCodeLine{2397 \}}
\DoxyCodeLine{2398 }
\DoxyCodeLine{2404 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSE\_IsPropagationEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2405 \{}
\DoxyCodeLine{2406   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, RCC\_BDCR\_LSESYSDIS) == 0U) ? 1UL : 0UL);}
\DoxyCodeLine{2407 \}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSESYSDIS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2422 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2423 \{}
\DoxyCodeLine{2424   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{2425 \}}
\DoxyCodeLine{2426 }
\DoxyCodeLine{2432 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2433 \{}
\DoxyCodeLine{2434   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{2435 \}}
\DoxyCodeLine{2436 }
\DoxyCodeLine{2442 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2443 \{}
\DoxyCodeLine{2444   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\_CSR\_LSIRDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\_CSR\_LSIRDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{2445 \}}
\DoxyCodeLine{2446 }
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#if defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{2456 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSI\_SetPrediv(uint32\_t LSI\_PREDIV)}
\DoxyCodeLine{2457 \{}
\DoxyCodeLine{2458   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, RCC\_CSR\_LSIPREDIV, LSI\_PREDIV);}
\DoxyCodeLine{2459 \}}
\DoxyCodeLine{2460 }
\DoxyCodeLine{2468 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSI\_GetPrediv(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2469 \{}
\DoxyCodeLine{2470   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, RCC\_CSR\_LSIPREDIV));}
\DoxyCodeLine{2471 \}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CSR\_LSIPREDIV */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2473 }
\DoxyCodeLine{2487 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2488 \{}
\DoxyCodeLine{2489   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\_CR\_MSION}});}
\DoxyCodeLine{2490 \}}
\DoxyCodeLine{2491 }
\DoxyCodeLine{2497 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2498 \{}
\DoxyCodeLine{2499   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\_CR\_MSION}});}
\DoxyCodeLine{2500 \}}
\DoxyCodeLine{2501 }
\DoxyCodeLine{2507 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_MSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2508 \{}
\DoxyCodeLine{2509   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\_CR\_MSIRDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\_CR\_MSIRDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{2510 \}}
\DoxyCodeLine{2511 }
\DoxyCodeLine{2521 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_EnablePLLMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2522 \{}
\DoxyCodeLine{2523   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\_CR\_MSIPLLEN}});}
\DoxyCodeLine{2524 \}}
\DoxyCodeLine{2525 }
\DoxyCodeLine{2533 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_DisablePLLMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2534 \{}
\DoxyCodeLine{2535   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\_CR\_MSIPLLEN}});}
\DoxyCodeLine{2536 \}}
\DoxyCodeLine{2537 }
\DoxyCodeLine{2546 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_EnableRangeSelection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2547 \{}
\DoxyCodeLine{2548   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}});}
\DoxyCodeLine{2549 \}}
\DoxyCodeLine{2550 }
\DoxyCodeLine{2556 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_MSI\_IsEnabledRangeSelect(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2557 \{}
\DoxyCodeLine{2558   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}}) ? 1UL : 0UL);}
\DoxyCodeLine{2559 \}}
\DoxyCodeLine{2560 }
\DoxyCodeLine{2579 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_SetRange(uint32\_t Range)}
\DoxyCodeLine{2580 \{}
\DoxyCodeLine{2581   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}}, Range);}
\DoxyCodeLine{2582 \}}
\DoxyCodeLine{2583 }
\DoxyCodeLine{2601 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_MSI\_GetRange(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2602 \{}
\DoxyCodeLine{2603   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}}));}
\DoxyCodeLine{2604 \}}
\DoxyCodeLine{2605 }
\DoxyCodeLine{2616 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_SetRangeAfterStandby(uint32\_t Range)}
\DoxyCodeLine{2617 \{}
\DoxyCodeLine{2618   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054a1764497165e83c364efc148f42f0}{RCC\_CSR\_MSISRANGE}}, Range);}
\DoxyCodeLine{2619 \}}
\DoxyCodeLine{2620 }
\DoxyCodeLine{2630 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_MSI\_GetRangeAfterStandby(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2631 \{}
\DoxyCodeLine{2632   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054a1764497165e83c364efc148f42f0}{RCC\_CSR\_MSISRANGE}}));}
\DoxyCodeLine{2633 \}}
\DoxyCodeLine{2634 }
\DoxyCodeLine{2642 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_MSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2643 \{}
\DoxyCodeLine{2644   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18406d77831ffad4799394913ca472c}{RCC\_ICSCR\_MSICAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\_ICSCR\_MSICAL\_Pos}});}
\DoxyCodeLine{2645 \}}
\DoxyCodeLine{2646 }
\DoxyCodeLine{2654 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_MSI\_SetCalibTrimming(uint32\_t Value)}
\DoxyCodeLine{2655 \{}
\DoxyCodeLine{2656   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\_ICSCR\_MSITRIM}}, Value << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{RCC\_ICSCR\_MSITRIM\_Pos}});}
\DoxyCodeLine{2657 \}}
\DoxyCodeLine{2658 }
\DoxyCodeLine{2664 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_MSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2665 \{}
\DoxyCodeLine{2666   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\_ICSCR\_MSITRIM}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{RCC\_ICSCR\_MSITRIM\_Pos}});}
\DoxyCodeLine{2667 \}}
\DoxyCodeLine{2668 }
\DoxyCodeLine{2682 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSCO\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2683 \{}
\DoxyCodeLine{2684   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab489bcd8bef87f479cdcc3802240aa0a}{RCC\_BDCR\_LSCOEN}});}
\DoxyCodeLine{2685 \}}
\DoxyCodeLine{2686 }
\DoxyCodeLine{2692 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSCO\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2693 \{}
\DoxyCodeLine{2694   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab489bcd8bef87f479cdcc3802240aa0a}{RCC\_BDCR\_LSCOEN}});}
\DoxyCodeLine{2695 \}}
\DoxyCodeLine{2696 }
\DoxyCodeLine{2705 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_LSCO\_SetSource(uint32\_t Source)}
\DoxyCodeLine{2706 \{}
\DoxyCodeLine{2707   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\_BDCR\_LSCOSEL}}, Source);}
\DoxyCodeLine{2708 \}}
\DoxyCodeLine{2709 }
\DoxyCodeLine{2717 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_LSCO\_GetSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2718 \{}
\DoxyCodeLine{2719   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\_BDCR\_LSCOSEL}}));}
\DoxyCodeLine{2720 \}}
\DoxyCodeLine{2721 }
\DoxyCodeLine{2740 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetSysClkSource(uint32\_t Source)}
\DoxyCodeLine{2741 \{}
\DoxyCodeLine{2742   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}}, Source);}
\DoxyCodeLine{2743 \}}
\DoxyCodeLine{2744 }
\DoxyCodeLine{2754 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2755 \{}
\DoxyCodeLine{2756   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{2757 \}}
\DoxyCodeLine{2758 }
\DoxyCodeLine{2774 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetAHBPrescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2775 \{}
\DoxyCodeLine{2776   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}, Prescaler);}
\DoxyCodeLine{2777 \}}
\DoxyCodeLine{2778 }
\DoxyCodeLine{2790 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetAPB1Prescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2791 \{}
\DoxyCodeLine{2792   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}, Prescaler);}
\DoxyCodeLine{2793 \}}
\DoxyCodeLine{2794 }
\DoxyCodeLine{2806 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetAPB2Prescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2807 \{}
\DoxyCodeLine{2808   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}, Prescaler);}
\DoxyCodeLine{2809 \}}
\DoxyCodeLine{2810 }
\DoxyCodeLine{2825 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2826 \{}
\DoxyCodeLine{2827   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}));}
\DoxyCodeLine{2828 \}}
\DoxyCodeLine{2829 }
\DoxyCodeLine{2840 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2841 \{}
\DoxyCodeLine{2842   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}));}
\DoxyCodeLine{2843 \}}
\DoxyCodeLine{2844 }
\DoxyCodeLine{2855 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2856 \{}
\DoxyCodeLine{2857   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}));}
\DoxyCodeLine{2858 \}}
\DoxyCodeLine{2859 }
\DoxyCodeLine{2868 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetClkAfterWakeFromStop(uint32\_t Clock)}
\DoxyCodeLine{2869 \{}
\DoxyCodeLine{2870   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}}, Clock);}
\DoxyCodeLine{2871 \}}
\DoxyCodeLine{2872 }
\DoxyCodeLine{2880 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetClkAfterWakeFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2881 \{}
\DoxyCodeLine{2882   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}}));}
\DoxyCodeLine{2883 \}}
\DoxyCodeLine{2884 }
\DoxyCodeLine{2917 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ConfigMCO(uint32\_t MCOxSource, uint32\_t MCOxPrescaler)}
\DoxyCodeLine{2918 \{}
\DoxyCodeLine{2919   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\_CFGR\_MCOSEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\_CFGR\_MCOPRE}}, MCOxSource | MCOxPrescaler);}
\DoxyCodeLine{2920 \}}
\DoxyCodeLine{2921 }
\DoxyCodeLine{2950 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetUSARTClockSource(uint32\_t USARTxSource)}
\DoxyCodeLine{2951 \{}
\DoxyCodeLine{2952   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, (USARTxSource >> 16U), (USARTxSource \& 0x0000FFFFU));}
\DoxyCodeLine{2953 \}}
\DoxyCodeLine{2954 }
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#if defined(UART4) || defined(UART5)}}
\DoxyCodeLine{2970 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetUARTClockSource(uint32\_t UARTxSource)}
\DoxyCodeLine{2971 \{}
\DoxyCodeLine{2972   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, (UARTxSource >> 16U), (UARTxSource \& 0x0000FFFFU));}
\DoxyCodeLine{2973 \}}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 || UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2975 }
\DoxyCodeLine{2986 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetLPUARTClockSource(uint32\_t LPUARTxSource)}
\DoxyCodeLine{2987 \{}
\DoxyCodeLine{2988   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae21eb98c76d77916109c378bd1bfe}{RCC\_CCIPR\_LPUART1SEL}}, LPUARTxSource);}
\DoxyCodeLine{2989 \}}
\DoxyCodeLine{2990 }
\DoxyCodeLine{3011 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetI2CClockSource(uint32\_t I2CxSource)}
\DoxyCodeLine{3012 \{}
\DoxyCodeLine{3013   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *reg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)(uint32\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\_BASE}} + 0x88U + (I2CxSource >> 24U));}
\DoxyCodeLine{3014   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*reg, 3UL << ((I2CxSource \& 0x001F0000U) >> 16U), ((I2CxSource \& 0x000000FFU) << ((I2CxSource \& 0x001F0000U) >> 16U)));}
\DoxyCodeLine{3015 \}}
\DoxyCodeLine{3016 }
\DoxyCodeLine{3031 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetLPTIMClockSource(uint32\_t LPTIMxSource)}
\DoxyCodeLine{3032 \{}
\DoxyCodeLine{3033   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, (LPTIMxSource \& 0xFFFF0000U), (LPTIMxSource << 16U));}
\DoxyCodeLine{3034 \}}
\DoxyCodeLine{3035 }
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_SAI1SEL) || defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{3057 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetSAIClockSource(uint32\_t SAIxSource)}
\DoxyCodeLine{3058 \{}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{3060   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, (SAIxSource >> 16U), (SAIxSource \& 0x0000FFFFU));}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3062   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, (SAIxSource \& 0xFFFF0000U), (SAIxSource << 16U));}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3064 \}}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_SAI1SEL || RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3066 }
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{3078 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetSDMMCKernelClockSource(uint32\_t SDMMCxSource)}
\DoxyCodeLine{3079 \{}
\DoxyCodeLine{3080   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_SDMMCSEL, SDMMCxSource);}
\DoxyCodeLine{3081 \}}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3083 }
\DoxyCodeLine{3097 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetSDMMCClockSource(uint32\_t SDMMCxSource)}
\DoxyCodeLine{3098 \{}
\DoxyCodeLine{3099   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824ec5f6e246d5f6afd128a65638caa9}{RCC\_CCIPR\_CLK48SEL}}, SDMMCxSource);}
\DoxyCodeLine{3100 \}}
\DoxyCodeLine{3101 }
\DoxyCodeLine{3115 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetRNGClockSource(uint32\_t RNGxSource)}
\DoxyCodeLine{3116 \{}
\DoxyCodeLine{3117   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824ec5f6e246d5f6afd128a65638caa9}{RCC\_CCIPR\_CLK48SEL}}, RNGxSource);}
\DoxyCodeLine{3118 \}}
\DoxyCodeLine{3119 }
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS) || defined(USB)}}
\DoxyCodeLine{3134 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetUSBClockSource(uint32\_t USBxSource)}
\DoxyCodeLine{3135 \{}
\DoxyCodeLine{3136   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824ec5f6e246d5f6afd128a65638caa9}{RCC\_CCIPR\_CLK48SEL}}, USBxSource);}
\DoxyCodeLine{3137 \}}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS || USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3139 }
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{3153 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetADCClockSource(uint32\_t ADCxSource)}
\DoxyCodeLine{3154 \{}
\DoxyCodeLine{3155   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b65c3f939aa4de02340b35a065ee29}{RCC\_CCIPR\_ADCSEL}}, ADCxSource);}
\DoxyCodeLine{3156 \}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3158 }
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{3168 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetSWPMIClockSource(uint32\_t SWPMIxSource)}
\DoxyCodeLine{3169 \{}
\DoxyCodeLine{3170   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa771fef533c2d70c397e1dd29c302014}{RCC\_CCIPR\_SWPMI1SEL}}, SWPMIxSource);}
\DoxyCodeLine{3171 \}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3173 }
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{3185 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetDFSDMAudioClockSource(uint32\_t Source)}
\DoxyCodeLine{3186 \{}
\DoxyCodeLine{3187   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_ADFSDM1SEL, Source);}
\DoxyCodeLine{3188 \}}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_ADFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3190 }
\DoxyCodeLine{3203 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetDFSDMClockSource(uint32\_t DFSDMxSource)}
\DoxyCodeLine{3204 \{}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{3206   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_DFSDM1SEL, DFSDMxSource);}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3208   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, RCC\_CCIPR\_DFSDM1SEL, DFSDMxSource);}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3210 \}}
\DoxyCodeLine{3211 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3212 }
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3222 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetDSIClockSource(uint32\_t Source)}
\DoxyCodeLine{3223 \{}
\DoxyCodeLine{3224   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_DSISEL, Source);}
\DoxyCodeLine{3225 \}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3227 }
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{3239 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetLTDCClockSource(uint32\_t Source)}
\DoxyCodeLine{3240 \{}
\DoxyCodeLine{3241   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_PLLSAI2DIVR, Source);}
\DoxyCodeLine{3242 \}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3244 }
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{3255 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetOCTOSPIClockSource(uint32\_t Source)}
\DoxyCodeLine{3256 \{}
\DoxyCodeLine{3257   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_OSPISEL, Source);}
\DoxyCodeLine{3258 \}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3260 }
\DoxyCodeLine{3286 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetUSARTClockSource(uint32\_t USARTx)}
\DoxyCodeLine{3287 \{}
\DoxyCodeLine{3288   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, USARTx) | (USARTx << 16U));}
\DoxyCodeLine{3289 \}}
\DoxyCodeLine{3290 }
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#if defined(UART4) || defined(UART5)}}
\DoxyCodeLine{3308 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetUARTClockSource(uint32\_t UARTx)}
\DoxyCodeLine{3309 \{}
\DoxyCodeLine{3310   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, UARTx) | (UARTx << 16U));}
\DoxyCodeLine{3311 \}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 || UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3313 }
\DoxyCodeLine{3325 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetLPUARTClockSource(uint32\_t LPUARTx)}
\DoxyCodeLine{3326 \{}
\DoxyCodeLine{3327   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, LPUARTx));}
\DoxyCodeLine{3328 \}}
\DoxyCodeLine{3329 }
\DoxyCodeLine{3356 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetI2CClockSource(uint32\_t I2Cx)}
\DoxyCodeLine{3357 \{}
\DoxyCodeLine{3358   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t *reg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)(uint32\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\_BASE}} + 0x88U + (I2Cx >> 24U));}
\DoxyCodeLine{3359   \textcolor{keywordflow}{return} (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*reg, 3UL << ((I2Cx \& 0x001F0000U) >> 16U)) >> ((I2Cx \& 0x001F0000U) >> 16U)) | (I2Cx \& 0xFFFF0000U));}
\DoxyCodeLine{3360 \}}
\DoxyCodeLine{3361 }
\DoxyCodeLine{3378 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetLPTIMClockSource(uint32\_t LPTIMx)}
\DoxyCodeLine{3379 \{}
\DoxyCodeLine{3380   \textcolor{keywordflow}{return} (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, LPTIMx) >> 16U) | LPTIMx);}
\DoxyCodeLine{3381 \}}
\DoxyCodeLine{3382 }
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_SAI1SEL) || defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{3408 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetSAIClockSource(uint32\_t SAIx)}
\DoxyCodeLine{3409 \{}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SAI1SEL)}}
\DoxyCodeLine{3411   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, SAIx) | (SAIx << 16U));}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3413   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, SAIx) >> 16U | SAIx);}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3415 \}}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_SAI1SEL || RCC\_CCIPR2\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3417 }
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#if defined(SDMMC1)}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{3431 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetSDMMCKernelClockSource(uint32\_t SDMMCx)}
\DoxyCodeLine{3432 \{}
\DoxyCodeLine{3433   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, SDMMCx));}
\DoxyCodeLine{3434 \}}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3436 }
\DoxyCodeLine{3451 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetSDMMCClockSource(uint32\_t SDMMCx)}
\DoxyCodeLine{3452 \{}
\DoxyCodeLine{3453   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, SDMMCx));}
\DoxyCodeLine{3454 \}}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3456 }
\DoxyCodeLine{3471 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetRNGClockSource(uint32\_t RNGx)}
\DoxyCodeLine{3472 \{}
\DoxyCodeLine{3473   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, RNGx));}
\DoxyCodeLine{3474 \}}
\DoxyCodeLine{3475 }
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS) || defined(USB)}}
\DoxyCodeLine{3491 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetUSBClockSource(uint32\_t USBx)}
\DoxyCodeLine{3492 \{}
\DoxyCodeLine{3493   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, USBx));}
\DoxyCodeLine{3494 \}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS || USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3496 }
\DoxyCodeLine{3510 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetADCClockSource(uint32\_t ADCx)}
\DoxyCodeLine{3511 \{}
\DoxyCodeLine{3512 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{3513   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, ADCx));}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3515   (void)ADCx;  \textcolor{comment}{/* unused */}}
\DoxyCodeLine{3516   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572deae1bb34ec7cd8a2a432c001c666}{RCC\_AHB2ENR\_ADCEN}}) != 0U) ? LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK : LL\_RCC\_ADC\_CLKSOURCE\_NONE);}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3518 \}}
\DoxyCodeLine{3519 }
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{3530 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetSWPMIClockSource(uint32\_t SPWMIx)}
\DoxyCodeLine{3531 \{}
\DoxyCodeLine{3532   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, SPWMIx));}
\DoxyCodeLine{3533 \}}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3535 }
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_ADFSDM1SEL)}}
\DoxyCodeLine{3548 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetDFSDMAudioClockSource(uint32\_t DFSDMx)}
\DoxyCodeLine{3549 \{}
\DoxyCodeLine{3550   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, DFSDMx));}
\DoxyCodeLine{3551 \}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_ADFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3553 }
\DoxyCodeLine{3567 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetDFSDMClockSource(uint32\_t DFSDMx)}
\DoxyCodeLine{3568 \{}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{3570   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, DFSDMx));}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3572   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR, DFSDMx));}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3574 \}}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3576 }
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3587 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetDSIClockSource(uint32\_t DSIx)}
\DoxyCodeLine{3588 \{}
\DoxyCodeLine{3589   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, DSIx));}
\DoxyCodeLine{3590 \}}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3592 }
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{3605 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetLTDCClockSource(uint32\_t LTDCx)}
\DoxyCodeLine{3606 \{}
\DoxyCodeLine{3607   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, LTDCx));}
\DoxyCodeLine{3608 \}}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3610 }
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{3622 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetOCTOSPIClockSource(uint32\_t OCTOSPIx)}
\DoxyCodeLine{3623 \{}
\DoxyCodeLine{3624   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, OCTOSPIx));}
\DoxyCodeLine{3625 \}}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3648 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_SetRTCClockSource(uint32\_t Source)}
\DoxyCodeLine{3649 \{}
\DoxyCodeLine{3650   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}, Source);}
\DoxyCodeLine{3651 \}}
\DoxyCodeLine{3652 }
\DoxyCodeLine{3662 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3663 \{}
\DoxyCodeLine{3664   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{3665 \}}
\DoxyCodeLine{3666 }
\DoxyCodeLine{3672 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3673 \{}
\DoxyCodeLine{3674   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}});}
\DoxyCodeLine{3675 \}}
\DoxyCodeLine{3676 }
\DoxyCodeLine{3682 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3683 \{}
\DoxyCodeLine{3684   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}});}
\DoxyCodeLine{3685 \}}
\DoxyCodeLine{3686 }
\DoxyCodeLine{3692 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3693 \{}
\DoxyCodeLine{3694   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}}) ? 1UL : 0UL);}
\DoxyCodeLine{3695 \}}
\DoxyCodeLine{3696 }
\DoxyCodeLine{3702 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3703 \{}
\DoxyCodeLine{3704   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\_BDCR\_BDRST}});}
\DoxyCodeLine{3705 \}}
\DoxyCodeLine{3706 }
\DoxyCodeLine{3712 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3713 \{}
\DoxyCodeLine{3714   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\_BDCR\_BDRST}});}
\DoxyCodeLine{3715 \}}
\DoxyCodeLine{3716 }
\DoxyCodeLine{3731 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3732 \{}
\DoxyCodeLine{3733   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{3734 \}}
\DoxyCodeLine{3735 }
\DoxyCodeLine{3742 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3743 \{}
\DoxyCodeLine{3744   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{3745 \}}
\DoxyCodeLine{3746 }
\DoxyCodeLine{3752 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3753 \{}
\DoxyCodeLine{3754   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{3755 \}}
\DoxyCodeLine{3756 }
\DoxyCodeLine{3798 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_ConfigDomain\_SYS(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLR)}
\DoxyCodeLine{3799 \{}
\DoxyCodeLine{3800   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},}
\DoxyCodeLine{3801              Source | PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}) | PLLR);}
\DoxyCodeLine{3802 \}}
\DoxyCodeLine{3803 }
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3906 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{3907 \{}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{3909   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7882efbe2dc19dceff4e6fdc7330923}{RCC\_PLLCFGR\_PLLPDIV}},}
\DoxyCodeLine{3910              Source | PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}) | PLLP);}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3912   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}},}
\DoxyCodeLine{3913              Source | PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}) | PLLP);}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3915 \}}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3917 }
\DoxyCodeLine{3960 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_ConfigDomain\_48M(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLQ)}
\DoxyCodeLine{3961 \{}
\DoxyCodeLine{3962   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}},}
\DoxyCodeLine{3963              Source | PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}) | PLLQ);}
\DoxyCodeLine{3964 \}}
\DoxyCodeLine{3965 }
\DoxyCodeLine{3976 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_SetMainSource(uint32\_t PLLSource)}
\DoxyCodeLine{3977 \{}
\DoxyCodeLine{3978   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, PLLSource);}
\DoxyCodeLine{3979 \}}
\DoxyCodeLine{3980 }
\DoxyCodeLine{3990 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{3991 \{}
\DoxyCodeLine{3992   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}));}
\DoxyCodeLine{3993 \}}
\DoxyCodeLine{3994 }
\DoxyCodeLine{4000 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4001 \{}
\DoxyCodeLine{4002   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}) >>  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{4003 \}}
\DoxyCodeLine{4004 }
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4043 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4044 \{}
\DoxyCodeLine{4045   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7882efbe2dc19dceff4e6fdc7330923}{RCC\_PLLCFGR\_PLLPDIV}}));}
\DoxyCodeLine{4046 \}}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4056 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4057 \{}
\DoxyCodeLine{4058   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}}));}
\DoxyCodeLine{4059 \}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4062 }
\DoxyCodeLine{4073 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4074 \{}
\DoxyCodeLine{4075   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}}));}
\DoxyCodeLine{4076 \}}
\DoxyCodeLine{4077 }
\DoxyCodeLine{4088 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4089 \{}
\DoxyCodeLine{4090   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}));}
\DoxyCodeLine{4091 \}}
\DoxyCodeLine{4092 }
\DoxyCodeLine{4116 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4117 \{}
\DoxyCodeLine{4118   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{4119 \}}
\DoxyCodeLine{4120 }
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{4127 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_EnableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4128 \{}
\DoxyCodeLine{4129   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}});}
\DoxyCodeLine{4130 \}}
\DoxyCodeLine{4131 }
\DoxyCodeLine{4141 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_DisableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4142 \{}
\DoxyCodeLine{4143   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}});}
\DoxyCodeLine{4144 \}}
\DoxyCodeLine{4145 }
\DoxyCodeLine{4151 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_IsEnabledDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4152 \{}
\DoxyCodeLine{4153   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4154 \}}
\DoxyCodeLine{4155 }
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4157 }
\DoxyCodeLine{4163 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_EnableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4164 \{}
\DoxyCodeLine{4165   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}});}
\DoxyCodeLine{4166 \}}
\DoxyCodeLine{4167 }
\DoxyCodeLine{4177 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_DisableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4178 \{}
\DoxyCodeLine{4179   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}});}
\DoxyCodeLine{4180 \}}
\DoxyCodeLine{4181 }
\DoxyCodeLine{4187 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_IsEnabledDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4188 \{}
\DoxyCodeLine{4189   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4190 \}}
\DoxyCodeLine{4191 }
\DoxyCodeLine{4197 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_EnableDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4198 \{}
\DoxyCodeLine{4199   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}});}
\DoxyCodeLine{4200 \}}
\DoxyCodeLine{4201 }
\DoxyCodeLine{4211 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLL\_DisableDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4212 \{}
\DoxyCodeLine{4213   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}});}
\DoxyCodeLine{4214 \}}
\DoxyCodeLine{4215 }
\DoxyCodeLine{4221 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLL\_IsEnabledDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4222 \{}
\DoxyCodeLine{4223   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4224 \}}
\DoxyCodeLine{4225 }
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{4240 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4241 \{}
\DoxyCodeLine{4242   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bc2db1b1f4c7ac0cfe6d20cca83dad}{RCC\_CR\_PLLSAI1ON}});}
\DoxyCodeLine{4243 \}}
\DoxyCodeLine{4244 }
\DoxyCodeLine{4250 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4251 \{}
\DoxyCodeLine{4252   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bc2db1b1f4c7ac0cfe6d20cca83dad}{RCC\_CR\_PLLSAI1ON}});}
\DoxyCodeLine{4253 \}}
\DoxyCodeLine{4254 }
\DoxyCodeLine{4260 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4261 \{}
\DoxyCodeLine{4262   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f945af02fdacbf4f32c4ee9879c608}{RCC\_CR\_PLLSAI1RDY}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f945af02fdacbf4f32c4ee9879c608}{RCC\_CR\_PLLSAI1RDY}}) ? 1UL : 0UL);}
\DoxyCodeLine{4263 \}}
\DoxyCodeLine{4264 }
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{4305 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_48M(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLQ)}
\DoxyCodeLine{4306 \{}
\DoxyCodeLine{4307   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, Source);}
\DoxyCodeLine{4308   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, RCC\_PLLSAI1CFGR\_PLLSAI1M | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9fc77252482f9a1e0180d264bb92d}{RCC\_PLLSAI1CFGR\_PLLSAI1Q}},}
\DoxyCodeLine{4309              PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}}) | PLLQ);}
\DoxyCodeLine{4310 \}}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4344 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_48M(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLQ)}
\DoxyCodeLine{4345 \{}
\DoxyCodeLine{4346   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{4347   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9fc77252482f9a1e0180d264bb92d}{RCC\_PLLSAI1CFGR\_PLLSAI1Q}}, PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}} | PLLQ);}
\DoxyCodeLine{4348 \}}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4350 }
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT) \&\& defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4417 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{4418 \{}
\DoxyCodeLine{4419   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, Source);}
\DoxyCodeLine{4420   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, RCC\_PLLSAI1CFGR\_PLLSAI1M | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd3672aec9a03488bd2d283b22e1d9a}{RCC\_PLLSAI1CFGR\_PLLSAI1PDIV}},}
\DoxyCodeLine{4421              PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}}) | PLLP);}
\DoxyCodeLine{4422 \}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#elif defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4482 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{4483 \{}
\DoxyCodeLine{4484   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{4485   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd3672aec9a03488bd2d283b22e1d9a}{RCC\_PLLSAI1CFGR\_PLLSAI1PDIV}},}
\DoxyCodeLine{4486              PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}} | PLLP);}
\DoxyCodeLine{4487 \}}
\DoxyCodeLine{4488 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4519 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{4520 \{}
\DoxyCodeLine{4521   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{4522   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864b9d0786102b060a1853493277a86d}{RCC\_PLLSAI1CFGR\_PLLSAI1P}}, PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}} | PLLP);}
\DoxyCodeLine{4523 \}}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT \&\& RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4525 }
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{4566 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_ADC(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLR)}
\DoxyCodeLine{4567 \{}
\DoxyCodeLine{4568   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, Source);}
\DoxyCodeLine{4569   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, RCC\_PLLSAI1CFGR\_PLLSAI1M | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae37b7138cc9d3bae062e584b9dbdce6}{RCC\_PLLSAI1CFGR\_PLLSAI1R}},}
\DoxyCodeLine{4570              PLLM | (PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}}) | PLLR);}
\DoxyCodeLine{4571 \}}
\DoxyCodeLine{4572 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4605 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_ConfigDomain\_ADC(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLR)}
\DoxyCodeLine{4606 \{}
\DoxyCodeLine{4607   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{4608   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae37b7138cc9d3bae062e584b9dbdce6}{RCC\_PLLSAI1CFGR\_PLLSAI1R}}, PLLN << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}} | PLLR);}
\DoxyCodeLine{4609 \}}
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4611 }
\DoxyCodeLine{4617 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4618 \{}
\DoxyCodeLine{4619   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62bbb54fc82f48b9bf1667e1b78d5a}{RCC\_PLLSAI1CFGR\_PLLSAI1N}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbc919674f1d2bb9614c2d1b641813}{RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos}});}
\DoxyCodeLine{4620 \}}
\DoxyCodeLine{4621 }
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4659 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4660 \{}
\DoxyCodeLine{4661   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd3672aec9a03488bd2d283b22e1d9a}{RCC\_PLLSAI1CFGR\_PLLSAI1PDIV}}));}
\DoxyCodeLine{4662 \}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4672 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4673 \{}
\DoxyCodeLine{4674   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864b9d0786102b060a1853493277a86d}{RCC\_PLLSAI1CFGR\_PLLSAI1P}}));}
\DoxyCodeLine{4675 \}}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4677 }
\DoxyCodeLine{4688 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4689 \{}
\DoxyCodeLine{4690   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9fc77252482f9a1e0180d264bb92d}{RCC\_PLLSAI1CFGR\_PLLSAI1Q}}));}
\DoxyCodeLine{4691 \}}
\DoxyCodeLine{4692 }
\DoxyCodeLine{4703 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4704 \{}
\DoxyCodeLine{4705   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae37b7138cc9d3bae062e584b9dbdce6}{RCC\_PLLSAI1CFGR\_PLLSAI1R}}));}
\DoxyCodeLine{4706 \}}
\DoxyCodeLine{4707 }
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#if  defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{4730 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4731 \{}
\DoxyCodeLine{4732   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, RCC\_PLLSAI1CFGR\_PLLSAI1M));}
\DoxyCodeLine{4733 \}}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4735 }
\DoxyCodeLine{4741 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_EnableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4742 \{}
\DoxyCodeLine{4743   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d5b93c87a7545904c2bf703c667984}{RCC\_PLLSAI1CFGR\_PLLSAI1PEN}});}
\DoxyCodeLine{4744 \}}
\DoxyCodeLine{4745 }
\DoxyCodeLine{4753 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_DisableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4754 \{}
\DoxyCodeLine{4755   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d5b93c87a7545904c2bf703c667984}{RCC\_PLLSAI1CFGR\_PLLSAI1PEN}});}
\DoxyCodeLine{4756 \}}
\DoxyCodeLine{4757 }
\DoxyCodeLine{4763 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_IsEnabledDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4764 \{}
\DoxyCodeLine{4765   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d5b93c87a7545904c2bf703c667984}{RCC\_PLLSAI1CFGR\_PLLSAI1PEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d5b93c87a7545904c2bf703c667984}{RCC\_PLLSAI1CFGR\_PLLSAI1PEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4766 \}}
\DoxyCodeLine{4767 }
\DoxyCodeLine{4773 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_EnableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4774 \{}
\DoxyCodeLine{4775   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17eca530b26aacc8a76d82f0844e49db}{RCC\_PLLSAI1CFGR\_PLLSAI1QEN}});}
\DoxyCodeLine{4776 \}}
\DoxyCodeLine{4777 }
\DoxyCodeLine{4785 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_DisableDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4786 \{}
\DoxyCodeLine{4787   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17eca530b26aacc8a76d82f0844e49db}{RCC\_PLLSAI1CFGR\_PLLSAI1QEN}});}
\DoxyCodeLine{4788 \}}
\DoxyCodeLine{4789 }
\DoxyCodeLine{4795 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_IsEnabledDomain\_48M(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4796 \{}
\DoxyCodeLine{4797   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17eca530b26aacc8a76d82f0844e49db}{RCC\_PLLSAI1CFGR\_PLLSAI1QEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17eca530b26aacc8a76d82f0844e49db}{RCC\_PLLSAI1CFGR\_PLLSAI1QEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4798 \}}
\DoxyCodeLine{4799 }
\DoxyCodeLine{4805 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_EnableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4806 \{}
\DoxyCodeLine{4807   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfc677d29a4df71e4668302c1a13985}{RCC\_PLLSAI1CFGR\_PLLSAI1REN}});}
\DoxyCodeLine{4808 \}}
\DoxyCodeLine{4809 }
\DoxyCodeLine{4817 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI1\_DisableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4818 \{}
\DoxyCodeLine{4819   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfc677d29a4df71e4668302c1a13985}{RCC\_PLLSAI1CFGR\_PLLSAI1REN}});}
\DoxyCodeLine{4820 \}}
\DoxyCodeLine{4821 }
\DoxyCodeLine{4827 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI1\_IsEnabledDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4828 \{}
\DoxyCodeLine{4829   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfc677d29a4df71e4668302c1a13985}{RCC\_PLLSAI1CFGR\_PLLSAI1REN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfc677d29a4df71e4668302c1a13985}{RCC\_PLLSAI1CFGR\_PLLSAI1REN}})) ? 1UL : 0UL);}
\DoxyCodeLine{4830 \}}
\DoxyCodeLine{4831 }
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4836 }
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{4847 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4848 \{}
\DoxyCodeLine{4849   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, RCC\_CR\_PLLSAI2ON);}
\DoxyCodeLine{4850 \}}
\DoxyCodeLine{4851 }
\DoxyCodeLine{4857 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4858 \{}
\DoxyCodeLine{4859   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, RCC\_CR\_PLLSAI2ON);}
\DoxyCodeLine{4860 \}}
\DoxyCodeLine{4861 }
\DoxyCodeLine{4867 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4868 \{}
\DoxyCodeLine{4869   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, RCC\_CR\_PLLSAI2RDY) == RCC\_CR\_PLLSAI2RDY) ? 1UL : 0UL);}
\DoxyCodeLine{4870 \}}
\DoxyCodeLine{4871 }
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT) \&\& defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4938 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{4939 \{}
\DoxyCodeLine{4940   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, Source);}
\DoxyCodeLine{4941   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2M | RCC\_PLLSAI2CFGR\_PLLSAI2N | RCC\_PLLSAI2CFGR\_PLLSAI2PDIV,}
\DoxyCodeLine{4942              PLLM | (PLLN << RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos) | PLLP);}
\DoxyCodeLine{4943 \}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#elif defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{5003 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{5004 \{}
\DoxyCodeLine{5005   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{5006   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2N | RCC\_PLLSAI2CFGR\_PLLSAI2PDIV, PLLN << RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos | PLLP);}
\DoxyCodeLine{5007 \}}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5039 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_ConfigDomain\_SAI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLP)}
\DoxyCodeLine{5040 \{}
\DoxyCodeLine{5041   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{5042   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2N | RCC\_PLLSAI2CFGR\_PLLSAI2P, PLLN << RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos | PLLP);}
\DoxyCodeLine{5043 \}}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT \&\& RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5045 }
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{5086 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_ConfigDomain\_DSI(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLQ)}
\DoxyCodeLine{5087 \{}
\DoxyCodeLine{5088   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, Source);}
\DoxyCodeLine{5089   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2M | RCC\_PLLSAI2CFGR\_PLLSAI2N | RCC\_PLLSAI2CFGR\_PLLSAI2Q,}
\DoxyCodeLine{5090              (PLLN << RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos) | PLLQ | PLLM);}
\DoxyCodeLine{5091 \}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5093 }
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{5140 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_ConfigDomain\_LTDC(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLR, uint32\_t PLLDIVR)}
\DoxyCodeLine{5141 \{}
\DoxyCodeLine{5142   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}, Source);}
\DoxyCodeLine{5143   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2M | RCC\_PLLSAI2CFGR\_PLLSAI2N | RCC\_PLLSAI2CFGR\_PLLSAI2R,}
\DoxyCodeLine{5144              (PLLN << RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos) | PLLR | PLLM);}
\DoxyCodeLine{5145   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_PLLSAI2DIVR, PLLDIVR);}
\DoxyCodeLine{5146 \}}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5180 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_ConfigDomain\_ADC(uint32\_t Source, uint32\_t PLLM, uint32\_t PLLN, uint32\_t PLLR)}
\DoxyCodeLine{5181 \{}
\DoxyCodeLine{5182   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}, Source | PLLM);}
\DoxyCodeLine{5183   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2N | RCC\_PLLSAI2CFGR\_PLLSAI2R, PLLN << RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos | PLLR);}
\DoxyCodeLine{5184 \}}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5186 }
\DoxyCodeLine{5192 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5193 \{}
\DoxyCodeLine{5194   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2N) >> RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos);}
\DoxyCodeLine{5195 \}}
\DoxyCodeLine{5196 }
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{5234 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5235 \{}
\DoxyCodeLine{5236   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2PDIV));}
\DoxyCodeLine{5237 \}}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5247 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5248 \{}
\DoxyCodeLine{5249   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2P));}
\DoxyCodeLine{5250 \}}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5252 }
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{5264 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5265 \{}
\DoxyCodeLine{5266   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2Q));}
\DoxyCodeLine{5267 \}}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2Q\_DIV\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5269 }
\DoxyCodeLine{5280 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5281 \{}
\DoxyCodeLine{5282   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2R));}
\DoxyCodeLine{5283 \}}
\DoxyCodeLine{5284 }
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#if  defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{5307 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5308 \{}
\DoxyCodeLine{5309   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2M));}
\DoxyCodeLine{5310 \}}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5312 }
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_PLLSAI2DIVR)}}
\DoxyCodeLine{5324 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5325 \{}
\DoxyCodeLine{5326   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR2, RCC\_CCIPR2\_PLLSAI2DIVR));}
\DoxyCodeLine{5327 \}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_PLLSAI2DIVR */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5329 }
\DoxyCodeLine{5335 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_EnableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5336 \{}
\DoxyCodeLine{5337   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2PEN);}
\DoxyCodeLine{5338 \}}
\DoxyCodeLine{5339 }
\DoxyCodeLine{5347 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_DisableDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5348 \{}
\DoxyCodeLine{5349   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2PEN);}
\DoxyCodeLine{5350 \}}
\DoxyCodeLine{5351 }
\DoxyCodeLine{5357 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_IsEnabledDomain\_SAI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5358 \{}
\DoxyCodeLine{5359   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2PEN) == (RCC\_PLLSAI2CFGR\_PLLSAI2PEN)) ? 1UL : 0UL);}
\DoxyCodeLine{5360 \}}
\DoxyCodeLine{5361 }
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{5368 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_EnableDomain\_DSI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5369 \{}
\DoxyCodeLine{5370   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2QEN);}
\DoxyCodeLine{5371 \}}
\DoxyCodeLine{5372 }
\DoxyCodeLine{5380 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_DisableDomain\_DSI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5381 \{}
\DoxyCodeLine{5382   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2QEN);}
\DoxyCodeLine{5383 \}}
\DoxyCodeLine{5384 }
\DoxyCodeLine{5390 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_IsEnabledDomain\_DSI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5391 \{}
\DoxyCodeLine{5392   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2QEN) == (RCC\_PLLSAI2CFGR\_PLLSAI2QEN)) ? 1UL : 0UL);}
\DoxyCodeLine{5393 \}}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5395 }
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{5402 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_EnableDomain\_LTDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5403 \{}
\DoxyCodeLine{5404   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{5405 \}}
\DoxyCodeLine{5406 }
\DoxyCodeLine{5414 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_DisableDomain\_LTDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5415 \{}
\DoxyCodeLine{5416   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{5417 \}}
\DoxyCodeLine{5418 }
\DoxyCodeLine{5424 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_IsEnabledDomain\_LTDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5425 \{}
\DoxyCodeLine{5426   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2REN) == (RCC\_PLLSAI2CFGR\_PLLSAI2REN)) ? 1UL : 0UL);}
\DoxyCodeLine{5427 \}}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5434 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_EnableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5435 \{}
\DoxyCodeLine{5436   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{5437 \}}
\DoxyCodeLine{5438 }
\DoxyCodeLine{5446 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_PLLSAI2\_DisableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5447 \{}
\DoxyCodeLine{5448   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2REN);}
\DoxyCodeLine{5449 \}}
\DoxyCodeLine{5450 }
\DoxyCodeLine{5456 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_PLLSAI2\_IsEnabledDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5457 \{}
\DoxyCodeLine{5458   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAI2CFGR, RCC\_PLLSAI2CFGR\_PLLSAI2REN) == (RCC\_PLLSAI2CFGR\_PLLSAI2REN)) ? 1UL : 0UL);}
\DoxyCodeLine{5459 \}}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5461 }
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5466 }
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{5478 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_OCTOSPI1\_DelayConfig(uint32\_t Delay)}
\DoxyCodeLine{5479 \{}
\DoxyCodeLine{5480   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DLYCFGR, RCC\_DLYCFGR\_OCTOSPI1\_DLY, Delay);}
\DoxyCodeLine{5481 \}}
\DoxyCodeLine{5482 }
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{5490 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_OCTOSPI2\_DelayConfig(uint32\_t Delay)}
\DoxyCodeLine{5491 \{}
\DoxyCodeLine{5492   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DLYCFGR, RCC\_DLYCFGR\_OCTOSPI2\_DLY, (Delay << RCC\_DLYCFGR\_OCTOSPI2\_DLY\_Pos));}
\DoxyCodeLine{5493 \}}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5495 }
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5500 }
\DoxyCodeLine{5510 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5511 \{}
\DoxyCodeLine{5512   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3873e100ebe8a67fe148de1c8a9caf}{RCC\_CICR\_LSIRDYC}});}
\DoxyCodeLine{5513 \}}
\DoxyCodeLine{5514 }
\DoxyCodeLine{5520 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5521 \{}
\DoxyCodeLine{5522   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab791dab5d2c0e53094c7150e96eb33}{RCC\_CICR\_LSERDYC}});}
\DoxyCodeLine{5523 \}}
\DoxyCodeLine{5524 }
\DoxyCodeLine{5530 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5531 \{}
\DoxyCodeLine{5532   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c0fb2b7bf0723cce7acb83a7026b3}{RCC\_CICR\_MSIRDYC}});}
\DoxyCodeLine{5533 \}}
\DoxyCodeLine{5534 }
\DoxyCodeLine{5540 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5541 \{}
\DoxyCodeLine{5542   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c463351fe85650ed1f8e1fc9a1ce79d}{RCC\_CICR\_HSIRDYC}});}
\DoxyCodeLine{5543 \}}
\DoxyCodeLine{5544 }
\DoxyCodeLine{5550 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5551 \{}
\DoxyCodeLine{5552   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a9d7d137fc8b7e01af7aabc3d6d42a}{RCC\_CICR\_HSERDYC}});}
\DoxyCodeLine{5553 \}}
\DoxyCodeLine{5554 }
\DoxyCodeLine{5560 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5561 \{}
\DoxyCodeLine{5562   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c21ea94e557cddcb31e69b7e5e190c7}{RCC\_CICR\_PLLRDYC}});}
\DoxyCodeLine{5563 \}}
\DoxyCodeLine{5564 }
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{5571 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5572 \{}
\DoxyCodeLine{5573   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734bf919eac6ea39bd9fcc6716088885}{RCC\_CICR\_HSI48RDYC}});}
\DoxyCodeLine{5574 \}}
\DoxyCodeLine{5575 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5576 }
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{5583 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5584 \{}
\DoxyCodeLine{5585   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ae65002cf46376f1214d7def72ecd4}{RCC\_CICR\_PLLSAI1RDYC}});}
\DoxyCodeLine{5586 \}}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5588 }
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{5595 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5596 \{}
\DoxyCodeLine{5597   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, RCC\_CICR\_PLLSAI2RDYC);}
\DoxyCodeLine{5598 \}}
\DoxyCodeLine{5599 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5600 }
\DoxyCodeLine{5606 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5607 \{}
\DoxyCodeLine{5608   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5effadce798e53ab37c5aea9300b3b23}{RCC\_CICR\_CSSC}});}
\DoxyCodeLine{5609 \}}
\DoxyCodeLine{5610 }
\DoxyCodeLine{5616 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5617 \{}
\DoxyCodeLine{5618   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed680945ce75921ac6e96daef1393250}{RCC\_CICR\_LSECSSC}});}
\DoxyCodeLine{5619 \}}
\DoxyCodeLine{5620 }
\DoxyCodeLine{5626 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5627 \{}
\DoxyCodeLine{5628   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\_CIFR\_LSIRDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\_CIFR\_LSIRDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5629 \}}
\DoxyCodeLine{5630 }
\DoxyCodeLine{5636 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5637 \{}
\DoxyCodeLine{5638   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\_CIFR\_LSERDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\_CIFR\_LSERDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5639 \}}
\DoxyCodeLine{5640 }
\DoxyCodeLine{5646 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5647 \{}
\DoxyCodeLine{5648   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b17e828992b1b4984b39e47e5e20f0}{RCC\_CIFR\_MSIRDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b17e828992b1b4984b39e47e5e20f0}{RCC\_CIFR\_MSIRDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5649 \}}
\DoxyCodeLine{5650 }
\DoxyCodeLine{5656 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5657 \{}
\DoxyCodeLine{5658   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035d773e029fec439d29551774b9304a}{RCC\_CIFR\_HSIRDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035d773e029fec439d29551774b9304a}{RCC\_CIFR\_HSIRDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5659 \}}
\DoxyCodeLine{5660 }
\DoxyCodeLine{5666 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5667 \{}
\DoxyCodeLine{5668   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\_CIFR\_HSERDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\_CIFR\_HSERDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5669 \}}
\DoxyCodeLine{5670 }
\DoxyCodeLine{5676 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5677 \{}
\DoxyCodeLine{5678   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\_CIFR\_PLLRDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\_CIFR\_PLLRDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5679 \}}
\DoxyCodeLine{5680 }
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{5687 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5688 \{}
\DoxyCodeLine{5689   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81eaf8f995c70817eeb4bc56a91bc1}{RCC\_CIFR\_HSI48RDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81eaf8f995c70817eeb4bc56a91bc1}{RCC\_CIFR\_HSI48RDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5690 \}}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5692 }
\DoxyCodeLine{5693 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{5699 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5700 \{}
\DoxyCodeLine{5701   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34294bfbeda24a1223564ab7e682d2d}{RCC\_CIFR\_PLLSAI1RDYF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34294bfbeda24a1223564ab7e682d2d}{RCC\_CIFR\_PLLSAI1RDYF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5702 \}}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5704 }
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{5711 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5712 \{}
\DoxyCodeLine{5713   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, RCC\_CIFR\_PLLSAI2RDYF) == RCC\_CIFR\_PLLSAI2RDYF) ? 1UL : 0UL);}
\DoxyCodeLine{5714 \}}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5716 }
\DoxyCodeLine{5722 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5723 \{}
\DoxyCodeLine{5724   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\_CIFR\_CSSF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\_CIFR\_CSSF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5725 \}}
\DoxyCodeLine{5726 }
\DoxyCodeLine{5732 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5733 \{}
\DoxyCodeLine{5734   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\_CIFR\_LSECSSF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\_CIFR\_LSECSSF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5735 \}}
\DoxyCodeLine{5736 }
\DoxyCodeLine{5742 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_FWRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5743 \{}
\DoxyCodeLine{5744   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326fa3b1563f38925e2a02f641a8d553}{RCC\_CSR\_FWRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326fa3b1563f38925e2a02f641a8d553}{RCC\_CSR\_FWRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5745 \}}
\DoxyCodeLine{5746 }
\DoxyCodeLine{5752 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_IWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5753 \{}
\DoxyCodeLine{5754   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\_CSR\_IWDGRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\_CSR\_IWDGRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5755 \}}
\DoxyCodeLine{5756 }
\DoxyCodeLine{5762 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5763 \{}
\DoxyCodeLine{5764   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\_CSR\_LPWRRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\_CSR\_LPWRRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5765 \}}
\DoxyCodeLine{5766 }
\DoxyCodeLine{5772 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_OBLRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5773 \{}
\DoxyCodeLine{5774   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14163f80ac0b005217eb318d0639afef}{RCC\_CSR\_OBLRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14163f80ac0b005217eb318d0639afef}{RCC\_CSR\_OBLRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5775 \}}
\DoxyCodeLine{5776 }
\DoxyCodeLine{5782 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5783 \{}
\DoxyCodeLine{5784   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\_CSR\_PINRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\_CSR\_PINRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5785 \}}
\DoxyCodeLine{5786 }
\DoxyCodeLine{5792 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5793 \{}
\DoxyCodeLine{5794   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\_CSR\_SFTRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\_CSR\_SFTRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5795 \}}
\DoxyCodeLine{5796 }
\DoxyCodeLine{5802 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_WWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5803 \{}
\DoxyCodeLine{5804   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\_CSR\_WWDGRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\_CSR\_WWDGRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5805 \}}
\DoxyCodeLine{5806 }
\DoxyCodeLine{5812 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5813 \{}
\DoxyCodeLine{5814   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\_CSR\_BORRSTF}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\_CSR\_BORRSTF}}) ? 1UL : 0UL);}
\DoxyCodeLine{5815 \}}
\DoxyCodeLine{5816 }
\DoxyCodeLine{5822 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5823 \{}
\DoxyCodeLine{5824   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\_CSR\_RMVF}});}
\DoxyCodeLine{5825 \}}
\DoxyCodeLine{5826 }
\DoxyCodeLine{5840 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5841 \{}
\DoxyCodeLine{5842   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}});}
\DoxyCodeLine{5843 \}}
\DoxyCodeLine{5844 }
\DoxyCodeLine{5850 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5851 \{}
\DoxyCodeLine{5852   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}});}
\DoxyCodeLine{5853 \}}
\DoxyCodeLine{5854 }
\DoxyCodeLine{5860 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5861 \{}
\DoxyCodeLine{5862   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}});}
\DoxyCodeLine{5863 \}}
\DoxyCodeLine{5864 }
\DoxyCodeLine{5870 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5871 \{}
\DoxyCodeLine{5872   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}});}
\DoxyCodeLine{5873 \}}
\DoxyCodeLine{5874 }
\DoxyCodeLine{5880 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5881 \{}
\DoxyCodeLine{5882   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}});}
\DoxyCodeLine{5883 \}}
\DoxyCodeLine{5884 }
\DoxyCodeLine{5890 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5891 \{}
\DoxyCodeLine{5892   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}});}
\DoxyCodeLine{5893 \}}
\DoxyCodeLine{5894 }
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{5901 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5902 \{}
\DoxyCodeLine{5903   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c94d3d31335b664ca2b85830b1ecc8d}{RCC\_CIER\_HSI48RDYIE}});}
\DoxyCodeLine{5904 \}}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5906 }
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{5913 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5914 \{}
\DoxyCodeLine{5915   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfa4103d5045aaea550ba4c1ed3b414}{RCC\_CIER\_PLLSAI1RDYIE}});}
\DoxyCodeLine{5916 \}}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5918 }
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{5925 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5926 \{}
\DoxyCodeLine{5927   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, RCC\_CIER\_PLLSAI2RDYIE);}
\DoxyCodeLine{5928 \}}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5930 }
\DoxyCodeLine{5936 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5937 \{}
\DoxyCodeLine{5938   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}});}
\DoxyCodeLine{5939 \}}
\DoxyCodeLine{5940 }
\DoxyCodeLine{5946 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5947 \{}
\DoxyCodeLine{5948   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}});}
\DoxyCodeLine{5949 \}}
\DoxyCodeLine{5950 }
\DoxyCodeLine{5956 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5957 \{}
\DoxyCodeLine{5958   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}});}
\DoxyCodeLine{5959 \}}
\DoxyCodeLine{5960 }
\DoxyCodeLine{5966 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5967 \{}
\DoxyCodeLine{5968   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}});}
\DoxyCodeLine{5969 \}}
\DoxyCodeLine{5970 }
\DoxyCodeLine{5976 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5977 \{}
\DoxyCodeLine{5978   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}});}
\DoxyCodeLine{5979 \}}
\DoxyCodeLine{5980 }
\DoxyCodeLine{5986 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5987 \{}
\DoxyCodeLine{5988   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}});}
\DoxyCodeLine{5989 \}}
\DoxyCodeLine{5990 }
\DoxyCodeLine{5996 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5997 \{}
\DoxyCodeLine{5998   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}});}
\DoxyCodeLine{5999 \}}
\DoxyCodeLine{6000 }
\DoxyCodeLine{6001 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{6007 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6008 \{}
\DoxyCodeLine{6009   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c94d3d31335b664ca2b85830b1ecc8d}{RCC\_CIER\_HSI48RDYIE}});}
\DoxyCodeLine{6010 \}}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6012 }
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{6019 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6020 \{}
\DoxyCodeLine{6021   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfa4103d5045aaea550ba4c1ed3b414}{RCC\_CIER\_PLLSAI1RDYIE}});}
\DoxyCodeLine{6022 \}}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6024 }
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{6031 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6032 \{}
\DoxyCodeLine{6033   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, RCC\_CIER\_PLLSAI2RDYIE);}
\DoxyCodeLine{6034 \}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6036 }
\DoxyCodeLine{6042 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6043 \{}
\DoxyCodeLine{6044   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}});}
\DoxyCodeLine{6045 \}}
\DoxyCodeLine{6046 }
\DoxyCodeLine{6052 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6053 \{}
\DoxyCodeLine{6054   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6055 \}}
\DoxyCodeLine{6056 }
\DoxyCodeLine{6062 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6063 \{}
\DoxyCodeLine{6064   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6065 \}}
\DoxyCodeLine{6066 }
\DoxyCodeLine{6072 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6073 \{}
\DoxyCodeLine{6074   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6075 \}}
\DoxyCodeLine{6076 }
\DoxyCodeLine{6082 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6083 \{}
\DoxyCodeLine{6084   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6085 \}}
\DoxyCodeLine{6086 }
\DoxyCodeLine{6092 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6093 \{}
\DoxyCodeLine{6094   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6095 \}}
\DoxyCodeLine{6096 }
\DoxyCodeLine{6102 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6103 \{}
\DoxyCodeLine{6104   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6105 \}}
\DoxyCodeLine{6106 }
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{6113 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6114 \{}
\DoxyCodeLine{6115   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c94d3d31335b664ca2b85830b1ecc8d}{RCC\_CIER\_HSI48RDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c94d3d31335b664ca2b85830b1ecc8d}{RCC\_CIER\_HSI48RDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6116 \}}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6118 }
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{6125 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_PLLSAI1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6126 \{}
\DoxyCodeLine{6127   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfa4103d5045aaea550ba4c1ed3b414}{RCC\_CIER\_PLLSAI1RDYIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfa4103d5045aaea550ba4c1ed3b414}{RCC\_CIER\_PLLSAI1RDYIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6128 \}}
\DoxyCodeLine{6129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6130 }
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{6137 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_PLLSAI2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6138 \{}
\DoxyCodeLine{6139   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, RCC\_CIER\_PLLSAI2RDYIE) == RCC\_CIER\_PLLSAI2RDYIE) ? 1UL : 0UL);}
\DoxyCodeLine{6140 \}}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6142 }
\DoxyCodeLine{6148 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_RCC\_IsEnabledIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6149 \{}
\DoxyCodeLine{6150   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}}) ? 1UL : 0UL);}
\DoxyCodeLine{6151 \}}
\DoxyCodeLine{6152 }
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{6161 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{6169 \textcolor{keywordtype}{void}        LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef *RCC\_Clocks);}
\DoxyCodeLine{6170 uint32\_t    LL\_RCC\_GetUSARTClockFreq(uint32\_t USARTxSource);}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#if defined(UART4) || defined(UART5)}}
\DoxyCodeLine{6172 uint32\_t    LL\_RCC\_GetUARTClockFreq(uint32\_t UARTxSource);}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 || UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6174 uint32\_t    LL\_RCC\_GetI2CClockFreq(uint32\_t I2CxSource);}
\DoxyCodeLine{6175 uint32\_t    LL\_RCC\_GetLPUARTClockFreq(uint32\_t LPUARTxSource);}
\DoxyCodeLine{6176 uint32\_t    LL\_RCC\_GetLPTIMClockFreq(uint32\_t LPTIMxSource);}
\DoxyCodeLine{6177 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{6178 uint32\_t    LL\_RCC\_GetSAIClockFreq(uint32\_t SAIxSource);}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#if defined(SDMMC1)}}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{6182 uint32\_t    LL\_RCC\_GetSDMMCKernelClockFreq(uint32\_t SDMMCxSource);}
\DoxyCodeLine{6183 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6184 uint32\_t    LL\_RCC\_GetSDMMCClockFreq(uint32\_t SDMMCxSource);}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6186 uint32\_t    LL\_RCC\_GetRNGClockFreq(uint32\_t RNGxSource);}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS) || defined(USB)}}
\DoxyCodeLine{6188 uint32\_t    LL\_RCC\_GetUSBClockFreq(uint32\_t USBxSource);}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS || USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6190 uint32\_t    LL\_RCC\_GetADCClockFreq(uint32\_t ADCxSource);}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{6192 uint32\_t    LL\_RCC\_GetSWPMIClockFreq(uint32\_t SWPMIxSource);}
\DoxyCodeLine{6193 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{6195 uint32\_t    LL\_RCC\_GetDFSDMClockFreq(uint32\_t DFSDMxSource);}
\DoxyCodeLine{6196 \textcolor{preprocessor}{\#if defined(RCC\_CCIPR2\_DFSDM1SEL)}}
\DoxyCodeLine{6197 uint32\_t    LL\_RCC\_GetDFSDMAudioClockFreq(uint32\_t DFSDMxSource);}
\DoxyCodeLine{6198 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CCIPR2\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6199 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6200 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{6201 uint32\_t    LL\_RCC\_GetLTDCClockFreq(uint32\_t LTDCxSource);}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{6204 uint32\_t    LL\_RCC\_GetDSIClockFreq(uint32\_t DSIxSource);}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{6207 uint32\_t    LL\_RCC\_GetOCTOSPIClockFreq(uint32\_t OCTOSPIxSource);}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6213 }
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(RCC) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6223 }
\DoxyCodeLine{6228 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{6229 \}}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6231 }
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_LL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6233 }

\end{DoxyCode}
