
WARNING: The Trce option "-ucf" is either illegal or not supported by projNav and hence will be ignored.

Command Line : 
-------------
map C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.ngd -timing -ol high -xe n -p xc3s700a-fg484-4 -o MYCPU_map.ncd C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.pcf

Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Using target part "3s700afg484-4".
Mapping design into LUTs...
WARNING:LIT:175 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "myRAM/infrastructure_top0/clk_dcm0/BUFG_CLK0" (output
   signal=myRAM/clk_0) has a mix of clock and non-clock loads. Some of the
   non-clock loads are (maximum of 5 listed):
   Pin D of myRAM/infrastructure_top0/cal_top0/tap_dly0/r0
   Pin D of myRAM/infrastructure_top0/cal_top0/tap_dly0/r1
   Pin D of myRAM/infrastructure_top0/cal_top0/tap_dly0/r2
   Pin D of myRAM/infrastructure_top0/cal_top0/tap_dly0/r3
   Pin D of myRAM/infrastructure_top0/cal_top0/tap_dly0/r4
Writing file MYCPU_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   myRAM/top0/controller0/Mcount_RFC_COUNT_xor<5>111 failed to merge with F5
   multiplexer myRAM/top0/controller0/Mcount_RFC_COUNT_xor<4>11_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   myRAM/top0/controller0/Mcount_INIT_PRE_COUNT_xor<5>111 failed to merge with
   F5 multiplexer myRAM/top0/controller0/Mcount_INIT_PRE_COUNT_xor<4>11_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 38 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7e92f568) REAL time: 59 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7e92f568) REAL time: 59 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7e92f568) REAL time: 59 secs 

Phase 4.2  Initial Clock and IO Placement



Phase 4.2  Initial Clock and IO Placement (Checksum:4c223a7a) REAL time: 1 mins 16 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:4c223a7a) REAL time: 1 mins 16 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:4c223a7a) REAL time: 1 mins 16 secs 

Phase 7.8  Global Placement
....................
.................................................................................................................................
.....
..........................................................................................................................................
.....................................
................
.......................
..................................................................
Phase 7.8  Global Placement (Checksum:59423dd6) REAL time: 5 mins 4 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:59423dd6) REAL time: 5 mins 4 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:e98a888) REAL time: 7 mins 31 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e98a888) REAL time: 7 mins 32 secs 

Total REAL time to Placer completion: 7 mins 32 secs 
Total CPU  time to Placer completion: 6 mins 32 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  291
Logic Utilization:
  Number of Slice Flip Flops:         3,351 out of  11,776   28%
  Number of 4 input LUTs:             9,247 out of  11,776   78%
Logic Distribution:
  Number of occupied Slices:          5,206 out of   5,888   88%
    Number of Slices containing only related logic:   5,206 out of   5,206 100%
    Number of Slices containing unrelated logic:          0 out of   5,206   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       9,510 out of  11,776   80%
    Number used as logic:             9,100
    Number used as a route-thru:        263
    Number used for Dual Port RAMs:      64
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      83

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 73 out of     372   19%
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       8   25%
  Number of MULT18X18SIOs:               16 out of      20   80%
  Number of RAMB16BWEs:                  14 out of      20   70%

Average Fanout of Non-Clock Nets:                3.50

Peak Memory Usage:  304 MB
Total REAL time to MAP completion:  7 mins 47 secs 
Total CPU time to MAP completion:   6 mins 45 secs 

Mapping completed.
See MAP report file "MYCPU_map.mrp" for details.

Command Line : 
-------------
par C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.ngd -ol high -w MYCPU.ncd C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.pcf

Release 12.2 - par M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.



Constraints file: C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.pcf.
Loading device for application Rf_Device from file '3s700a.nph' in environment C:\Xilinx\12.2\ISE_DS\ISE\.
   "MYCPU" is an NCD, version 3.2, device xc3s700a, package fg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.41 2010-06-22".



Design Summary Report:

 Number of External IOBs                          73 out of 372    19%

   Number of External Input IOBs                 17

      Number of External Input IBUFs             17
        Number of LOCed External Input IBUFs     17 out of 17    100%


   Number of External Output IOBs                36

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             34
        Number of LOCed External Output IOBs     34 out of 34    100%


   Number of External Bidir IOBs                 20

      Number of External Bidir DIFFMs             2
        Number of LOCed External Bidir DIFFMs     2 out of 2     100%

      Number of External Bidir DIFFSs             2
        Number of LOCed External Bidir DIFFSs     2 out of 2     100%

      Number of External Bidir IOBs              16
        Number of LOCed External Bidir IOBs      16 out of 16    100%


   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 8      25%
   Number of MULT18X18SIOs                  16 out of 20     80%
   Number of RAMB16BWEs                     14 out of 20     70%
   Number of Slices                       5206 out of 5888   88%
      Number of SLICEMs                    110 out of 2944    3%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 2 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 2 secs 

Starting Router


Phase  1  : 43318 unrouted;      REAL time: 1 mins 20 secs 

Phase  2  : 39676 unrouted;      REAL time: 1 mins 23 secs 

Phase  3  : 15249 unrouted;      REAL time: 1 mins 36 secs 

Phase  4  : 15359 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 40 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 33 secs 

Updating file: MYCPU.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 44 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 52 secs 
WARNING:Route:455 - CLK Net:myRAM/clk_0 may have excessive skew because 
      0 CLK pins and 32 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 52 secs 
Total CPU time to Router completion: 1 mins 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|               Clock | BUFGMUX_X2Y11| No   | 2071 |  0.248     |  1.226      |
+---------------------+--------------+------+------+------------+-------------+
|myCore/myStacks/myAL |              |      |      |            |             |
|            U/ClkDiv | BUFGMUX_X1Y11| No   |  383 |  0.141     |  1.117      |
+---------------------+--------------+------+------+------------+-------------+
|         myRAM/clk_0 |  BUFGMUX_X2Y1| No   |  305 |  0.144     |  1.121      |
+---------------------+--------------+------+------+------------+-------------+
|             Clock90 |  BUFGMUX_X1Y0| No   |  230 |  0.162     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/dqs_int_d |              |      |      |            |             |
|            elay_in1 |         Local|      |   24 |  0.136     |  2.383      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/dqs_int_d |              |      |      |            |             |
|            elay_in0 |         Local|      |   26 |  0.190     |  2.121      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "mydcm/CLKFX_BUF" | SETUP       |     0.028ns|    15.944ns|       0|           0
   derived from  NET "mydcm/CLKIN_IBUFG" PE | HOLD        |     0.903ns|            |       0|           0
  RIOD = 20 ns HIGH 40%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "myRAM/infrastruc | SETUP       |     0.279ns|    14.884ns|       0|           0
  ture_top0/clk_dcm0/clk0dcm" derived from  | HOLD        |     0.843ns|            |       0|           0
   PERIOD analysis for net "mydcm/CLKFX_BUF |             |            |            |        |            
  " derived from NET "mydcm/CLKIN_IBUFG" PE |             |            |            |        |            
  RIOD = 20 ns HIGH 40%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "myRAM/infrastruc | SETUP       |     1.298ns|    10.808ns|       0|           0
  ture_top0/clk_dcm0/clk90dcm" derived from | HOLD        |     0.693ns|            |       0|           0
    PERIOD analysis for net "mydcm/CLKFX_BU |             |            |            |        |            
  F" derived from NET "mydcm/CLKIN_IBUFG" P |             |            |            |        |            
  ERIOD = 20 ns HIGH 40%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Clock = PERIOD TIMEGRP "Clock" 16 ns H | MINLOWPULSE |    10.000ns|     6.000ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HI | MINHIGHPULSE|    12.500ns|     7.500ns|       0|           0
  GH 40%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_myRAM_infrastructure_top0_clk_dcm0_clk | MINLOWPULSE |    12.796ns|     3.204ns|       0|           0
  90dcm = PERIOD TIMEGRP         "myRAM_inf |             |            |            |        |            
  rastructure_top0_clk_dcm0_clk90dcm" TS_Cl |             |            |            |        |            
  ock PHASE 4 ns HIGH         50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_myRAM_infrastructure_top0_clk_dcm0_clk | MINPERIOD   |    13.986ns|     2.014ns|       0|           0
  0dcm = PERIOD TIMEGRP         "myRAM_infr |             |            |            |        |            
  astructure_top0_clk_dcm0_clk0dcm" TS_Cloc |             |            |            |        |            
  k HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for mydcm/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|mydcm/CLKIN_IBUFG              |     20.000ns|      7.500ns|     19.930ns|            0|            0|            0|      1021666|
| mydcm/CLKFX_BUF               |     16.000ns|     15.944ns|     14.884ns|            0|            0|      1018754|         2912|
|  myRAM/infrastructure_top0/clk|     16.000ns|     14.884ns|          N/A|            0|            0|         2253|            0|
|  _dcm0/clk0dcm                |             |             |             |             |             |             |             |
|  myRAM/infrastructure_top0/clk|     16.000ns|     10.808ns|          N/A|            0|            0|          659|            0|
|  _dcm0/clk90dcm               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clock                       |     16.000ns|      6.000ns|      3.204ns|            0|            0|            0|            0|
| TS_myRAM_infrastructure_top0_c|     16.000ns|      2.014ns|          N/A|            0|            0|            0|            0|
| lk_dcm0_clk0dcm               |             |             |             |             |             |             |             |
| TS_myRAM_infrastructure_top0_c|     16.000ns|      3.204ns|          N/A|            0|            0|            0|            0|
| lk_dcm0_clk90dcm              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 3 secs 
Total CPU time to PAR completion: 2 mins 7 secs 

Peak Memory Usage:  281 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file MYCPU.ncd



PAR done!

Command Line : 
-------------
trce C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.ngd C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.pcf -xml C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.twx -v 3 -s 4 -n 3 -fastpaths -ucf MYCPU.ucf -o C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.twr

Release 12.2 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '3s700a.nph' in environment
C:\Xilinx\12.2\ISE_DS\ISE\.
   "MYCPU" is an NCD, version 3.2, device xc3s700a, package fg484, speed -4
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.ncd
C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.pcf -xml
C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.twx -v 3 -s 4 -n 3
-fastpaths -ucf MYCPU.ucf -o
C:\Xilinx\FORTHSPMD\smartxplorer_results\run1\MYCPU.twr


Design file:              MYCPU.ncd
Physical constraint file: MYCPU.pcf
Device,speed:             xc3s700a,-4 (PRODUCTION 1.41 2010-06-22)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1021666 paths, 0 nets, and 31399 connections

Design statistics:
   Minimum period:  15.944ns (Maximum frequency:  62.720MHz)


Analysis completed Tue Aug 03 13:57:58 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 52 secs 
