<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="D:\three_verilog\Eth_lwip_Acp\Eth_lwip_Acp"/>
	<item key="sdx_import_archive_file_v2" value="D:\three_verilog\Eth_lwip_Acp\RW\vitis_export_archive.ide.zip"/>
	<item key="scw_hwspec_file_selection" value="D:\three_verilog\Eth_lwip_Acp\Eth_lwip_Acp"/>
	<item key="bootgen_files_selection" value="D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\Debug"/>
</section>
