# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler top_sparsemux_257_7_13_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name filterArray_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_0_load \
    op interface \
    ports { filterArray_0_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name filterArray_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_1_load \
    op interface \
    ports { filterArray_1_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name filterArray_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_2_load \
    op interface \
    ports { filterArray_2_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name filterArray_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_3_load \
    op interface \
    ports { filterArray_3_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name filterArray_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_4_load \
    op interface \
    ports { filterArray_4_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name filterArray_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_5_load \
    op interface \
    ports { filterArray_5_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name filterArray_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_6_load \
    op interface \
    ports { filterArray_6_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name filterArray_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_7_load \
    op interface \
    ports { filterArray_7_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name filterArray_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_8_load \
    op interface \
    ports { filterArray_8_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name filterArray_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_9_load \
    op interface \
    ports { filterArray_9_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name filterArray_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_10_load \
    op interface \
    ports { filterArray_10_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name filterArray_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_11_load \
    op interface \
    ports { filterArray_11_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name filterArray_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_12_load \
    op interface \
    ports { filterArray_12_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name filterArray_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_13_load \
    op interface \
    ports { filterArray_13_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name filterArray_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_14_load \
    op interface \
    ports { filterArray_14_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name filterArray_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_15_load \
    op interface \
    ports { filterArray_15_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name filterArray_16_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_16_load \
    op interface \
    ports { filterArray_16_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name filterArray_17_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_17_load \
    op interface \
    ports { filterArray_17_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name filterArray_18_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_18_load \
    op interface \
    ports { filterArray_18_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name filterArray_19_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_19_load \
    op interface \
    ports { filterArray_19_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name filterArray_20_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_20_load \
    op interface \
    ports { filterArray_20_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name filterArray_21_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_21_load \
    op interface \
    ports { filterArray_21_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name filterArray_22_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_22_load \
    op interface \
    ports { filterArray_22_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name filterArray_23_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_23_load \
    op interface \
    ports { filterArray_23_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name filterArray_24_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_24_load \
    op interface \
    ports { filterArray_24_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name filterArray_25_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_25_load \
    op interface \
    ports { filterArray_25_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name filterArray_26_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_26_load \
    op interface \
    ports { filterArray_26_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name filterArray_27_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_27_load \
    op interface \
    ports { filterArray_27_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name filterArray_28_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_28_load \
    op interface \
    ports { filterArray_28_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name filterArray_29_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_29_load \
    op interface \
    ports { filterArray_29_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name filterArray_30_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_30_load \
    op interface \
    ports { filterArray_30_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name filterArray_31_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_31_load \
    op interface \
    ports { filterArray_31_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name filterArray_32_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_32_load \
    op interface \
    ports { filterArray_32_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name filterArray_33_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_33_load \
    op interface \
    ports { filterArray_33_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name filterArray_34_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_34_load \
    op interface \
    ports { filterArray_34_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name filterArray_35_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_35_load \
    op interface \
    ports { filterArray_35_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name filterArray_36_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_36_load \
    op interface \
    ports { filterArray_36_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name filterArray_37_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_37_load \
    op interface \
    ports { filterArray_37_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name filterArray_38_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_38_load \
    op interface \
    ports { filterArray_38_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name filterArray_39_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_39_load \
    op interface \
    ports { filterArray_39_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name filterArray_40_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_40_load \
    op interface \
    ports { filterArray_40_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name filterArray_41_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_41_load \
    op interface \
    ports { filterArray_41_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name filterArray_42_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_42_load \
    op interface \
    ports { filterArray_42_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name filterArray_43_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_43_load \
    op interface \
    ports { filterArray_43_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name filterArray_44_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_44_load \
    op interface \
    ports { filterArray_44_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name filterArray_45_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_45_load \
    op interface \
    ports { filterArray_45_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name filterArray_46_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_46_load \
    op interface \
    ports { filterArray_46_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name filterArray_47_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_47_load \
    op interface \
    ports { filterArray_47_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name filterArray_48_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_48_load \
    op interface \
    ports { filterArray_48_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name filterArray_49_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_49_load \
    op interface \
    ports { filterArray_49_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name filterArray_50_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_50_load \
    op interface \
    ports { filterArray_50_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name filterArray_51_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_51_load \
    op interface \
    ports { filterArray_51_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name filterArray_52_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_52_load \
    op interface \
    ports { filterArray_52_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name filterArray_53_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_53_load \
    op interface \
    ports { filterArray_53_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name filterArray_54_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_54_load \
    op interface \
    ports { filterArray_54_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name filterArray_55_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_55_load \
    op interface \
    ports { filterArray_55_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name filterArray_56_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_56_load \
    op interface \
    ports { filterArray_56_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name filterArray_57_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_57_load \
    op interface \
    ports { filterArray_57_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name filterArray_58_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_58_load \
    op interface \
    ports { filterArray_58_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name filterArray_59_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_59_load \
    op interface \
    ports { filterArray_59_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name filterArray_60_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_60_load \
    op interface \
    ports { filterArray_60_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name filterArray_61_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_61_load \
    op interface \
    ports { filterArray_61_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name filterArray_62_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_62_load \
    op interface \
    ports { filterArray_62_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name filterArray_63_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_63_load \
    op interface \
    ports { filterArray_63_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name filterArray_64_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_64_load \
    op interface \
    ports { filterArray_64_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name filterArray_65_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_65_load \
    op interface \
    ports { filterArray_65_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name filterArray_66_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_66_load \
    op interface \
    ports { filterArray_66_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name filterArray_67_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_67_load \
    op interface \
    ports { filterArray_67_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name filterArray_68_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_68_load \
    op interface \
    ports { filterArray_68_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name filterArray_69_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_69_load \
    op interface \
    ports { filterArray_69_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name filterArray_70_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_70_load \
    op interface \
    ports { filterArray_70_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name filterArray_71_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_71_load \
    op interface \
    ports { filterArray_71_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name filterArray_72_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_72_load \
    op interface \
    ports { filterArray_72_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name filterArray_73_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_73_load \
    op interface \
    ports { filterArray_73_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name filterArray_74_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_74_load \
    op interface \
    ports { filterArray_74_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name filterArray_75_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_75_load \
    op interface \
    ports { filterArray_75_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name filterArray_76_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_76_load \
    op interface \
    ports { filterArray_76_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name filterArray_77_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_77_load \
    op interface \
    ports { filterArray_77_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name filterArray_78_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_78_load \
    op interface \
    ports { filterArray_78_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name filterArray_79_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_79_load \
    op interface \
    ports { filterArray_79_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name filterArray_80_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_80_load \
    op interface \
    ports { filterArray_80_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name filterArray_81_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_81_load \
    op interface \
    ports { filterArray_81_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name filterArray_82_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_82_load \
    op interface \
    ports { filterArray_82_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name filterArray_83_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_83_load \
    op interface \
    ports { filterArray_83_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name filterArray_84_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_84_load \
    op interface \
    ports { filterArray_84_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name filterArray_85_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_85_load \
    op interface \
    ports { filterArray_85_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name filterArray_86_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_86_load \
    op interface \
    ports { filterArray_86_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name filterArray_87_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_87_load \
    op interface \
    ports { filterArray_87_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name filterArray_88_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_88_load \
    op interface \
    ports { filterArray_88_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name filterArray_89_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_89_load \
    op interface \
    ports { filterArray_89_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name filterArray_90_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_90_load \
    op interface \
    ports { filterArray_90_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name filterArray_91_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_91_load \
    op interface \
    ports { filterArray_91_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name filterArray_92_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_92_load \
    op interface \
    ports { filterArray_92_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name filterArray_93_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_93_load \
    op interface \
    ports { filterArray_93_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name filterArray_94_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_94_load \
    op interface \
    ports { filterArray_94_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name filterArray_95_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_95_load \
    op interface \
    ports { filterArray_95_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name filterArray_96_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_96_load \
    op interface \
    ports { filterArray_96_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name filterArray_97_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_97_load \
    op interface \
    ports { filterArray_97_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name filterArray_98_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_98_load \
    op interface \
    ports { filterArray_98_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name filterArray_99_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_99_load \
    op interface \
    ports { filterArray_99_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name filterArray_100_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_100_load \
    op interface \
    ports { filterArray_100_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name filterArray_101_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_101_load \
    op interface \
    ports { filterArray_101_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name filterArray_102_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_102_load \
    op interface \
    ports { filterArray_102_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name filterArray_103_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_103_load \
    op interface \
    ports { filterArray_103_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name filterArray_104_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_104_load \
    op interface \
    ports { filterArray_104_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name filterArray_105_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_105_load \
    op interface \
    ports { filterArray_105_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name filterArray_106_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_106_load \
    op interface \
    ports { filterArray_106_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name filterArray_107_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_107_load \
    op interface \
    ports { filterArray_107_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name filterArray_108_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_108_load \
    op interface \
    ports { filterArray_108_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name filterArray_109_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_109_load \
    op interface \
    ports { filterArray_109_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name filterArray_110_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_110_load \
    op interface \
    ports { filterArray_110_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name filterArray_111_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_111_load \
    op interface \
    ports { filterArray_111_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name filterArray_112_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_112_load \
    op interface \
    ports { filterArray_112_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name filterArray_113_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_113_load \
    op interface \
    ports { filterArray_113_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name filterArray_114_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_114_load \
    op interface \
    ports { filterArray_114_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name filterArray_115_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_115_load \
    op interface \
    ports { filterArray_115_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name filterArray_116_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_116_load \
    op interface \
    ports { filterArray_116_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name filterArray_117_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_117_load \
    op interface \
    ports { filterArray_117_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name filterArray_118_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_118_load \
    op interface \
    ports { filterArray_118_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name filterArray_119_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_119_load \
    op interface \
    ports { filterArray_119_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name filterArray_120_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_120_load \
    op interface \
    ports { filterArray_120_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name filterArray_121_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_121_load \
    op interface \
    ports { filterArray_121_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name filterArray_122_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_122_load \
    op interface \
    ports { filterArray_122_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name filterArray_123_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_123_load \
    op interface \
    ports { filterArray_123_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name filterArray_124_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_124_load \
    op interface \
    ports { filterArray_124_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name filterArray_125_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_125_load \
    op interface \
    ports { filterArray_125_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name filterArray_126_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_126_load \
    op interface \
    ports { filterArray_126_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name filterArray_127_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_filterArray_127_load \
    op interface \
    ports { filterArray_127_load { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name bitmask1_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bitmask1_1_out \
    op interface \
    ports { bitmask1_1_out { O 4096 vector } bitmask1_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name bitmask2_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bitmask2_1_out \
    op interface \
    ports { bitmask2_1_out { O 4096 vector } bitmask2_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_flow_control_loop_pipe_sequential_init_U
set CompName top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


