#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 10 21:58:41 2018
# Process ID: 10052
# Current directory: C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7444 C:\Users\dr\GitHub\uEVB\Sample-Projects\TnD\uEVB-TnD.xpr
# Log file: C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/vivado.log
# Journal file: C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dr/Xilinx_proj/uEVB-TnD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 808.180 ; gain = 151.652
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Jun 10 22:00:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun 10 22:00:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/synth_1/runme.log
[Sun Jun 10 22:00:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/Xilinx_proj/uEVB-TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file "C:/Users/dr/Xilinx_proj/uEVB-TnD/mcs/out.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/Xilinx_proj/uEVB-TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file C:/Users/dr/Xilinx_proj/uEVB-TnD/mcs/out.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/dr/Xilinx_proj/uEVB-TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit
ERROR: [Bitstream 40-47] File C:/Users/dr/Xilinx_proj/uEVB-TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit does not exist.
ERROR: [Bitstream 40-46] File C:/Users/dr/Xilinx_proj/uEVB-TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit cannot be opened for input.
ERROR: [Writecfgmem 68-7] Could not load bitfile C:/Users/dr/Xilinx_proj/uEVB-TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit.
0 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit
Writing file C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs
Writing log file C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000C3953    Jun 10 22:04:16 2018    C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249A0D865
set_property PROGRAM.FILE {C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx1-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a200t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a200t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a200t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a200t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.141 ; gain = 3.133
endgroup
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 10 22:08:54 2018...
