# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task_b.srcs/sources_1/new/task_b.vhd" \

# Do not sort compile order
nosort
