<stg><name>load<ap_uint<256>, ap_int<8>, 32u></name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="2" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="42" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="43" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="83" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="85" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="86" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %loop_index5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_4, i32 0, i32 0, void @empty_3, i32 32, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %input_data_addr2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr2

]]></Node>
<StgValue><ssdm name="input_data_addr2_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %input_data_addr1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr1

]]></Node>
<StgValue><ssdm name="input_data_addr1_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs

]]></Node>
<StgValue><ssdm name="inputs_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %fm_COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %fm_COLS

]]></Node>
<StgValue><ssdm name="fm_COLS_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %fm_ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %fm_ROWS

]]></Node>
<StgValue><ssdm name="fm_ROWS_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %am_COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %am_COLS

]]></Node>
<StgValue><ssdm name="am_COLS_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %am_ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %am_ROWS

]]></Node>
<StgValue><ssdm name="am_ROWS_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
entry:10 %shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %input_data_addr1_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="38" op_0_bw="37">
<![CDATA[
entry:11 %zext_ln20 = zext i37 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %mul_ln20 = mul i32 %fm_COLS_read, i32 %fm_ROWS_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64">
<![CDATA[
entry:13 %trunc_ln20 = trunc i64 %inputs_read

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %store_ln0 = store i32 0, i32 %loop_index5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln0 = br void %loop-memcpy-expansion4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion4:0 %loop_index5_load = load i32 %loop_index5

]]></Node>
<StgValue><ssdm name="loop_index5_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion4:1 %loop_index5_cast12 = zext i32 %loop_index5_load

]]></Node>
<StgValue><ssdm name="loop_index5_cast12"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion4:2 %fm_ram_addr = getelementptr i8 %fm_ram, i64 0, i64 %loop_index5_cast12

]]></Node>
<StgValue><ssdm name="fm_ram_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="38" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion4:3 %loop_index5_cast2 = zext i32 %loop_index5_load

]]></Node>
<StgValue><ssdm name="loop_index5_cast2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion4:4 %exitcond7 = icmp_eq  i32 %loop_index5_load, i32 %mul_ln20

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion4:5 %empty = add i32 %loop_index5_load, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion4:6 %br_ln20 = br i1 %exitcond7, void %loop-memcpy-expansion4.split, void %post-loop-memcpy-expansion3.loopexit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:0 %empty_42 = trunc i32 %loop_index5_load

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
loop-memcpy-expansion4.split:1 %tmp = add i38 %zext_ln20, i38 %loop_index5_cast2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="38">
<![CDATA[
loop-memcpy-expansion4.split:2 %tmp_cast = zext i38 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion4.split:3 %empty_43 = add i64 %tmp_cast, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:4 %p_cast = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_43, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion4.split:15 %store_ln0 = store i32 %empty, i32 %loop_index5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:0 %am_ram = alloca i32 1

]]></Node>
<StgValue><ssdm name="am_ram"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:1 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:2 %shl_ln1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %input_data_addr2_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="38" op_0_bw="37">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:3 %zext_ln21 = zext i37 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:4 %mul_ln21 = mul i32 %am_COLS_read, i32 %am_ROWS_read

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:5 %store_ln0 = store i32 0, i32 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
post-loop-memcpy-expansion3.loopexit:6 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="59">
<![CDATA[
loop-memcpy-expansion4.split:5 %p_cast_cast = sext i59 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion4.split:6 %sparse_data_addr = getelementptr i256 %sparse_data, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="sparse_data_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion4.split:9 %empty_44 = add i5 %trunc_ln20, i5 %empty_42

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="154" st_id="31" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="156" st_id="33" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="157" st_id="34" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="159" st_id="36" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="160" st_id="37" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="161" st_id="38" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="162" st_id="39" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="163" st_id="40" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion4.split:7 %sparse_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="164" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion4.split:8 %sparse_data_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="sparse_data_addr_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="165" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion4.split:10 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_44, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="166" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion4.split:11 %p_cast13 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="167" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-expansion4.split:12 %empty_45 = lshr i256 %sparse_data_addr_read, i256 %p_cast13

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="168" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-expansion4.split:13 %empty_46 = trunc i256 %empty_45

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="169" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
loop-memcpy-expansion4.split:14 %store_ln20 = store i8 %empty_46, i14 %fm_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="170" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion4.split:16 %br_ln0 = br void %loop-memcpy-expansion4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="171" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index_load = load i32 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="172" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="38" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion:1 %loop_index_cast6 = zext i32 %loop_index_load

]]></Node>
<StgValue><ssdm name="loop_index_cast6"/></StgValue>
</operation>

<operation id="173" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion:2 %exitcond6 = icmp_eq  i32 %loop_index_load, i32 %mul_ln21

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="174" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion:3 %empty_47 = add i32 %loop_index_load, i32 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:4 %br_ln21 = br i1 %exitcond6, void %loop-memcpy-expansion.split, void %VITIS_LOOP_23_1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="176" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion.split:0 %empty_48 = trunc i32 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="177" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
loop-memcpy-expansion.split:1 %tmp2 = add i38 %zext_ln21, i38 %loop_index_cast6

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="178" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="38">
<![CDATA[
loop-memcpy-expansion.split:2 %tmp2_cast = zext i38 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="179" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion.split:3 %empty_49 = add i64 %tmp2_cast, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="180" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.split:4 %p_cast9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_49, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="181" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion.split:9 %empty_50 = add i5 %trunc_ln20, i5 %empty_48

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="182" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.split:14 %store_ln0 = store i32 %empty_47, i32 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.loopexit:0 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="184" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.loopexit:1 %idx_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_count"/></StgValue>
</operation>

<operation id="185" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_23_1.loopexit:2 %am_ram_load = load i8 %am_ram

]]></Node>
<StgValue><ssdm name="am_ram_load"/></StgValue>
</operation>

<operation id="186" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_23_1.loopexit:3 %icmp_ln1023 = icmp_eq  i8 %am_ram_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1023"/></StgValue>
</operation>

<operation id="187" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_23_1.loopexit:4 %store_ln23 = store i32 0, i32 %idx_count

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="188" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_23_1.loopexit:5 %store_ln23 = store i32 0, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="189" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_23_1.loopexit:6 %br_ln23 = br void %VITIS_LOOP_26_2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="59">
<![CDATA[
loop-memcpy-expansion.split:5 %p_cast9_cast = sext i59 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast9_cast"/></StgValue>
</operation>

<operation id="191" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion.split:6 %sparse_data_addr_1 = getelementptr i256 %sparse_data, i64 %p_cast9_cast

]]></Node>
<StgValue><ssdm name="sparse_data_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="193" st_id="45" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="194" st_id="46" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="195" st_id="47" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="196" st_id="48" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="197" st_id="49" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="198" st_id="50" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="199" st_id="51" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="200" st_id="52" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="201" st_id="53" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="202" st_id="54" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="203" st_id="55" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="204" st_id="56" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="205" st_id="57" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="206" st_id="58" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="207" st_id="59" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="208" st_id="60" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="209" st_id="61" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="210" st_id="62" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="211" st_id="63" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="212" st_id="64" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="213" st_id="65" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="214" st_id="66" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="215" st_id="67" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="216" st_id="68" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="217" st_id="69" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="218" st_id="70" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="219" st_id="71" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="220" st_id="72" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="221" st_id="73" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="222" st_id="74" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="223" st_id="75" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="224" st_id="76" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="225" st_id="77" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="226" st_id="78" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="227" st_id="79" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="228" st_id="80" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="229" st_id="81" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:7 %sparse_data_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %sparse_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="sparse_data_load_1_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="230" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion.split:8 %sparse_data_addr_1_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %sparse_data_addr_1

]]></Node>
<StgValue><ssdm name="sparse_data_addr_1_read"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="231" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion.split:10 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_50, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="232" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion.split:11 %p_cast15 = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="233" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-expansion.split:12 %empty_51 = lshr i256 %sparse_data_addr_1_read, i256 %p_cast15

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="234" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-expansion.split:13 %am_ram_1 = trunc i256 %empty_51

]]></Node>
<StgValue><ssdm name="am_ram_1"/></StgValue>
</operation>

<operation id="235" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion.split:15 %store_ln21 = store i8 %am_ram_1, i8 %am_ram

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="236" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:16 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="237" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_2:0 %count_count = load i32 %row

]]></Node>
<StgValue><ssdm name="count_count"/></StgValue>
</operation>

<operation id="238" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_2:1 %zext_ln23 = zext i32 %count_count

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="239" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_2:2 %icmp_ln23 = icmp_eq  i32 %count_count, i32 %am_ROWS_read

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="240" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_2:3 %add_ln32 = add i32 %count_count, i32 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="241" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_2:4 %br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_26_2.split, void %for.end29.loopexit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="242" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_2.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="243" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_26_2.split:1 %br_ln26 = br void %for.body13

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="244" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
for.end29.loopexit:0 %mrv = insertvalue i64 <undef>, i32 %am_ROWS_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="245" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
for.end29.loopexit:1 %mrv_1 = insertvalue i64 %mrv, i32 %fm_COLS_read

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="246" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64">
<![CDATA[
for.end29.loopexit:2 %ret_ln34 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="247" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body13:0 %col = phi i32 0, void %VITIS_LOOP_26_2.split, i32 %add_ln26, void %for.inc

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="248" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body13:1 %count = phi i32 0, void %VITIS_LOOP_26_2.split, i32 %count_1, void %for.inc

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="249" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body13:2 %icmp_ln26 = icmp_eq  i32 %col, i32 %am_COLS_read

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="250" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body13:3 %add_ln26 = add i32 %col, i32 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="251" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body13:4 %br_ln26 = br i1 %icmp_ln26, void %for.body13.split, void %for.inc27.loopexit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="252" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body13.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="253" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body13.split:1 %br_ln27 = br i1 %icmp_ln1023, void %if.then, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="254" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:0 %idx_count_load = load i32 %idx_count

]]></Node>
<StgValue><ssdm name="idx_count_load"/></StgValue>
</operation>

<operation id="255" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %count_2 = add i32 %count, i32 1

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="256" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
if.then:2 %trunc_ln29 = trunc i32 %col

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="257" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:3 %idx_count_1 = add i32 %idx_count_load, i32 1

]]></Node>
<StgValue><ssdm name="idx_count_1"/></StgValue>
</operation>

<operation id="258" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
if.then:4 %zext_ln29 = zext i32 %idx_count_load

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="259" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:5 %idx_ram_addr = getelementptr i8 %idx_ram, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="idx_ram_addr"/></StgValue>
</operation>

<operation id="260" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
if.then:6 %store_ln29 = store i8 %trunc_ln29, i10 %idx_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:7 %store_ln30 = store i32 %idx_count_1, i32 %idx_count

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="262" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
if.then:8 %br_ln30 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="263" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
for.inc27.loopexit:0 %trunc_ln32 = trunc i32 %count

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="264" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.loopexit:1 %count_ram_addr = getelementptr i8 %count_ram, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="count_ram_addr"/></StgValue>
</operation>

<operation id="265" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.inc27.loopexit:2 %store_ln32 = store i8 %trunc_ln32, i5 %count_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="266" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.loopexit:3 %store_ln23 = store i32 %add_ln32, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="267" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.loopexit:4 %br_ln23 = br void %VITIS_LOOP_26_2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="268" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:0 %count_1 = phi i32 %count_2, void %if.then, i32 %count, void %for.body13.split

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="269" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln26 = br void %for.body13

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
