// Seed: 4042446954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  initial id_4 = 1'b0;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  always begin
    @(negedge id_1 / 1 <-> 1)
    #1 begin
      $display(id_1 == id_1, 'b0, id_1 <= 1'h0 - 1);
      id_0 = 1 - 1;
    end
  end
  id_3(
      .id_0(1), .id_1(1)
  );
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4
  );
endmodule
