v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_altpll_qsys:altpll_qsys|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1|wire_pll7_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_altpll_qsys:altpll_qsys|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1|wire_pll7_clk[1],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_altpll_qsys:altpll_qsys|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1|wire_pll7_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_altpll_qsys:altpll_qsys|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1|wire_pll7_clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|core_clk_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_enables[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[145],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[145],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|perform_discard_delay0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_TYPE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.WAITING_END_FRAME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_WORDS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_GO_AND_ENABLE_INTERRUPT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[1][111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[1][111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|perform_discard_delay1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|sub_parity10a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20|dffe22a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|clear_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_write_avalon_dma_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem[0][111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|internal_out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_read_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_read_avalon_dma_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem[0][111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|interlaced_of_next_vid_packet[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|interlaced_of_next_vid_packet[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|interlaced_of_next_vid_packet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|interlaced_of_next_vid_packet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|height_of_next_vid_packet[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|width_of_next_vid_packet[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|ws_dgrp_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|eop_out_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_eop_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_SAMPLES,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.WAITING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.ENDING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|first_burst_stalled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|data_out_d1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|sop_out_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_sop_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_0pc:wrptr_g1p|counter8a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_brp|dffe16a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:ws_bwp|dffe16a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|enable_synced_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|writing_control,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|full_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|i_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[13][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|interrupt_enables[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|interrupt_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|running,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[145],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_read_avalon_dma_control_slave_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[3]~9_OTERM2515,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[2]~8_OTERM2513,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[0]~6_OTERM2511,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[9]~3_OTERM2509,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[8]~2_OTERM2507,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[8]_NEW1337_OTERM2443,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]_NEW1335_OTERM2441,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_NEW1333_OTERM2439,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|update_read_emptiness_signals~0_OTERM2437,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_router_005:router_005|always0~2_OTERM2210,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[7]~1_OTERM2206,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[6]~0_OTERM2204,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_OTERM2202,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[1]~7_OTERM2200,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~0_RTM0459_OTERM2178,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int_nxt~0_OTERM1733,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int_nxt~1_OTERM1719,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[10]_OTERM1613,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[10]_OTERM1611,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[10]_OTERM1609,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~0_OTERM493,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~2_OTERM491,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~4_OTERM489,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~6_OTERM487,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~8_OTERM485,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~10_OTERM483,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~12_OTERM481,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~14_OTERM479,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~16_OTERM477,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~18_OTERM473,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_OTERM469,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1_OTERM241,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11]_OTERM117,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]_OTERM115,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9]_OTERM113,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[8]_OTERM111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]_OTERM109,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[24]_OTERM107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]_OTERM105,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]_OTERM103,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]_OTERM101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20]_OTERM99,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[21]_OTERM97,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18]_OTERM95,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]_OTERM93,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16]_OTERM91,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]_OTERM89,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]_OTERM87,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]_OTERM85,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[26]_OTERM83,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13]_OTERM81,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]_OTERM79,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]_OTERM77,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|frame_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_read_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdemp_eq_comp_msb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdemp_eq_comp_lsb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[12],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_add_reg2[2],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_add_reg2[3],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_add_reg2[1],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfgctl_add_reg2[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,de2i_150_qsys:u0|de2i_150_qsys_altpll_qsys:altpll_qsys|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1|wire_pll7_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLOCK_50,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_GXB_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,464;55;464;0;0;467;464;0;467;467;0;179;0;0;256;0;179;256;0;0;163;179;0;0;0;0;0;467;406;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,3;412;3;467;467;0;3;467;0;0;467;288;467;467;211;467;288;211;467;467;304;288;467;467;467;467;467;0;61;467,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,CLOCK2_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK3_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_CAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_CS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQM[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_RAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_WE_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,EEP_I2C_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_GTX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_INT_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_LINK100,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_MDC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RST_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_COL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_CRS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_DV,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RX_ER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_TX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_TX_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_TX_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_TX_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_TX_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_TX_EN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_TX_ER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FL_CE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FL_OE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FL_RY,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,FL_WE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FL_WP_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FL_RESET_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[19],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[20],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[21],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[22],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[23],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[24],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[25],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_ADDR[26],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,G_SENSOR_INT1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,G_SENSOR_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX6[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HEX7[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKIN0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKIN_N1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKIN_N2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKIN_P1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKIN_P2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKOUT0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_I2C_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,I2C_SCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,IRDA_RXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_EN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_ON,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_RS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_RW,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDG[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LEDR[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PCIE_TX_P[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PCIE_WAKE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_WP_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SMA_CLKIN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SMA_CLKOUT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_ADSC_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_ADSP_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_ADV_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_BE[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_BE[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_BE[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_BE[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_GW_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_OE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM_WE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM0_CE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SSRAM1_CE_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SW[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_CLK27,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_DATA[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TD_RESET_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TD_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_CTS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_RTS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,UART_RXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_TXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_B[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_BLANK_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_G[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_R[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_SYNC_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,VGA_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,EEP_I2C_SDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_MDIO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FAN_CTRL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[19],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[20],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[21],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[22],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[23],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[24],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[25],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[26],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[27],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[28],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[29],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[30],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,FS_DQ[31],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[19],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[20],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[21],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[22],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[23],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[24],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[25],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[26],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[27],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[28],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[29],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[30],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[31],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[32],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[33],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[34],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,GPIO[35],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,G_SENSOR_SDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKOUT_N1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKOUT_N2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKOUT_P1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_CLKOUT_P2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_D[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_D[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_D[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_D[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_I2C_SDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_N[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_RX_D_P[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_N[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,HSMC_TX_D_P[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,I2C_SDAT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_CMD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_DAT[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_DAT[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_DAT[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SD_DAT[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,CLOCK_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PCIE_RX_P[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PCIE_PERST_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PCIE_REFCLK_P,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,SW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PCIE_TX_P[0](n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PCIE_RX_P[0](n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PCIE_REFCLK_P(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,15,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,15,
