#[doc = "Register `_0INT_ENA1` reader"]
pub type R = crate::R<_0INT_ENA1_SPEC>;
#[doc = "Register `_0INT_ENA1` writer"]
pub type W = crate::W<_0INT_ENA1_SPEC>;
#[doc = "Field `FRHOST_BIT0_INT_ENA1` reader - "]
pub type FRHOST_BIT0_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT0_INT_ENA1` writer - "]
pub type FRHOST_BIT0_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT1_INT_ENA1` reader - "]
pub type FRHOST_BIT1_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT1_INT_ENA1` writer - "]
pub type FRHOST_BIT1_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT2_INT_ENA1` reader - "]
pub type FRHOST_BIT2_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT2_INT_ENA1` writer - "]
pub type FRHOST_BIT2_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT3_INT_ENA1` reader - "]
pub type FRHOST_BIT3_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT3_INT_ENA1` writer - "]
pub type FRHOST_BIT3_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT4_INT_ENA1` reader - "]
pub type FRHOST_BIT4_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT4_INT_ENA1` writer - "]
pub type FRHOST_BIT4_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT5_INT_ENA1` reader - "]
pub type FRHOST_BIT5_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT5_INT_ENA1` writer - "]
pub type FRHOST_BIT5_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT6_INT_ENA1` reader - "]
pub type FRHOST_BIT6_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT6_INT_ENA1` writer - "]
pub type FRHOST_BIT6_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FRHOST_BIT7_INT_ENA1` reader - "]
pub type FRHOST_BIT7_INT_ENA1_R = crate::BitReader;
#[doc = "Field `FRHOST_BIT7_INT_ENA1` writer - "]
pub type FRHOST_BIT7_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_RX_START_INT_ENA1` reader - "]
pub type SLC0_RX_START_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_RX_START_INT_ENA1` writer - "]
pub type SLC0_RX_START_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_START_INT_ENA1` reader - "]
pub type SLC0_TX_START_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_START_INT_ENA1` writer - "]
pub type SLC0_TX_START_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_RX_UDF_INT_ENA1` reader - "]
pub type SLC0_RX_UDF_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_RX_UDF_INT_ENA1` writer - "]
pub type SLC0_RX_UDF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_OVF_INT_ENA1` reader - "]
pub type SLC0_TX_OVF_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_OVF_INT_ENA1` writer - "]
pub type SLC0_TX_OVF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TOKEN0_1TO0_INT_ENA1` reader - "]
pub type SLC0_TOKEN0_1TO0_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TOKEN0_1TO0_INT_ENA1` writer - "]
pub type SLC0_TOKEN0_1TO0_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TOKEN1_1TO0_INT_ENA1` reader - "]
pub type SLC0_TOKEN1_1TO0_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TOKEN1_1TO0_INT_ENA1` writer - "]
pub type SLC0_TOKEN1_1TO0_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_DONE_INT_ENA1` reader - "]
pub type SLC0_TX_DONE_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_DONE_INT_ENA1` writer - "]
pub type SLC0_TX_DONE_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_SUC_EOF_INT_ENA1` reader - "]
pub type SLC0_TX_SUC_EOF_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_SUC_EOF_INT_ENA1` writer - "]
pub type SLC0_TX_SUC_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_RX_DONE_INT_ENA1` reader - "]
pub type SLC0_RX_DONE_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_RX_DONE_INT_ENA1` writer - "]
pub type SLC0_RX_DONE_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_RX_EOF_INT_ENA1` reader - "]
pub type SLC0_RX_EOF_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_RX_EOF_INT_ENA1` writer - "]
pub type SLC0_RX_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TOHOST_INT_ENA1` reader - "]
pub type SLC0_TOHOST_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TOHOST_INT_ENA1` writer - "]
pub type SLC0_TOHOST_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_DSCR_ERR_INT_ENA1` reader - "]
pub type SLC0_TX_DSCR_ERR_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_DSCR_ERR_INT_ENA1` writer - "]
pub type SLC0_TX_DSCR_ERR_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_RX_DSCR_ERR_INT_ENA1` reader - "]
pub type SLC0_RX_DSCR_ERR_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_RX_DSCR_ERR_INT_ENA1` writer - "]
pub type SLC0_RX_DSCR_ERR_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_DSCR_EMPTY_INT_ENA1` reader - "]
pub type SLC0_TX_DSCR_EMPTY_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_DSCR_EMPTY_INT_ENA1` writer - "]
pub type SLC0_TX_DSCR_EMPTY_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_HOST_RD_ACK_INT_ENA1` reader - "]
pub type SLC0_HOST_RD_ACK_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_HOST_RD_ACK_INT_ENA1` writer - "]
pub type SLC0_HOST_RD_ACK_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_WR_RETRY_DONE_INT_ENA1` reader - "]
pub type SLC0_WR_RETRY_DONE_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_WR_RETRY_DONE_INT_ENA1` writer - "]
pub type SLC0_WR_RETRY_DONE_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_TX_ERR_EOF_INT_ENA1` reader - "]
pub type SLC0_TX_ERR_EOF_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_TX_ERR_EOF_INT_ENA1` writer - "]
pub type SLC0_TX_ERR_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CMD_DTC_INT_ENA1` reader - "]
pub type CMD_DTC_INT_ENA1_R = crate::BitReader;
#[doc = "Field `CMD_DTC_INT_ENA1` writer - "]
pub type CMD_DTC_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLC0_RX_QUICK_EOF_INT_ENA1` reader - "]
pub type SLC0_RX_QUICK_EOF_INT_ENA1_R = crate::BitReader;
#[doc = "Field `SLC0_RX_QUICK_EOF_INT_ENA1` writer - "]
pub type SLC0_RX_QUICK_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn frhost_bit0_int_ena1(&self) -> FRHOST_BIT0_INT_ENA1_R {
        FRHOST_BIT0_INT_ENA1_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn frhost_bit1_int_ena1(&self) -> FRHOST_BIT1_INT_ENA1_R {
        FRHOST_BIT1_INT_ENA1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn frhost_bit2_int_ena1(&self) -> FRHOST_BIT2_INT_ENA1_R {
        FRHOST_BIT2_INT_ENA1_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn frhost_bit3_int_ena1(&self) -> FRHOST_BIT3_INT_ENA1_R {
        FRHOST_BIT3_INT_ENA1_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn frhost_bit4_int_ena1(&self) -> FRHOST_BIT4_INT_ENA1_R {
        FRHOST_BIT4_INT_ENA1_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn frhost_bit5_int_ena1(&self) -> FRHOST_BIT5_INT_ENA1_R {
        FRHOST_BIT5_INT_ENA1_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn frhost_bit6_int_ena1(&self) -> FRHOST_BIT6_INT_ENA1_R {
        FRHOST_BIT6_INT_ENA1_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn frhost_bit7_int_ena1(&self) -> FRHOST_BIT7_INT_ENA1_R {
        FRHOST_BIT7_INT_ENA1_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn slc0_rx_start_int_ena1(&self) -> SLC0_RX_START_INT_ENA1_R {
        SLC0_RX_START_INT_ENA1_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn slc0_tx_start_int_ena1(&self) -> SLC0_TX_START_INT_ENA1_R {
        SLC0_TX_START_INT_ENA1_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn slc0_rx_udf_int_ena1(&self) -> SLC0_RX_UDF_INT_ENA1_R {
        SLC0_RX_UDF_INT_ENA1_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn slc0_tx_ovf_int_ena1(&self) -> SLC0_TX_OVF_INT_ENA1_R {
        SLC0_TX_OVF_INT_ENA1_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn slc0_token0_1to0_int_ena1(&self) -> SLC0_TOKEN0_1TO0_INT_ENA1_R {
        SLC0_TOKEN0_1TO0_INT_ENA1_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn slc0_token1_1to0_int_ena1(&self) -> SLC0_TOKEN1_1TO0_INT_ENA1_R {
        SLC0_TOKEN1_1TO0_INT_ENA1_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn slc0_tx_done_int_ena1(&self) -> SLC0_TX_DONE_INT_ENA1_R {
        SLC0_TX_DONE_INT_ENA1_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn slc0_tx_suc_eof_int_ena1(&self) -> SLC0_TX_SUC_EOF_INT_ENA1_R {
        SLC0_TX_SUC_EOF_INT_ENA1_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn slc0_rx_done_int_ena1(&self) -> SLC0_RX_DONE_INT_ENA1_R {
        SLC0_RX_DONE_INT_ENA1_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn slc0_rx_eof_int_ena1(&self) -> SLC0_RX_EOF_INT_ENA1_R {
        SLC0_RX_EOF_INT_ENA1_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn slc0_tohost_int_ena1(&self) -> SLC0_TOHOST_INT_ENA1_R {
        SLC0_TOHOST_INT_ENA1_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn slc0_tx_dscr_err_int_ena1(&self) -> SLC0_TX_DSCR_ERR_INT_ENA1_R {
        SLC0_TX_DSCR_ERR_INT_ENA1_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn slc0_rx_dscr_err_int_ena1(&self) -> SLC0_RX_DSCR_ERR_INT_ENA1_R {
        SLC0_RX_DSCR_ERR_INT_ENA1_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn slc0_tx_dscr_empty_int_ena1(&self) -> SLC0_TX_DSCR_EMPTY_INT_ENA1_R {
        SLC0_TX_DSCR_EMPTY_INT_ENA1_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn slc0_host_rd_ack_int_ena1(&self) -> SLC0_HOST_RD_ACK_INT_ENA1_R {
        SLC0_HOST_RD_ACK_INT_ENA1_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn slc0_wr_retry_done_int_ena1(&self) -> SLC0_WR_RETRY_DONE_INT_ENA1_R {
        SLC0_WR_RETRY_DONE_INT_ENA1_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn slc0_tx_err_eof_int_ena1(&self) -> SLC0_TX_ERR_EOF_INT_ENA1_R {
        SLC0_TX_ERR_EOF_INT_ENA1_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    pub fn cmd_dtc_int_ena1(&self) -> CMD_DTC_INT_ENA1_R {
        CMD_DTC_INT_ENA1_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn slc0_rx_quick_eof_int_ena1(&self) -> SLC0_RX_QUICK_EOF_INT_ENA1_R {
        SLC0_RX_QUICK_EOF_INT_ENA1_R::new(((self.bits >> 26) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("_0INT_ENA1")
            .field(
                "frhost_bit0_int_ena1",
                &format_args!("{}", self.frhost_bit0_int_ena1().bit()),
            )
            .field(
                "frhost_bit1_int_ena1",
                &format_args!("{}", self.frhost_bit1_int_ena1().bit()),
            )
            .field(
                "frhost_bit2_int_ena1",
                &format_args!("{}", self.frhost_bit2_int_ena1().bit()),
            )
            .field(
                "frhost_bit3_int_ena1",
                &format_args!("{}", self.frhost_bit3_int_ena1().bit()),
            )
            .field(
                "frhost_bit4_int_ena1",
                &format_args!("{}", self.frhost_bit4_int_ena1().bit()),
            )
            .field(
                "frhost_bit5_int_ena1",
                &format_args!("{}", self.frhost_bit5_int_ena1().bit()),
            )
            .field(
                "frhost_bit6_int_ena1",
                &format_args!("{}", self.frhost_bit6_int_ena1().bit()),
            )
            .field(
                "frhost_bit7_int_ena1",
                &format_args!("{}", self.frhost_bit7_int_ena1().bit()),
            )
            .field(
                "slc0_rx_start_int_ena1",
                &format_args!("{}", self.slc0_rx_start_int_ena1().bit()),
            )
            .field(
                "slc0_tx_start_int_ena1",
                &format_args!("{}", self.slc0_tx_start_int_ena1().bit()),
            )
            .field(
                "slc0_rx_udf_int_ena1",
                &format_args!("{}", self.slc0_rx_udf_int_ena1().bit()),
            )
            .field(
                "slc0_tx_ovf_int_ena1",
                &format_args!("{}", self.slc0_tx_ovf_int_ena1().bit()),
            )
            .field(
                "slc0_token0_1to0_int_ena1",
                &format_args!("{}", self.slc0_token0_1to0_int_ena1().bit()),
            )
            .field(
                "slc0_token1_1to0_int_ena1",
                &format_args!("{}", self.slc0_token1_1to0_int_ena1().bit()),
            )
            .field(
                "slc0_tx_done_int_ena1",
                &format_args!("{}", self.slc0_tx_done_int_ena1().bit()),
            )
            .field(
                "slc0_tx_suc_eof_int_ena1",
                &format_args!("{}", self.slc0_tx_suc_eof_int_ena1().bit()),
            )
            .field(
                "slc0_rx_done_int_ena1",
                &format_args!("{}", self.slc0_rx_done_int_ena1().bit()),
            )
            .field(
                "slc0_rx_eof_int_ena1",
                &format_args!("{}", self.slc0_rx_eof_int_ena1().bit()),
            )
            .field(
                "slc0_tohost_int_ena1",
                &format_args!("{}", self.slc0_tohost_int_ena1().bit()),
            )
            .field(
                "slc0_tx_dscr_err_int_ena1",
                &format_args!("{}", self.slc0_tx_dscr_err_int_ena1().bit()),
            )
            .field(
                "slc0_rx_dscr_err_int_ena1",
                &format_args!("{}", self.slc0_rx_dscr_err_int_ena1().bit()),
            )
            .field(
                "slc0_tx_dscr_empty_int_ena1",
                &format_args!("{}", self.slc0_tx_dscr_empty_int_ena1().bit()),
            )
            .field(
                "slc0_host_rd_ack_int_ena1",
                &format_args!("{}", self.slc0_host_rd_ack_int_ena1().bit()),
            )
            .field(
                "slc0_wr_retry_done_int_ena1",
                &format_args!("{}", self.slc0_wr_retry_done_int_ena1().bit()),
            )
            .field(
                "slc0_tx_err_eof_int_ena1",
                &format_args!("{}", self.slc0_tx_err_eof_int_ena1().bit()),
            )
            .field(
                "cmd_dtc_int_ena1",
                &format_args!("{}", self.cmd_dtc_int_ena1().bit()),
            )
            .field(
                "slc0_rx_quick_eof_int_ena1",
                &format_args!("{}", self.slc0_rx_quick_eof_int_ena1().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<_0INT_ENA1_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit0_int_ena1(&mut self) -> FRHOST_BIT0_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT0_INT_ENA1_W::new(self, 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit1_int_ena1(&mut self) -> FRHOST_BIT1_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT1_INT_ENA1_W::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit2_int_ena1(&mut self) -> FRHOST_BIT2_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT2_INT_ENA1_W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit3_int_ena1(&mut self) -> FRHOST_BIT3_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT3_INT_ENA1_W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit4_int_ena1(&mut self) -> FRHOST_BIT4_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT4_INT_ENA1_W::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit5_int_ena1(&mut self) -> FRHOST_BIT5_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT5_INT_ENA1_W::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit6_int_ena1(&mut self) -> FRHOST_BIT6_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT6_INT_ENA1_W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit7_int_ena1(&mut self) -> FRHOST_BIT7_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT7_INT_ENA1_W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_start_int_ena1(&mut self) -> SLC0_RX_START_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_START_INT_ENA1_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_start_int_ena1(&mut self) -> SLC0_TX_START_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_START_INT_ENA1_W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_udf_int_ena1(&mut self) -> SLC0_RX_UDF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_UDF_INT_ENA1_W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_ovf_int_ena1(&mut self) -> SLC0_TX_OVF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_OVF_INT_ENA1_W::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_token0_1to0_int_ena1(&mut self) -> SLC0_TOKEN0_1TO0_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TOKEN0_1TO0_INT_ENA1_W::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_token1_1to0_int_ena1(&mut self) -> SLC0_TOKEN1_1TO0_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TOKEN1_1TO0_INT_ENA1_W::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_done_int_ena1(&mut self) -> SLC0_TX_DONE_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_DONE_INT_ENA1_W::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_suc_eof_int_ena1(&mut self) -> SLC0_TX_SUC_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_SUC_EOF_INT_ENA1_W::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_done_int_ena1(&mut self) -> SLC0_RX_DONE_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_DONE_INT_ENA1_W::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_eof_int_ena1(&mut self) -> SLC0_RX_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_EOF_INT_ENA1_W::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tohost_int_ena1(&mut self) -> SLC0_TOHOST_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TOHOST_INT_ENA1_W::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_dscr_err_int_ena1(&mut self) -> SLC0_TX_DSCR_ERR_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_DSCR_ERR_INT_ENA1_W::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_dscr_err_int_ena1(&mut self) -> SLC0_RX_DSCR_ERR_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_DSCR_ERR_INT_ENA1_W::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_dscr_empty_int_ena1(
        &mut self,
    ) -> SLC0_TX_DSCR_EMPTY_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_DSCR_EMPTY_INT_ENA1_W::new(self, 21)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_host_rd_ack_int_ena1(&mut self) -> SLC0_HOST_RD_ACK_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_HOST_RD_ACK_INT_ENA1_W::new(self, 22)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_wr_retry_done_int_ena1(
        &mut self,
    ) -> SLC0_WR_RETRY_DONE_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_WR_RETRY_DONE_INT_ENA1_W::new(self, 23)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_err_eof_int_ena1(&mut self) -> SLC0_TX_ERR_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_ERR_EOF_INT_ENA1_W::new(self, 24)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    #[must_use]
    pub fn cmd_dtc_int_ena1(&mut self) -> CMD_DTC_INT_ENA1_W<_0INT_ENA1_SPEC> {
        CMD_DTC_INT_ENA1_W::new(self, 25)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_quick_eof_int_ena1(&mut self) -> SLC0_RX_QUICK_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_QUICK_EOF_INT_ENA1_W::new(self, 26)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`_0int_ena1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`_0int_ena1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct _0INT_ENA1_SPEC;
impl crate::RegisterSpec for _0INT_ENA1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`_0int_ena1::R`](R) reader structure"]
impl crate::Readable for _0INT_ENA1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`_0int_ena1::W`](W) writer structure"]
impl crate::Writable for _0INT_ENA1_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets _0INT_ENA1 to value 0"]
impl crate::Resettable for _0INT_ENA1_SPEC {
    const RESET_VALUE: u32 = 0;
}
