//
// ( SPEEDGRADE   "sg6" )
//
// Slow Corner
//
( DELAYFILE
    (SDFVERSION   "3.0")
    (DESIGN       "top")
    (DATE         "Mon Oct 10 11:56:20 2022")
    (VENDOR       "SHENZHEN PANGO MICROSYSTEMS, INC.")
    (PROGRAM      "Fabric Compiler")
    (VERSION      "2021.1-SP7.3<build 94852>")
    (DIVIDER      /)
    (TIMESCALE    1 ps)

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (982) (757) )
                    ( PORT I1 (999) (802) )
                    ( PORT I2 (993) (787) )
                    ( PORT I3 (853) (724) )
                    ( PORT I4 (796) (635) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (982) (757) )
                    ( PORT I1 (869) (711) )
                    ( PORT I2 (821) (673) )
                    ( PORT I3 (846) (717) )
                    ( PORT I4 (827) (662) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_40\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (986) (812) )
                    ( PORT I1 (999) (802) )
                    ( PORT I2 (695) (585) )
                    ( PORT I3 (993) (816) )
                    ( PORT I4 (851) (669) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_40\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (982) (757) )
                    ( PORT I1 (861) (710) )
                    ( PORT I2 (952) (761) )
                    ( PORT I3 (986) (812) )
                    ( PORT I4 (796) (635) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_40\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (896) (760) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_40\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (896) (760) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_40\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (740) (634) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_44\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (416) (303) )
                    ( PORT I4 (967) (780) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (813) (611) )
                    ( PORT I1 (790) (643) )
                    ( PORT I2 (676) (571) )
                    ( PORT I3 (704) (583) )
                    ( PORT I4 (667) (530) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (813) (611) )
                    ( PORT I1 (657) (555) )
                    ( PORT I2 (837) (671) )
                    ( PORT I3 (680) (525) )
                    ( PORT I4 (667) (530) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (525) )
                    ( PORT I1 (511) (409) )
                    ( PORT I2 (837) (671) )
                    ( PORT I3 (790) (643) )
                    ( PORT I4 (813) (611) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (813) (611) )
                    ( PORT I1 (680) (525) )
                    ( PORT I2 (837) (671) )
                    ( PORT I3 (667) (530) )
                    ( PORT I4 (790) (643) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_48\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (733) (622) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_48\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (733) (622) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_48\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (576) (493) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (421) (291) )
                    ( PORT I4 (661) (517) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (289) (214) )
                    ( PORT I4 (660) (516) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (468) )
                    ( PORT I1 (625) (457) )
                    ( PORT I2 (793) (615) )
                    ( PORT I3 (822) (617) )
                    ( PORT I4 (633) (463) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (468) )
                    ( PORT I1 (625) (457) )
                    ( PORT I2 (660) (527) )
                    ( PORT I3 (792) (616) )
                    ( PORT I4 (633) (463) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (798) (603) )
                    ( PORT I1 (625) (457) )
                    ( PORT I2 (633) (463) )
                    ( PORT I3 (793) (615) )
                    ( PORT I4 (646) (468) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (468) )
                    ( PORT I1 (625) (457) )
                    ( PORT I2 (793) (615) )
                    ( PORT I3 (792) (616) )
                    ( PORT I4 (633) (463) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_56\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (541) (449) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_56\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (541) (449) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_56\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (671) (570) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (301) )
                    ( PORT I1 (607) (457) )
                    ( PORT I2 (743) (568) )
                    ( PORT I3 (456) (319) )
                    ( PORT I4 (448) (308) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (301) )
                    ( PORT I1 (324) (242) )
                    ( PORT I2 (610) (480) )
                    ( PORT I3 (607) (457) )
                    ( PORT I4 (448) (308) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_68\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (547) (431) )
                    ( PORT I1 (597) (499) )
                    ( PORT I4 (791) (620) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_68\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (922) (708) )
                    ( PORT I3 (678) (519) )
                    ( PORT I4 (571) (432) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_68\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (361) (298) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (375) (302) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (300) )
                    ( PORT I1 (271) (166) )
                    ( PORT I2 (426) (310) )
                    ( PORT I4 (421) (307) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (434) (300) )
                    ( PORT I1 (271) (166) )
                    ( PORT I2 (426) (310) )
                    ( PORT I3 (474) (373) )
                    ( PORT I4 (431) (314) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (300) )
                    ( PORT I2 (272) (165) )
                    ( PORT I3 (426) (310) )
                    ( PORT I4 (298) (226) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (302) (223) )
                    ( PORT I2 (269) (165) )
                    ( PORT I3 (426) (310) )
                    ( PORT I4 (431) (314) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_72\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (554) (468) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_76\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (275) (166) )
                    ( PORT I3 (458) (344) )
                    ( PORT I4 (431) (314) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (125) (123) )
                    ( IOPATH I2 COUT (197) (183) )
                    ( IOPATH I3 COUT (211) (188) )
                    ( IOPATH CIN COUT (172) (165) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (591) (433) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (459) (345) )
                    ( PORT I4 (431) (314) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (82) (59) )
                    ( IOPATH I2 COUT (188) (148) )
                    ( IOPATH I3 COUT (183) (127) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_76\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (165) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (272) (165) )
                    ( PORT I4 (460) (362) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN S (131) (143) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (747) (574) )
                    ( PORT I1 (275) (166) )
                    ( PORT I2 (291) (209) )
                    ( PORT I3 (433) (295) )
                    ( PORT I4 (600) (504) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (384) (310) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (340) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (337) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (304) (226) )
                    ( PORT I2 (588) (452) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (631) (470) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (737) (572) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (735) (565) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (436) (303) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1083) (953) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (305) )
                    ( PORT I4 (302) (223) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (502) (402) )
                    ( PORT I1 (265) (165) )
                    ( PORT I2 (436) (307) )
                    ( PORT I3 (593) (435) )
                    ( PORT I4 (823) (646) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (686) (554) )
                    ( PORT I4 (593) (435) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (829) (678) )
                    ( PORT I1 (817) (645) )
                    ( PORT I2 (810) (647) )
                    ( PORT I3 (810) (623) )
                    ( PORT I4 (421) (305) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (392) (319) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (165) )
                    ( PORT I2 (294) (216) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (1455) (1325) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1403) (1233) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (1415) (1300) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (165) )
                    ( PORT I4 (625) (498) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (757) (575) )
                    ( PORT I1 (420) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (862) (862) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (107) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (516) (442) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (872) (872) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (205) (-151) )
                ( RECREM (negedge SR) (posedge CK) (176) (-127) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (296) (226) )
                    ( IOPATH I3 Y (383) (351) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (290) )
                    ( PORT I1 (428) (297) )
                    ( PORT I2 (429) (314) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (430) (297) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (300) )
                    ( PORT I4 (428) (297) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1081) (932) )
                    ( IOPATH I Z (80) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (584) (438) )
                    ( PORT I2 (424) (292) )
                    ( PORT I3 (424) (309) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1454) (1229) )
                    ( PORT I1 (1328) (1179) )
                    ( PORT I3 (422) (290) )
                    ( PORT I4 (746) (628) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (456) (340) )
                    ( PORT I1 (429) (297) )
                    ( PORT I3 (449) (336) )
                    ( PORT I4 (455) (358) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (218) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (345) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (673) (592) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (447) (345) )
                    ( PORT I4 (434) (302) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (303) )
                    ( PORT I1 (298) (221) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (434) (302) )
                    ( PORT I4 (587) (429) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (303) )
                    ( PORT I1 (302) (225) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (430) (298) )
                    ( PORT I4 (451) (340) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (429) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (430) (298) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (381) (308) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (307) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (430) (297) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_108\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (305) (219) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (430) (297) )
                    ( PORT I3 (452) (339) )
                    ( PORT I4 (297) (224) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (436) (307) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (430) (312) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_108\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (436) (307) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (430) (312) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (436) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (428) (298) )
                    ( PORT I4 (430) (312) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_112\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (436) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (428) (298) )
                    ( PORT I4 (430) (312) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_112\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (436) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (428) (298) )
                    ( PORT I4 (430) (312) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_112\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (436) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (428) (298) )
                    ( PORT I4 (430) (312) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (306) )
                    ( PORT I1 (426) (296) )
                    ( PORT I2 (430) (297) )
                    ( PORT I3 (570) (429) )
                    ( PORT I4 (602) (450) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (307) )
                    ( PORT I1 (430) (297) )
                    ( PORT I2 (422) (290) )
                    ( PORT I3 (431) (300) )
                    ( PORT I4 (430) (297) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (305) )
                    ( PORT I1 (582) (439) )
                    ( PORT I2 (299) (223) )
                    ( PORT I4 (427) (295) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (303) (217) )
                    ( PORT I2 (295) (218) )
                    ( PORT I3 (431) (300) )
                    ( PORT I4 (582) (439) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (448) (357) )
                    ( PORT I3 (459) (345) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (298) )
                    ( PORT I1 (421) (306) )
                    ( PORT I3 (424) (292) )
                    ( PORT I4 (570) (429) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (298) )
                    ( PORT I1 (421) (306) )
                    ( PORT I3 (424) (292) )
                    ( PORT I4 (570) (429) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (426) (292) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (837) (676) )
                    ( PORT I1 (793) (635) )
                    ( PORT I2 (977) (765) )
                    ( PORT I3 (1156) (941) )
                    ( PORT I4 (993) (804) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (979) (805) )
                    ( PORT I1 (793) (635) )
                    ( PORT I2 (977) (765) )
                    ( PORT I3 (1156) (941) )
                    ( PORT I4 (993) (804) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_40\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (830) (669) )
                    ( PORT I1 (1013) (843) )
                    ( PORT I2 (993) (804) )
                    ( PORT I3 (986) (777) )
                    ( PORT I4 (837) (676) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_40\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (830) (669) )
                    ( PORT I1 (854) (700) )
                    ( PORT I2 (663) (547) )
                    ( PORT I3 (1156) (941) )
                    ( PORT I4 (837) (676) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_40\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1035) (886) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_40\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1035) (886) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_40\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (895) (759) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (857) (713) )
                    ( PORT I1 (830) (669) )
                    ( PORT I2 (977) (765) )
                    ( PORT I3 (837) (676) )
                    ( PORT I4 (993) (804) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1156) (941) )
                    ( PORT I1 (830) (669) )
                    ( PORT I2 (977) (765) )
                    ( PORT I3 (706) (588) )
                    ( PORT I4 (993) (804) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (861) (727) )
                    ( PORT I1 (979) (805) )
                    ( PORT I2 (835) (687) )
                    ( PORT I3 (986) (777) )
                    ( PORT I4 (955) (783) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (663) (547) )
                    ( PORT I1 (837) (676) )
                    ( PORT I2 (702) (599) )
                    ( PORT I3 (986) (777) )
                    ( PORT I4 (699) (581) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_41\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1035) (886) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_41\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1035) (886) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_41\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (606) (568) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (681) (567) )
                    ( PORT I1 (585) (467) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (481) (390) )
                    ( PORT I2 (808) (659) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (814) (655) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (814) (655) )
                    ( PORT I4 (596) (478) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (835) (685) )
                    ( PORT I1 (667) (530) )
                    ( PORT I2 (843) (684) )
                    ( PORT I3 (673) (535) )
                    ( PORT I4 (805) (624) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (835) (685) )
                    ( PORT I1 (667) (530) )
                    ( PORT I2 (843) (684) )
                    ( PORT I3 (676) (538) )
                    ( PORT I4 (805) (624) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (534) (442) )
                    ( PORT I1 (807) (626) )
                    ( PORT I2 (835) (685) )
                    ( PORT I3 (843) (684) )
                    ( PORT I4 (805) (624) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (835) (685) )
                    ( PORT I1 (667) (530) )
                    ( PORT I2 (843) (684) )
                    ( PORT I3 (672) (534) )
                    ( PORT I4 (804) (623) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_49\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (887) (752) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_49\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (887) (752) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_49\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (730) (634) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (811) (621) )
                    ( PORT I1 (785) (590) )
                    ( PORT I2 (541) (446) )
                    ( PORT I3 (843) (684) )
                    ( PORT I4 (787) (619) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (708) )
                    ( PORT I1 (785) (590) )
                    ( PORT I2 (811) (621) )
                    ( PORT I3 (843) (684) )
                    ( PORT I4 (787) (619) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_52\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (786) (594) )
                    ( PORT I1 (674) (534) )
                    ( PORT I2 (806) (619) )
                    ( PORT I3 (843) (684) )
                    ( PORT I4 (811) (621) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_52\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (786) (594) )
                    ( PORT I1 (674) (534) )
                    ( PORT I2 (673) (531) )
                    ( PORT I3 (904) (748) )
                    ( PORT I4 (811) (621) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_52\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (721) (624) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_52\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (721) (624) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_52\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (572) (500) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (541) (446) )
                    ( PORT I1 (785) (590) )
                    ( PORT I2 (973) (742) )
                    ( PORT I3 (661) (525) )
                    ( PORT I4 (787) (619) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (708) )
                    ( PORT I1 (785) (590) )
                    ( PORT I2 (973) (742) )
                    ( PORT I3 (661) (514) )
                    ( PORT I4 (787) (619) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (904) (748) )
                    ( PORT I1 (674) (534) )
                    ( PORT I2 (811) (621) )
                    ( PORT I3 (648) (501) )
                    ( PORT I4 (787) (619) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (973) (742) )
                    ( PORT I1 (674) (534) )
                    ( PORT I2 (825) (650) )
                    ( PORT I3 (811) (621) )
                    ( PORT I4 (787) (619) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_53\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (721) (624) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_53\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (721) (624) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_53\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (572) (500) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (445) (313) )
                    ( PORT I4 (802) (618) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_65\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (631) (468) )
                    ( PORT I1 (603) (438) )
                    ( PORT I2 (794) (635) )
                    ( PORT I3 (477) (392) )
                    ( PORT I4 (600) (448) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_65\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (770) (626) )
                    ( PORT I1 (605) (475) )
                    ( PORT I2 (631) (468) )
                    ( PORT I3 (481) (363) )
                    ( PORT I4 (600) (448) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_65\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (612) (451) )
                    ( PORT I1 (597) (451) )
                    ( PORT I2 (631) (468) )
                    ( PORT I3 (603) (438) )
                    ( PORT I4 (473) (352) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_65\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (463) (362) )
                    ( PORT I1 (597) (451) )
                    ( PORT I2 (631) (468) )
                    ( PORT I3 (612) (451) )
                    ( PORT I4 (600) (448) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_65\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (516) (442) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_65\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (516) (442) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_65\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (660) (555) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (618) (455) )
                    ( PORT I1 (590) (444) )
                    ( PORT I2 (615) (481) )
                    ( PORT I3 (592) (430) )
                    ( PORT I4 (452) (329) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (615) (481) )
                    ( PORT I1 (590) (444) )
                    ( PORT I2 (314) (239) )
                    ( PORT I3 (618) (455) )
                    ( PORT I4 (452) (329) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_68\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (319) (241) )
                    ( PORT I1 (615) (481) )
                    ( PORT I2 (614) (466) )
                    ( PORT I3 (592) (430) )
                    ( PORT I4 (453) (333) )
                    ( IOPATH I0 Y (220) (236) )
                    ( IOPATH I1 Y (288) (278) )
                    ( IOPATH I2 Y (393) (363) )
                    ( IOPATH I3 Y (389) (343) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_68\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (320) (245) )
                    ( PORT I1 (615) (481) )
                    ( PORT I2 (614) (466) )
                    ( PORT I3 (592) (430) )
                    ( PORT I4 (452) (329) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_68\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (514) (421) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_68\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (514) (421) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_69\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (487) (390) )
                    ( PORT I4 (423) (293) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_69\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (346) (246) )
                    ( PORT I4 (628) (496) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_69\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (620) (478) )
                    ( PORT I4 (787) (617) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_73\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (315) (235) )
                    ( PORT I1 (443) (323) )
                    ( PORT I2 (459) (320) )
                    ( PORT I3 (445) (324) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_73\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (323) )
                    ( PORT I1 (448) (323) )
                    ( PORT I2 (459) (320) )
                    ( PORT I3 (445) (324) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_73\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (515) (426) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (323) )
                    ( PORT I1 (471) (369) )
                    ( PORT I2 (444) (302) )
                    ( PORT I3 (445) (324) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (323) )
                    ( PORT I1 (471) (369) )
                    ( PORT I2 (444) (302) )
                    ( PORT I3 (445) (324) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (323) )
                    ( PORT I1 (445) (324) )
                    ( PORT I2 (444) (302) )
                    ( PORT I3 (435) (314) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (220) (236) )
                    ( IOPATH I1 Y (288) (278) )
                    ( IOPATH I2 Y (393) (363) )
                    ( IOPATH I3 Y (389) (343) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (323) )
                    ( PORT I1 (445) (324) )
                    ( PORT I2 (444) (302) )
                    ( PORT I3 (435) (314) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_76\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (359) (294) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_76\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (359) (294) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_77\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (445) (324) )
                    ( PORT I1 (443) (323) )
                    ( PORT I2 (302) (226) )
                    ( PORT I3 (607) (477) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_77\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (323) )
                    ( PORT I1 (444) (302) )
                    ( PORT I2 (312) (236) )
                    ( PORT I3 (435) (314) )
                    ( PORT I4 (436) (313) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_77\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (359) (294) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (307) )
                    ( PORT I1 (508) (385) )
                    ( PORT I4 (302) (226) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (307) )
                    ( PORT I1 (435) (314) )
                    ( PORT I4 (445) (347) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (307) )
                    ( PORT I1 (435) (314) )
                    ( PORT I4 (420) (291) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (434) (300) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (434) (300) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (302) (223) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (434) (300) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (433) (302) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (506) (396) )
                    ( PORT I1 (677) (495) )
                    ( PORT I3 (631) (488) )
                    ( PORT I4 (1197) (1039) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (677) (510) )
                    ( PORT I1 (538) (413) )
                    ( PORT I4 (1076) (960) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (377) (304) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_89\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (430) (297) )
                    ( PORT I2 (421) (306) )
                    ( PORT I3 (298) (226) )
                    ( PORT I4 (774) (624) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_89\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (581) (443) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_89\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (779) (608) )
                    ( PORT I1 (783) (614) )
                    ( PORT I3 (686) (529) )
                    ( PORT I4 (843) (652) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_89\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (290) (213) )
                    ( PORT I3 (430) (297) )
                    ( PORT I4 (431) (314) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (965) (882) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (499) (426) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (422) (292) )
                    ( PORT I2 (264) (165) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (431) (300) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (803) (611) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (741) (561) )
                    ( PORT I1 (580) (438) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (592) (445) )
                    ( PORT I4 (1759) (1598) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (923) (804) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_93\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (823) (646) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I4 (803) (611) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (700) (558) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_93\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (431) (300) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (813) (654) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (374) (302) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (508) (422) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (512) (485) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (491) (432) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (663) (593) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (611) (485) )
                    ( PORT I4 (424) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (348) (298) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (297) (226) )
                    ( PORT I4 (462) (353) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (379) (304) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (449) (348) )
                    ( PORT I2 (297) (220) )
                    ( PORT I3 (582) (441) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (310) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (288) (217) )
                    ( PORT I4 (594) (493) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (429) (297) )
                    ( PORT I2 (581) (425) )
                    ( PORT I3 (582) (441) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (298) (210) )
                    ( PORT I3 (418) (285) )
                    ( PORT I4 (895) (693) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (473) (357) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (466) (350) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (604) (445) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_101\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (604) (445) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (442) (310) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (311) (222) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (442) (310) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (442) (310) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_105\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (442) (310) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_105\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (311) (222) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_105\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (442) (310) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_105\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (442) (310) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (435) (300) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (435) (300) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_109\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (435) (300) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (435) (300) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1090) (905) )
                    ( PORT I2 (604) (493) )
                    ( PORT I4 (936) (783) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (741) (600) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (672) (559) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (502) (414) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (308) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (580) (436) )
                    ( PORT I3 (459) (368) )
                    ( PORT I4 (1018) (853) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (311) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (425) (308) )
                    ( PORT I3 (427) (295) )
                    ( PORT I4 (580) (436) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (297) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (427) (295) )
                    ( PORT I3 (294) (223) )
                    ( PORT I4 (421) (305) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (438) (342) )
                    ( PORT I3 (488) (393) )
                    ( PORT I4 (835) (658) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2571) (2342) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_116\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_116\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (165) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (437) (308) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1014) (868) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( IOPATH I0 Y (137) (150) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (309) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (914) (914) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_117\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (473) (377) )
                    ( PORT I2 (266) (165) )
                    ( PORT I4 (1014) (868) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_117\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (437) (308) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1014) (868) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_117\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_117\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (424) (310) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_117\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (765) (615) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_121\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (447) (343) )
                    ( PORT I4 (486) (337) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_121\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (457) (353) )
                    ( PORT I4 (486) (337) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_121\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (384) (311) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (578) (477) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (261) (-207) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_124\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (261) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (295) (214) )
                    ( PORT I4 (584) (427) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (584) (427) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (433) (302) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_124\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (440) (348) )
                    ( IOPATH I Z (28) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (506) (463) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (894) (894) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (856) (731) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (266) (165) )
                    ( PORT I4 (649) (469) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (452) )
                    ( PORT I1 (427) (295) )
                    ( PORT I3 (426) (292) )
                    ( PORT I4 (459) (346) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (496) (399) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (266) (165) )
                    ( PORT I4 (623) (464) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_125\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2455) (2232) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (182) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (433) (303) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (296) (220) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (265) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (309) (262) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (298) )
                    ( PORT I1 (433) (303) )
                    ( PORT I2 (293) (222) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (629) (487) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_129\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (451) (350) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_129\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (292) )
                    ( PORT I4 (597) (447) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_129\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I3 (302) (216) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_133\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_133\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (526) (404) )
                    ( PORT I4 (624) (498) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_133\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (295) (210) )
                    ( PORT I1 (418) (285) )
                    ( PORT I2 (288) (215) )
                    ( PORT I3 (286) (215) )
                    ( PORT I4 (431) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_137\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (468) (402) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_137\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_137\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_137\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (421) )
                    ( PORT I1 (812) (626) )
                    ( PORT I3 (853) (679) )
                    ( PORT I4 (454) (353) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_137\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (421) )
                    ( PORT I1 (698) (548) )
                    ( PORT I3 (613) (457) )
                    ( PORT I4 (449) (348) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_137\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (421) )
                    ( PORT I1 (785) (606) )
                    ( PORT I3 (612) (457) )
                    ( PORT I4 (433) (304) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_137\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (421) )
                    ( PORT I1 (785) (606) )
                    ( PORT I2 (482) (381) )
                    ( PORT I4 (586) (430) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_160\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (339) )
                    ( PORT I1 (420) (305) )
                    ( PORT I2 (288) (219) )
                    ( PORT I3 (418) (303) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_164\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (441) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (456) (345) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_164\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (468) )
                    ( PORT I1 (747) (594) )
                    ( PORT I2 (422) (306) )
                    ( PORT I3 (426) (310) )
                    ( PORT I4 (720) (540) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_164\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (483) (390) )
                    ( PORT I1 (427) (298) )
                    ( PORT I3 (601) (462) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_164\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (305) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (422) (290) )
                    ( PORT I4 (603) (491) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_168\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (638) (516) )
                    ( PORT I1 (350) (249) )
                    ( PORT I2 (655) (474) )
                    ( PORT I3 (701) (563) )
                    ( IOPATH I0 COUT (154) (151) )
                    ( IOPATH I1 COUT (212) (211) )
                    ( IOPATH I3 COUT (316) (315) )
                    ( IOPATH I2 COUT (320) (319) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_168\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (752) (614) )
                    ( PORT I1 (645) (535) )
                    ( PORT I2 (610) (469) )
                    ( PORT I3 (658) (494) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (270) (266) )
                    ( IOPATH I1 COUT (313) (309) )
                    ( IOPATH I3 COUT (414) (410) )
                    ( IOPATH I2 COUT (419) (415) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_168\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (425) (295) )
                    ( PORT I1 (618) (481) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (773) (609) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (185) (187) )
                    ( IOPATH I1 COUT (250) (228) )
                    ( IOPATH I3 COUT (354) (295) )
                    ( IOPATH I2 COUT (358) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_168\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (819) (616) )
                    ( PORT I2 (573) (432) )
                    ( PORT I3 (616) (480) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (154) (151) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (894) (894) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (901) (769) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (536) (466) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (676) (551) )
                    ( PORT I1 (615) (476) )
                    ( PORT I2 (496) (390) )
                    ( PORT I3 (488) (394) )
                    ( IOPATH I0 COUT (154) (151) )
                    ( IOPATH I1 COUT (212) (211) )
                    ( IOPATH I3 COUT (316) (315) )
                    ( IOPATH I2 COUT (320) (319) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (485) (393) )
                    ( PORT I1 (736) (553) )
                    ( PORT I2 (648) (485) )
                    ( PORT I3 (288) (218) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (270) (266) )
                    ( IOPATH I1 COUT (313) (309) )
                    ( IOPATH I3 COUT (414) (410) )
                    ( IOPATH I2 COUT (419) (415) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (661) (483) )
                    ( PORT I1 (293) (218) )
                    ( PORT I2 (864) (735) )
                    ( PORT I3 (1040) (835) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (185) (187) )
                    ( IOPATH I1 COUT (250) (228) )
                    ( IOPATH I3 COUT (354) (295) )
                    ( IOPATH I2 COUT (358) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (475) (331) )
                    ( PORT I1 (290) (213) )
                    ( PORT I2 (525) (401) )
                    ( PORT I3 (573) (432) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (154) (151) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_169\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1092) (962) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_169\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (525) (484) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (877) (755) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (899) (774) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_172\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (313) )
                    ( PORT I1 (427) (297) )
                    ( PORT I2 (429) (301) )
                    ( PORT I3 (439) (344) )
                    ( PORT I4 (661) (481) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_172\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_172\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (296) (220) )
                    ( PORT I1 (422) (307) )
                    ( PORT I2 (429) (315) )
                    ( PORT I3 (428) (314) )
                    ( PORT I4 (425) (310) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_172\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (419) (307) )
                    ( PORT I3 (428) (313) )
                    ( PORT I4 (609) (483) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_172\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1105) (972) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_172\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_173\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (399) (324) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (651) (538) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (603) (510) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (908) (775) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (263) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (483) (336) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_176\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (290) )
                    ( PORT I1 (580) (424) )
                    ( PORT I2 (570) (444) )
                    ( PORT I3 (587) (430) )
                    ( PORT I4 (285) (215) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_176\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (290) )
                    ( PORT I1 (580) (439) )
                    ( PORT I2 (449) (361) )
                    ( PORT I3 (429) (315) )
                    ( PORT I4 (582) (427) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_177\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (389) (325) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (652) (567) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (933) (842) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (770) (654) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (650) (562) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (711) (579) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (570) (467) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_177\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (879) (718) )
                    ( PORT I1 (1044) (844) )
                    ( PORT I2 (1192) (954) )
                    ( PORT I3 (1050) (846) )
                    ( PORT I4 (1042) (842) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (905) (754) )
                    ( PORT I1 (1016) (810) )
                    ( PORT I2 (914) (757) )
                    ( PORT I3 (1192) (954) )
                    ( PORT I4 (1042) (842) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1022) (816) )
                    ( PORT I1 (1050) (846) )
                    ( PORT I2 (883) (722) )
                    ( PORT I3 (1192) (954) )
                    ( PORT I4 (1044) (844) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1086) (879) )
                    ( PORT I1 (1016) (810) )
                    ( PORT I2 (1049) (877) )
                    ( PORT I3 (911) (754) )
                    ( PORT I4 (1044) (844) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_40\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1155) (1012) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_40\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1155) (1012) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_40\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (954) (821) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (902) (738) )
                    ( PORT I4 (614) (461) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (820) (645) )
                    ( PORT I1 (827) (664) )
                    ( PORT I2 (760) (615) )
                    ( PORT I3 (919) (730) )
                    ( PORT I4 (900) (690) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (900) (690) )
                    ( PORT I1 (1031) (801) )
                    ( PORT I2 (889) (703) )
                    ( PORT I3 (931) (767) )
                    ( PORT I4 (835) (635) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_52\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (830) (655) )
                    ( PORT I1 (891) (703) )
                    ( PORT I2 (1051) (807) )
                    ( PORT I3 (768) (613) )
                    ( PORT I4 (985) (762) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_52\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (852) (674) )
                    ( PORT I1 (900) (690) )
                    ( PORT I2 (1051) (807) )
                    ( PORT I3 (931) (767) )
                    ( PORT I4 (853) (685) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_52\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (965) (801) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_52\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (965) (801) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_52\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (790) (674) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (670) (502) )
                    ( PORT I1 (676) (508) )
                    ( PORT I2 (543) (432) )
                    ( PORT I3 (728) (564) )
                    ( PORT I4 (666) (495) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (686) (537) )
                    ( PORT I1 (670) (502) )
                    ( PORT I2 (545) (420) )
                    ( PORT I3 (716) (568) )
                    ( PORT I4 (666) (495) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_68\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (667) (522) )
                    ( PORT I1 (676) (520) )
                    ( PORT I2 (535) (407) )
                    ( PORT I3 (676) (508) )
                    ( PORT I4 (670) (502) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_68\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (713) (558) )
                    ( PORT I1 (676) (508) )
                    ( PORT I2 (528) (418) )
                    ( PORT I3 (819) (626) )
                    ( PORT I4 (666) (495) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_68\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (730) (598) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_68\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (730) (598) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_68\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (710) (594) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (450) )
                    ( PORT I1 (718) (527) )
                    ( PORT I2 (533) (403) )
                    ( PORT I3 (720) (529) )
                    ( PORT I4 (652) (473) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (452) )
                    ( PORT I1 (718) (527) )
                    ( PORT I2 (677) (545) )
                    ( PORT I3 (539) (404) )
                    ( PORT I4 (687) (494) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_72\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (559) (467) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (710) (568) )
                    ( PORT I1 (660) (505) )
                    ( PORT I2 (516) (390) )
                    ( PORT I3 (672) (512) )
                    ( PORT I4 (656) (485) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (684) (528) )
                    ( PORT I1 (660) (505) )
                    ( PORT I2 (672) (512) )
                    ( PORT I3 (646) (490) )
                    ( PORT I4 (656) (485) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (641) (483) )
                    ( PORT I1 (672) (512) )
                    ( PORT I3 (710) (568) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (641) (487) )
                    ( PORT I1 (656) (485) )
                    ( PORT I2 (526) (401) )
                    ( PORT I4 (684) (528) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_76\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (572) (467) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (574) (435) )
                    ( PORT I4 (514) (404) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (443) (343) )
                    ( PORT I4 (687) (496) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (1272) (1093) )
                    ( PORT I3 (266) (165) )
                    ( PORT I4 (474) (369) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (1272) (1093) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (473) (368) )
                    ( PORT I4 (567) (423) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (1272) (1093) )
                    ( PORT I4 (444) (348) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (607) (457) )
                    ( PORT I1 (781) (618) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2694) (2479) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (301) )
                    ( PORT I1 (428) (295) )
                    ( PORT I2 (307) (228) )
                    ( PORT I3 (481) (348) )
                    ( PORT I4 (1180) (1044) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (1311) (1132) )
                    ( PORT I2 (301) (220) )
                    ( PORT I3 (439) (305) )
                    ( PORT I4 (758) (644) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (302) )
                    ( PORT I4 (795) (647) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (431) (302) )
                    ( PORT I1 (601) (475) )
                    ( PORT I4 (917) (766) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (435) (305) )
                    ( PORT I4 (435) (305) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (308) )
                    ( PORT I4 (437) (308) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (447) (345) )
                    ( PORT I4 (303) (216) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (134) (140) )
                    ( IOPATH I4 COUT (175) (185) )
                    ( IOPATH I1 COUT (344) (346) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (745) (586) )
                    ( PORT I4 (303) (215) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (88) )
                    ( IOPATH CIN S (160) (165) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (300) )
                    ( PORT I4 (584) (441) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (138) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I1 COUT (329) (329) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (588) (432) )
                    ( PORT I4 (433) (304) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (130) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (419) (358) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (894) (894) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (848) (665) )
                    ( PORT I1 (598) (445) )
                    ( PORT I2 (641) (534) )
                    ( PORT I3 (627) (473) )
                    ( PORT I4 (589) (438) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (812) (619) )
                    ( PORT I1 (598) (445) )
                    ( PORT I2 (628) (475) )
                    ( PORT I3 (848) (665) )
                    ( PORT I4 (589) (438) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (598) (445) )
                    ( PORT I1 (812) (619) )
                    ( PORT I2 (874) (706) )
                    ( PORT I3 (726) (560) )
                    ( PORT I4 (589) (438) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (603) (507) )
                    ( IOPATH I1 Y (276) (271) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2526) (2319) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (216) )
                    ( PORT I1 (602) (458) )
                    ( PORT I2 (1034) (801) )
                    ( PORT I3 (777) (593) )
                    ( PORT I4 (602) (460) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (602) (458) )
                    ( PORT I1 (641) (500) )
                    ( PORT I2 (1034) (801) )
                    ( PORT I3 (499) (390) )
                    ( PORT I4 (470) (383) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (602) (458) )
                    ( PORT I1 (777) (593) )
                    ( PORT I2 (888) (720) )
                    ( PORT I3 (599) (458) )
                    ( PORT I4 (602) (460) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (532) (432) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (639) (484) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (304) )
                    ( PORT I4 (785) (590) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (827) (636) )
                    ( PORT I4 (620) (443) )
                    ( IOPATH I1 Y (203) (195) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_120\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2384) (2162) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (299) (223) )
                    ( PORT I2 (479) (347) )
                    ( PORT I3 (423) (307) )
                    ( PORT I4 (636) (462) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (296) (218) )
                    ( PORT I2 (638) (503) )
                    ( PORT I4 (301) (225) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (638) (515) )
                    ( PORT I1 (428) (295) )
                    ( PORT I3 (577) (447) )
                    ( PORT I4 (814) (625) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (636) (462) )
                    ( PORT I1 (431) (300) )
                    ( PORT I2 (638) (515) )
                    ( PORT I3 (423) (307) )
                    ( PORT I4 (608) (473) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (220) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_128\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (352) (292) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (432) )
                    ( PORT I4 (644) (471) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (422) (292) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (460) (349) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_38_128\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (432) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (744) (607) )
                    ( PORT I3 (336) (254) )
                    ( PORT I4 (511) (387) )
                    ( PORT ID (433) (301) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (591) (437) )
                    ( PORT I1 (422) (292) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (655) (487) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_128\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2264) (2072) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_132\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (652) (484) )
                    ( PORT I4 (622) (506) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_132\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (652) (484) )
                    ( PORT I1 (649) (470) )
                    ( PORT I4 (631) (513) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_132\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (635) (463) )
                    ( PORT I4 (755) (594) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_132\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (499) (377) )
                    ( PORT I4 (755) (594) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_136\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (290) )
                    ( PORT I4 (635) (512) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (134) (140) )
                    ( IOPATH I4 COUT (175) (185) )
                    ( IOPATH I1 COUT (344) (346) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_136\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (419) (290) )
                    ( PORT I4 (631) (508) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (88) )
                    ( IOPATH CIN S (160) (165) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_136\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (282) (208) )
                    ( PORT I4 (766) (600) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (138) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I1 COUT (329) (329) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_136\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (425) (295) )
                    ( PORT I4 (766) (600) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (130) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_140\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (416) (357) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_140\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_140\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_140\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_140\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_140\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (358) )
                    ( PORT I1 (656) (500) )
                    ( PORT I3 (415) (285) )
                    ( PORT I4 (643) (495) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_140\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (471) (362) )
                    ( PORT I1 (656) (500) )
                    ( PORT I3 (685) (549) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_140\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (566) (440) )
                    ( PORT I1 (602) (450) )
                    ( PORT I2 (525) (412) )
                    ( PORT I4 (775) (572) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_140\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (656) (500) )
                    ( PORT I1 (602) (450) )
                    ( PORT I3 (469) (342) )
                    ( PORT I4 (775) (572) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_140\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2517) (2310) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_140\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_164\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (550) (444) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_164\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (720) (589) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_164\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (518) (476) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_164\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (537) (429) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_164\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (292) )
                    ( PORT I4 (594) (496) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_164\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (423) (292) )
                    ( PORT I1 (796) (597) )
                    ( PORT I4 (597) (459) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_164\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (822) (621) )
                    ( PORT I4 (597) (459) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_164\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (645) (497) )
                    ( PORT I4 (597) (459) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_164\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (984) (864) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_164\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_168\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (584) (463) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_168\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (1003) (877) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_168\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (843) (744) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (815) (608) )
                    ( PORT I4 (613) (490) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (654) (515) )
                    ( PORT I4 (608) (485) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (813) (610) )
                    ( PORT I4 (736) (572) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_168\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (1180) (1010) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (978) (810) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (963) (793) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (877) (773) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I4 (589) (440) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (636) (461) )
                    ( PORT I4 (596) (445) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (662) (485) )
                    ( PORT I4 (662) (485) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (494) (372) )
                    ( PORT I4 (489) (360) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_172\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (920) (764) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (991) (826) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (852) (708) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_176\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (626) (470) )
                    ( PORT I4 (626) (470) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_176\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (490) (379) )
                    ( PORT I4 (490) (379) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_176\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (484) (338) )
                    ( PORT I4 (484) (338) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_176\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_180\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1783) (1759) )
                    ( PORT D (255) (233) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_180\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_44\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (921) (744) )
                    ( PORT I1 (965) (810) )
                    ( PORT I2 (924) (749) )
                    ( PORT I3 (886) (742) )
                    ( PORT I4 (1028) (844) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_44\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (902) (763) )
                    ( PORT I1 (921) (744) )
                    ( PORT I2 (924) (749) )
                    ( PORT I3 (1199) (961) )
                    ( PORT I4 (1028) (844) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_44\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (921) (744) )
                    ( PORT I1 (1047) (873) )
                    ( PORT I2 (924) (749) )
                    ( PORT I3 (885) (741) )
                    ( PORT I4 (1035) (851) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_44\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1067) (884) )
                    ( PORT I1 (921) (744) )
                    ( PORT I2 (895) (756) )
                    ( PORT I3 (924) (749) )
                    ( PORT I4 (1035) (851) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_44\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (999) (867) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_44\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (999) (867) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_44\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (985) (848) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (434) (341) )
                    ( PORT I4 (1055) (886) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (569) (415) )
                    ( PORT I4 (1031) (818) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (440) (346) )
                    ( PORT I4 (1167) (962) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (893) (697) )
                    ( PORT I1 (957) (769) )
                    ( PORT I2 (788) (664) )
                    ( PORT I3 (866) (697) )
                    ( PORT I4 (905) (698) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_56\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (893) (697) )
                    ( PORT I1 (899) (704) )
                    ( PORT I2 (894) (700) )
                    ( PORT I3 (877) (695) )
                    ( PORT I4 (905) (698) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_56\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1012) (784) )
                    ( PORT I1 (894) (700) )
                    ( PORT I2 (905) (698) )
                    ( PORT I3 (920) (741) )
                    ( PORT I4 (893) (697) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_56\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (893) (697) )
                    ( PORT I1 (983) (775) )
                    ( PORT I2 (893) (697) )
                    ( PORT I3 (897) (733) )
                    ( PORT I4 (905) (698) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_56\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (897) (762) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_56\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (897) (762) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_56\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (794) (672) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (455) (355) )
                    ( PORT I4 (726) (585) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (458) (366) )
                    ( PORT I4 (726) (585) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_65\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (825) (627) )
                    ( PORT I1 (774) (620) )
                    ( PORT I2 (693) (558) )
                    ( PORT I3 (824) (658) )
                    ( PORT I4 (830) (634) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_65\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (691) (561) )
                    ( PORT I1 (712) (549) )
                    ( PORT I2 (856) (666) )
                    ( PORT I3 (824) (658) )
                    ( PORT I4 (830) (634) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_65\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (676) (556) )
                    ( PORT I1 (906) (697) )
                    ( PORT I2 (850) (694) )
                    ( PORT I3 (581) (461) )
                    ( PORT I4 (1023) (794) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_65\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (824) (646) )
                    ( PORT I1 (712) (549) )
                    ( PORT I2 (1009) (766) )
                    ( PORT I3 (824) (658) )
                    ( PORT I4 (918) (722) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_65\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (884) (736) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_65\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (884) (736) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_65\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (765) (642) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (726) (589) )
                    ( PORT I4 (419) (290) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (283) (215) )
                    ( PORT I4 (949) (750) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (721) (571) )
                    ( PORT I1 (871) (671) )
                    ( PORT I2 (558) (427) )
                    ( PORT I3 (882) (682) )
                    ( PORT I4 (666) (491) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (721) (571) )
                    ( PORT I1 (889) (674) )
                    ( PORT I2 (554) (423) )
                    ( PORT I3 (744) (584) )
                    ( PORT I4 (666) (491) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (874) (673) )
                    ( PORT I1 (882) (682) )
                    ( PORT I2 (721) (571) )
                    ( PORT I3 (745) (585) )
                    ( PORT I4 (666) (491) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (874) (673) )
                    ( PORT I1 (834) (676) )
                    ( PORT I2 (535) (403) )
                    ( PORT I3 (757) (597) )
                    ( PORT I4 (882) (682) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_72\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (751) (618) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_72\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (751) (618) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_72\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (623) (541) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_73\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (570) (445) )
                    ( PORT I4 (592) (441) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_73\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (570) (445) )
                    ( PORT I1 (443) (354) )
                    ( PORT I4 (601) (482) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_73\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (468) )
                    ( PORT I4 (632) (500) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_73\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (567) (427) )
                    ( PORT I4 (630) (498) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (735) (575) )
                    ( PORT I1 (668) (547) )
                    ( PORT I2 (551) (416) )
                    ( PORT I3 (711) (546) )
                    ( PORT I4 (812) (610) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (679) (549) )
                    ( PORT I1 (821) (622) )
                    ( PORT I2 (682) (504) )
                    ( PORT I3 (711) (546) )
                    ( PORT I4 (677) (555) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (711) (546) )
                    ( PORT I1 (678) (558) )
                    ( PORT I2 (673) (519) )
                    ( PORT I3 (675) (497) )
                    ( PORT I4 (811) (626) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (689) (545) )
                    ( PORT I1 (702) (581) )
                    ( PORT I2 (682) (504) )
                    ( PORT I3 (673) (519) )
                    ( PORT I4 (811) (626) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_76\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (707) (609) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_76\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (707) (609) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_76\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (707) (605) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_77\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (442) (353) )
                    ( PORT I4 (625) (493) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_77\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (570) (445) )
                    ( PORT I4 (621) (458) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_77\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (575) (434) )
                    ( PORT I4 (630) (498) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_77\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (579) (443) )
                    ( PORT I4 (621) (458) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (433) (339) )
                    ( PORT I4 (661) (488) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (430) (353) )
                    ( PORT I4 (661) (488) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (422) (307) )
                    ( PORT I4 (619) (467) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (418) (303) )
                    ( PORT I4 (619) (467) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (340) )
                    ( PORT I4 (619) (467) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (582) (427) )
                    ( PORT I4 (619) (467) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (316) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (894) (894) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (889) (889) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (757) (570) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (588) (423) )
                    ( PORT I4 (896) (719) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (218) )
                    ( PORT I1 (287) (213) )
                    ( PORT I2 (606) (468) )
                    ( PORT I3 (425) (306) )
                    ( PORT I4 (419) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (572) (430) )
                    ( PORT I1 (626) (482) )
                    ( PORT I3 (588) (423) )
                    ( PORT I4 (731) (563) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (428) (301) )
                    ( PORT I3 (588) (423) )
                    ( PORT I4 (618) (479) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2866) (2644) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (570) (427) )
                    ( PORT I4 (648) (520) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (608) (495) )
                    ( PORT I4 (774) (595) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (429) )
                    ( PORT I4 (774) (595) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (448) )
                    ( PORT I4 (639) (534) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (449) (308) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (435) (305) )
                    ( PORT I4 (606) (483) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (305) )
                    ( PORT I1 (739) (571) )
                    ( PORT I2 (317) (231) )
                    ( PORT I3 (575) (430) )
                    ( PORT I4 (1307) (1134) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (724) (545) )
                    ( PORT I4 (624) (528) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (290) (213) )
                    ( PORT I4 (753) (580) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (418) (303) )
                    ( PORT I4 (628) (532) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (285) )
                    ( PORT I4 (753) (580) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (385) (319) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (304) )
                    ( PORT I4 (645) (524) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (604) (441) )
                    ( PORT I1 (321) (242) )
                    ( PORT I4 (290) (215) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (604) (441) )
                    ( PORT I1 (454) (330) )
                    ( PORT I4 (424) (295) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_93\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (454) (330) )
                    ( PORT I1 (458) (342) )
                    ( PORT I4 (422) (292) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2389) (2201) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_42_97\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (285) )
                    ( PORT I1 (418) (305) )
                    ( PORT I2 (417) (285) )
                    ( PORT I3 (423) (306) )
                    ( PORT I4 (466) (350) )
                    ( PORT ID (286) (216) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (1218) (1084) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (457) (353) )
                    ( PORT I1 (608) (492) )
                    ( PORT I2 (582) (436) )
                    ( PORT I3 (578) (433) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (617) (492) )
                    ( PORT I1 (455) (364) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (447) (347) )
                    ( PORT I1 (1189) (1035) )
                    ( PORT I2 (580) (437) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (1193) (1039) )
                    ( PORT I2 (420) (305) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2379) (2175) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-41) (122) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (125) )
                ( SETUPHOLD (posedge CE) (posedge CK) (213) (-159) )
                ( SETUPHOLD (negedge CE) (posedge CK) (168) (-119) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-137) (199) )
                ( SETUPHOLD (negedge D) (posedge CK) (-151) (205) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_101\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (945) (752) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (596) (458) )
                    ( PORT I4 (757) (583) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I4 COUT (94) (86) )
                    ( IOPATH I0 COUT (199) (193) )
                    ( IOPATH I1 COUT (257) (251) )
                    ( IOPATH I2 COUT (365) (359) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_101\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (945) (752) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (596) (458) )
                    ( PORT I3 (610) (484) )
                    ( PORT I4 (649) (512) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (62) (62) )
                    ( IOPATH I4 COUT (148) (142) )
                    ( IOPATH I0 COUT (223) (217) )
                    ( IOPATH I1 COUT (266) (260) )
                    ( IOPATH I3 COUT (367) (361) )
                    ( IOPATH I2 COUT (372) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_101\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (754) (609) )
                    ( IOPATH I1 S (292) (283) )
                    ( IOPATH CIN COUT (78) (82) )
                    ( IOPATH I4 COUT (11) (8) )
                    ( IOPATH CIN S (215) (241) )
                    ( IOPATH I1 COUT (220) (204) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_101\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (447) )
                    ( PORT I4 (754) (609) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (340) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (50) (50) )
                    ( IOPATH CIN S (299) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_101\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (428) (375) )
                    ( IOPATH I Z (80) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (536) (460) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_104\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (579) (435) )
                    ( PORT I1 (1193) (1039) )
                    ( PORT I2 (578) (437) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_104\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (745) (565) )
                    ( PORT I1 (1193) (1039) )
                    ( PORT I2 (445) (345) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_104\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (446) (360) )
                    ( PORT I1 (1191) (1043) )
                    ( PORT I2 (420) (306) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_104\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (421) (290) )
                    ( PORT I1 (1186) (1039) )
                    ( PORT I2 (423) (292) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-132) (190) )
                ( SETUPHOLD (negedge D) (posedge CK) (-142) (196) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (117) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (-89) (151) )
                ( SETUPHOLD (negedge D) (posedge CK) (-103) (157) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_105\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (627) (518) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (202) (224) )
                    ( IOPATH CIN COUT (138) (152) )
                    ( IOPATH I4 COUT (155) (169) )
                    ( IOPATH I1 COUT (348) (354) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_105\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (451) (366) )
                    ( PORT I4 (623) (514) )
                    ( IOPATH I1 S (336) (331) )
                    ( IOPATH CIN COUT (90) (92) )
                    ( IOPATH CIN S (140) (137) )
                    ( IOPATH I4 COUT (275) (295) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_105\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (755) (591) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (78) (88) )
                    ( IOPATH CIN COUT (150) (146) )
                    ( IOPATH I4 COUT (132) (140) )
                    ( IOPATH I1 COUT (353) (357) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_105\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (346) )
                    ( PORT I4 (755) (591) )
                    ( IOPATH I1 S (308) (303) )
                    ( IOPATH CIN S (114) (118) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (580) (439) )
                    ( PORT I1 (1182) (1035) )
                    ( PORT I2 (575) (435) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_108\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (424) (292) )
                    ( PORT I1 (1189) (1042) )
                    ( PORT I2 (437) (348) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (290) (213) )
                    ( PORT I1 (1176) (1029) )
                    ( PORT I2 (416) (285) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_108\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (591) (472) )
                    ( PORT I1 (1334) (1132) )
                    ( PORT I2 (426) (312) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I4 (462) (359) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_42_109\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (749) (609) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (292) (222) )
                    ( PORT I3 (584) (454) )
                    ( PORT I4 (266) (164) )
                    ( PORT ID (422) (307) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_109\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (420) (306) )
                    ( PORT I2 (293) (221) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (424) (295) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (420) (306) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (292) (218) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (1342) (1144) )
                    ( PORT I2 (416) (285) )
                    ( IOPATH CIN COUT (63) (60) )
                    ( IOPATH I0 COUT (280) (278) )
                    ( IOPATH I1 COUT (338) (336) )
                    ( IOPATH I2 COUT (446) (444) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_112\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (419) (305) )
                    ( PORT I1 (1342) (1144) )
                    ( PORT I2 (287) (217) )
                    ( IOPATH CIN COUT (63) (60) )
                    ( IOPATH I0 COUT (305) (300) )
                    ( IOPATH I1 COUT (348) (343) )
                    ( IOPATH I2 COUT (454) (449) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_112\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (284) (215) )
                    ( PORT I1 (419) (305) )
                    ( PORT I2 (1210) (1067) )
                    ( IOPATH I0 COUT (339) (259) )
                    ( IOPATH I1 COUT (407) (300) )
                    ( IOPATH I2 COUT (513) (386) )
                    ( IOPATH CIN COUT (63) (60) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1115) (941) )
                    ( PORT I1 (1164) (970) )
                    ( PORT I2 (1012) (832) )
                    ( PORT I3 (1098) (907) )
                    ( PORT I4 (1086) (893) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1081) (946) )
                    ( PORT I1 (1083) (898) )
                    ( PORT I2 (1098) (907) )
                    ( PORT I3 (1118) (940) )
                    ( PORT I4 (1086) (893) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_40\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1083) (898) )
                    ( PORT I1 (1098) (907) )
                    ( PORT I2 (1086) (893) )
                    ( PORT I3 (1235) (1018) )
                    ( PORT I4 (1143) (920) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_40\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (922) (785) )
                    ( PORT I1 (1098) (907) )
                    ( PORT I2 (1086) (893) )
                    ( PORT I3 (1235) (1018) )
                    ( PORT I4 (1143) (920) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_40\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1152) (1004) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_40\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1152) (1004) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_40\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (983) (869) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (805) (686) )
                    ( PORT I1 (917) (736) )
                    ( PORT I2 (1057) (852) )
                    ( PORT I3 (928) (762) )
                    ( PORT I4 (1049) (832) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1058) (847) )
                    ( PORT I1 (917) (736) )
                    ( PORT I2 (1089) (897) )
                    ( PORT I3 (1060) (839) )
                    ( PORT I4 (1049) (832) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_52\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (911) (751) )
                    ( PORT I1 (1060) (839) )
                    ( PORT I2 (1089) (897) )
                    ( PORT I3 (785) (659) )
                    ( PORT I4 (1058) (847) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_52\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (917) (736) )
                    ( PORT I1 (933) (777) )
                    ( PORT I2 (1089) (897) )
                    ( PORT I3 (1060) (839) )
                    ( PORT I4 (1058) (847) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_52\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (994) (859) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_52\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (994) (859) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_52\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (950) (811) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (733) (606) )
                    ( PORT I1 (870) (683) )
                    ( PORT I2 (898) (710) )
                    ( PORT I3 (878) (703) )
                    ( PORT I4 (876) (682) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (870) (683) )
                    ( PORT I1 (866) (694) )
                    ( PORT I2 (738) (609) )
                    ( PORT I3 (898) (710) )
                    ( PORT I4 (876) (682) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (870) (683) )
                    ( PORT I1 (878) (703) )
                    ( PORT I2 (898) (710) )
                    ( PORT I3 (844) (663) )
                    ( PORT I4 (876) (682) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (738) (606) )
                    ( PORT I1 (866) (694) )
                    ( PORT I2 (898) (710) )
                    ( PORT I3 (878) (703) )
                    ( PORT I4 (876) (682) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_64\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (807) (703) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_64\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (938) (792) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_64\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (784) (675) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (304) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (767) (603) )
                    ( PORT I2 (442) (318) )
                    ( PORT I3 (421) (307) )
                    ( PORT I4 (573) (435) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (752) (569) )
                    ( PORT I1 (742) (560) )
                    ( PORT I2 (442) (318) )
                    ( PORT I4 (419) (306) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (745) (575) )
                    ( PORT I1 (442) (318) )
                    ( PORT I3 (615) (460) )
                    ( PORT I4 (446) (348) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (572) (434) )
                    ( PORT I1 (621) (481) )
                    ( PORT I2 (442) (318) )
                    ( PORT I4 (592) (442) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_46_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2528) (2313) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (543) (444) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (184) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (111) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1466) (1262) )
                    ( PORT I4 (596) (490) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (614) (451) )
                    ( PORT I1 (1466) (1262) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (273) (165) )
                    ( PORT I4 (745) (562) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (169) (180) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (676) (536) )
                    ( PORT I1 (438) (357) )
                    ( PORT I2 (511) (384) )
                    ( PORT I4 (1318) (1165) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_46_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (300) )
                    ( PORT I1 (778) (592) )
                    ( PORT I2 (451) (313) )
                    ( PORT I3 (447) (353) )
                    ( PORT I4 (740) (585) )
                    ( PORT ID (663) (553) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (98) )
                    ( IOPATH ID Z (148) (158) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_46_96\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (300) )
                    ( PORT I1 (778) (592) )
                    ( PORT I2 (451) (313) )
                    ( PORT I3 (446) (352) )
                    ( PORT I4 (597) (497) )
                    ( PORT ID (795) (630) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (647) (504) )
                    ( PORT I1 (451) (313) )
                    ( PORT I4 (608) (508) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_46_96\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2363) (2172) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (307) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (467) (368) )
                    ( PORT I3 (425) (309) )
                    ( PORT I4 (422) (292) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_49\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (962) (833) )
                    ( PORT I1 (1074) (904) )
                    ( PORT I2 (1083) (894) )
                    ( PORT I3 (1053) (864) )
                    ( PORT I4 (1081) (890) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_49\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (920) (776) )
                    ( PORT I1 (1075) (893) )
                    ( PORT I2 (1083) (879) )
                    ( PORT I3 (1086) (910) )
                    ( PORT I4 (1081) (890) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_49\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1083) (894) )
                    ( PORT I1 (1095) (921) )
                    ( PORT I2 (1081) (890) )
                    ( PORT I3 (942) (805) )
                    ( PORT I4 (1053) (864) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_49\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (959) (830) )
                    ( PORT I1 (941) (816) )
                    ( PORT I2 (1209) (964) )
                    ( PORT I3 (1053) (864) )
                    ( PORT I4 (1081) (890) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_49\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1138) (993) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_49\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1138) (993) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_49\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (997) (867) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (907) (747) )
                    ( PORT I1 (1049) (830) )
                    ( PORT I2 (1045) (847) )
                    ( PORT I3 (822) (687) )
                    ( PORT I4 (1053) (844) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_56\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (916) (760) )
                    ( PORT I1 (1068) (841) )
                    ( PORT I2 (937) (779) )
                    ( PORT I3 (953) (775) )
                    ( PORT I4 (1053) (844) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_56\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1068) (841) )
                    ( PORT I1 (1172) (924) )
                    ( PORT I2 (934) (746) )
                    ( PORT I3 (953) (775) )
                    ( PORT I4 (1054) (849) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_56\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (961) (796) )
                    ( PORT I1 (953) (775) )
                    ( PORT I2 (920) (756) )
                    ( PORT I3 (1055) (836) )
                    ( PORT I4 (1054) (849) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_56\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1150) (1001) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_56\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1150) (1001) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_56\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (973) (839) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_57\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (935) (777) )
                    ( PORT I1 (1068) (841) )
                    ( PORT I2 (822) (687) )
                    ( PORT I3 (916) (743) )
                    ( PORT I4 (1053) (844) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_57\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1068) (841) )
                    ( PORT I1 (975) (822) )
                    ( PORT I2 (1041) (836) )
                    ( PORT I3 (902) (776) )
                    ( PORT I4 (1053) (844) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_57\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (913) (749) )
                    ( PORT I1 (1172) (924) )
                    ( PORT I2 (953) (775) )
                    ( PORT I3 (917) (743) )
                    ( PORT I4 (1054) (849) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_57\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (920) (756) )
                    ( PORT I1 (948) (797) )
                    ( PORT I2 (1055) (836) )
                    ( PORT I3 (953) (775) )
                    ( PORT I4 (1054) (849) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_57\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1266) (1060) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_57\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1150) (1001) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_57\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (973) (839) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_69\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (740) (625) )
                    ( PORT I1 (869) (682) )
                    ( PORT I2 (860) (671) )
                    ( PORT I3 (710) (586) )
                    ( PORT I4 (861) (667) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_69\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (729) (600) )
                    ( PORT I1 (869) (682) )
                    ( PORT I2 (905) (717) )
                    ( PORT I3 (751) (606) )
                    ( PORT I4 (861) (667) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_69\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (873) (698) )
                    ( PORT I1 (873) (713) )
                    ( PORT I2 (860) (671) )
                    ( PORT I3 (736) (613) )
                    ( PORT I4 (861) (667) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_69\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (736) (621) )
                    ( PORT I1 (737) (605) )
                    ( PORT I2 (860) (671) )
                    ( PORT I3 (873) (698) )
                    ( PORT I4 (861) (667) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_69\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (929) (781) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_69\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (773) (661) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_69\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (773) (681) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (855) (680) )
                    ( PORT I1 (712) (549) )
                    ( PORT I2 (722) (589) )
                    ( PORT I3 (743) (609) )
                    ( PORT I4 (857) (664) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (736) (603) )
                    ( PORT I1 (722) (592) )
                    ( PORT I2 (849) (652) )
                    ( PORT I3 (712) (549) )
                    ( PORT I4 (857) (664) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (672) )
                    ( PORT I1 (869) (691) )
                    ( PORT I2 (581) (461) )
                    ( PORT I3 (875) (686) )
                    ( PORT I4 (855) (680) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (725) (587) )
                    ( PORT I1 (875) (686) )
                    ( PORT I2 (869) (691) )
                    ( PORT I3 (712) (549) )
                    ( PORT I4 (855) (680) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_72\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (776) (658) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_72\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (776) (658) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_72\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (776) (670) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_73\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (905) (703) )
                    ( PORT I4 (727) (557) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_73\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (905) (703) )
                    ( PORT I1 (577) (441) )
                    ( PORT I4 (431) (310) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_73\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (456) (352) )
                    ( PORT I4 (431) (310) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_73\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (594) (470) )
                    ( PORT I4 (431) (310) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_77\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (460) (357) )
                    ( PORT I4 (317) (233) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_77\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (738) (569) )
                    ( PORT I4 (449) (310) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_77\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (298) )
                    ( PORT I4 (449) (310) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_77\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (724) (591) )
                    ( PORT I4 (449) (310) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (526) (436) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (454) (349) )
                    ( PORT I2 (452) (345) )
                    ( PORT I3 (419) (305) )
                    ( PORT I4 (593) (454) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2096) (1966) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (587) (441) )
                    ( PORT I4 (317) (241) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (298) )
                    ( PORT I4 (450) (329) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (723) (588) )
                    ( PORT I4 (450) (329) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (740) (573) )
                    ( PORT I4 (450) (329) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (910) (777) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (298) (224) )
                    ( PORT I1 (746) (571) )
                    ( PORT I2 (759) (578) )
                    ( PORT I3 (743) (573) )
                    ( PORT I4 (430) (303) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (312) )
                    ( PORT I1 (767) (595) )
                    ( PORT I2 (759) (578) )
                    ( PORT I3 (743) (573) )
                    ( PORT I4 (563) (410) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (312) )
                    ( PORT I1 (746) (571) )
                    ( PORT I2 (759) (578) )
                    ( PORT I3 (743) (573) )
                    ( PORT I4 (450) (347) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (746) (571) )
                    ( PORT I1 (743) (573) )
                    ( PORT I2 (761) (580) )
                    ( PORT I3 (431) (312) )
                    ( PORT I4 (590) (468) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (775) (616) )
                    ( PORT I4 (473) (370) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (744) (565) )
                    ( PORT I4 (482) (379) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (607) (470) )
                    ( PORT I4 (636) (509) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (598) (475) )
                    ( PORT I4 (615) (467) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (611) (509) )
                    ( PORT I1 (766) (607) )
                    ( PORT I2 (463) (360) )
                    ( PORT I3 (590) (441) )
                    ( PORT I4 (447) (344) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (453) (355) )
                    ( PORT I1 (598) (498) )
                    ( PORT I2 (590) (441) )
                    ( PORT I3 (628) (517) )
                    ( PORT I4 (445) (346) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (300) )
                    ( PORT I1 (629) (495) )
                    ( PORT I2 (590) (441) )
                    ( PORT I3 (592) (444) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (632) (491) )
                    ( PORT I2 (436) (300) )
                    ( PORT I3 (590) (441) )
                    ( PORT I4 (592) (444) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (944) (830) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (588) (428) )
                    ( PORT I4 (459) (362) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (623) (496) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (761) (603) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_89\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (887) (678) )
                    ( PORT I1 (595) (437) )
                    ( PORT I2 (761) (572) )
                    ( PORT I3 (459) (353) )
                    ( PORT I4 (451) (348) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2383) (2206) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (607) (449) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (602) (439) )
                    ( IOPATH I0 Y (136) (154) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (297) )
                    ( PORT I4 (593) (441) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (295) (220) )
                    ( PORT I1 (414) (285) )
                    ( PORT I4 (479) (366) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (283) (215) )
                    ( PORT I4 (610) (454) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_100\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (290) )
                    ( PORT I4 (610) (454) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (56) (33) )
                ( SETUPHOLD (negedge D) (posedge CK) (50) (29) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_104\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (457) (351) )
                    ( IOPATH CIN COUT (58) (61) )
                    ( IOPATH I4 COUT (158) (160) )
                    ( IOPATH I1 COUT (304) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_104\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (588) (477) )
                    ( PORT I4 (474) (351) )
                    ( IOPATH CIN COUT (54) (61) )
                    ( IOPATH I4 COUT (197) (218) )
                    ( IOPATH I1 COUT (307) (322) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_104\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (605) (439) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (70) (69) )
                    ( IOPATH CIN COUT (20) (22) )
                    ( IOPATH I1 COUT (165) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_104\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (450) (346) )
                    ( PORT I4 (434) (355) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (543) (440) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (422) (290) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (375) (314) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_113\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (290) (219) )
                    ( PORT I4 (428) (307) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_113\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (423) (307) )
                    ( PORT I1 (747) (571) )
                    ( PORT I4 (309) (222) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (74) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_113\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (443) (353) )
                    ( PORT I4 (286) (208) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_113\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (436) (302) )
                    ( PORT I4 (304) (225) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2203) (2020) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (219) )
                    ( PORT I1 (421) (305) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (428) (309) )
                    ( PORT I4 (577) (451) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (309) )
                    ( PORT I1 (583) (441) )
                    ( PORT I2 (422) (305) )
                    ( PORT I3 (428) (311) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (289) (213) )
                    ( PORT I3 (597) (469) )
                    ( PORT I4 (421) (306) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (427) )
                    ( PORT I1 (738) (553) )
                    ( PORT I2 (423) (290) )
                    ( PORT I3 (432) (311) )
                    ( PORT I4 (578) (443) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_116\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2046) (1874) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_117\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (444) (353) )
                    ( PORT I4 (294) (215) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_117\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (438) (347) )
                    ( PORT I4 (300) (234) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_117\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (445) (355) )
                    ( PORT I4 (578) (443) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_117\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (444) (354) )
                    ( PORT I4 (291) (213) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_121\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (429) (295) )
                    ( PORT I4 (297) (218) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH CIN COUT (226) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_121\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (299) )
                    ( PORT I4 (288) (222) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (5) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_121\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (290) )
                    ( PORT I4 (294) (213) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (48) (63) )
                    ( IOPATH I1 COUT (165) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_121\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (290) )
                    ( PORT I4 (291) (213) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (772) (677) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_54_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (439) )
                    ( PORT I1 (604) (458) )
                    ( PORT I2 (453) (321) )
                    ( PORT I3 (583) (439) )
                    ( PORT I4 (463) (366) )
                    ( PORT ID (265) (164) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_54_92\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (435) )
                    ( PORT I1 (611) (465) )
                    ( PORT I2 (453) (321) )
                    ( PORT I3 (450) (351) )
                    ( PORT I4 (460) (363) )
                    ( PORT ID (265) (164) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (593) (451) )
                    ( PORT I2 (453) (321) )
                    ( PORT I3 (478) (377) )
                    ( PORT I4 (756) (610) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (593) (451) )
                    ( PORT I2 (453) (321) )
                    ( PORT I3 (471) (370) )
                    ( PORT I4 (589) (468) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_54_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2020) (1821) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_54_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (434) )
                    ( PORT I1 (611) (465) )
                    ( PORT I2 (430) (295) )
                    ( PORT I3 (425) (290) )
                    ( PORT I4 (429) (313) )
                    ( PORT ID (427) (310) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (98) )
                    ( IOPATH ID Z (148) (158) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_54_96\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (576) (434) )
                    ( PORT I1 (611) (465) )
                    ( PORT I2 (430) (295) )
                    ( PORT I3 (290) (217) )
                    ( PORT I4 (296) (225) )
                    ( PORT ID (427) (310) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (511) (420) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (574) (441) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I4 (634) (476) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (431) (297) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (421) (305) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (436) (302) )
                    ( PORT I4 (605) (495) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (574) (435) )
                    ( PORT I1 (598) (492) )
                    ( PORT I2 (741) (615) )
                    ( PORT I3 (594) (477) )
                    ( PORT I4 (417) (305) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (427) (310) )
                    ( PORT I2 (613) (483) )
                    ( PORT I3 (436) (302) )
                    ( PORT I4 (581) (455) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (424) (290) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (439) (342) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_69\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (372) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_69\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_69\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (449) (348) )
                    ( PORT I4 (1671) (1494) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_69\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1496) (1341) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (1503) (1328) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_69\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2167) (1998) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_69\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (894) (894) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (179) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (889) (889) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1479) (1307) )
                    ( PORT I1 (701) (549) )
                    ( PORT I2 (298) (220) )
                    ( PORT I4 (1356) (1243) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1519) (1382) )
                    ( PORT I1 (300) (223) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (268) (164) )
                    ( PORT I4 (292) (218) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (423) (286) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (966) (801) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1346) (1219) )
                    ( PORT I1 (594) (487) )
                    ( PORT I2 (832) (637) )
                    ( PORT I3 (430) (297) )
                    ( PORT I4 (1490) (1340) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_72\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2167) (1998) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_73\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (782) (612) )
                    ( PORT I4 (742) (569) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_73\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (782) (612) )
                    ( PORT I1 (618) (480) )
                    ( PORT I4 (918) (720) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_73\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (626) (469) )
                    ( PORT I4 (918) (720) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_73\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (648) (468) )
                    ( PORT I4 (918) (720) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (567) (426) )
                    ( PORT I1 (427) (307) )
                    ( PORT I2 (269) (165) )
                    ( PORT I3 (297) (220) )
                    ( PORT I4 (424) (292) )
                    ( PORT ID (699) (516) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_76\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (580) (439) )
                    ( PORT I1 (427) (307) )
                    ( PORT I2 (269) (165) )
                    ( PORT I3 (623) (482) )
                    ( PORT I4 (299) (229) )
                    ( PORT ID (563) (423) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1328) (1195) )
                    ( PORT I1 (427) (307) )
                    ( PORT I2 (269) (165) )
                    ( PORT I3 (434) (304) )
                    ( PORT I4 (1339) (1188) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (574) (435) )
                    ( PORT I4 (699) (516) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_77\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (379) (304) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (210) (200) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (662) (558) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_77\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (525) (405) )
                    ( PORT I4 (456) (361) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_77\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (616) (478) )
                    ( PORT I4 (764) (590) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_77\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (620) (462) )
                    ( PORT I4 (764) (590) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_77\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (525) (404) )
                    ( PORT I4 (764) (590) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_77\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2161) (1992) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (300) )
                    ( PORT I1 (470) (360) )
                    ( PORT I2 (419) (306) )
                    ( PORT I3 (451) (318) )
                    ( PORT I4 (432) (317) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (320) (230) )
                    ( PORT I1 (432) (300) )
                    ( PORT I2 (424) (295) )
                    ( PORT I3 (438) (301) )
                    ( PORT I4 (432) (317) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (451) (318) )
                    ( PORT I1 (432) (300) )
                    ( PORT I2 (422) (292) )
                    ( PORT I3 (438) (301) )
                    ( PORT I4 (432) (317) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (451) (318) )
                    ( PORT I1 (432) (317) )
                    ( PORT I2 (419) (290) )
                    ( PORT I3 (438) (301) )
                    ( PORT I4 (300) (223) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (482) (338) )
                    ( PORT I4 (610) (447) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (348) (246) )
                    ( PORT I4 (610) (447) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (624) (466) )
                    ( PORT I4 (610) (447) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (836) (669) )
                    ( PORT I4 (610) (447) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (322) (231) )
                    ( PORT I1 (433) (304) )
                    ( PORT I2 (607) (467) )
                    ( PORT I3 (288) (213) )
                    ( PORT I4 (595) (451) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (304) )
                    ( PORT I1 (453) (319) )
                    ( PORT I2 (607) (467) )
                    ( PORT I3 (283) (208) )
                    ( PORT I4 (463) (374) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (622) (485) )
                    ( PORT I4 (652) (520) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (501) (379) )
                    ( PORT I4 (784) (597) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (353) (252) )
                    ( PORT I4 (784) (597) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (653) (487) )
                    ( PORT I4 (784) (597) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (544) (448) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (603) (462) )
                    ( PORT I1 (907) (729) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (473) (355) )
                    ( PORT I1 (984) (854) )
                    ( PORT I4 (427) (297) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I3 (738) (598) )
                    ( PORT I4 (966) (801) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I1 (1043) (824) )
                    ( PORT I3 (605) (510) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (654) (473) )
                    ( PORT I4 (806) (650) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (928) (727) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (795) (649) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (796) (650) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (772) (677) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (436) )
                    ( PORT I1 (596) (435) )
                    ( PORT I2 (609) (446) )
                    ( PORT I3 (437) (302) )
                    ( PORT I4 (438) (308) )
                    ( PORT ID (431) (297) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_92\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (566) (443) )
                    ( PORT I1 (596) (435) )
                    ( PORT I2 (609) (446) )
                    ( PORT I3 (305) (225) )
                    ( PORT I4 (307) (220) )
                    ( PORT ID (431) (297) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (438) )
                    ( PORT I1 (596) (435) )
                    ( PORT I2 (451) (352) )
                    ( PORT I3 (437) (302) )
                    ( PORT I4 (593) (451) )
                    ( PORT ID (431) (297) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (499) )
                    ( PORT I1 (744) (594) )
                    ( PORT I2 (609) (446) )
                    ( PORT I3 (443) (308) )
                    ( PORT I4 (581) (454) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (573) (488) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (181) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (24) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (181) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (291) )
                    ( PORT I4 (618) (502) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (264) (164) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1876) (1720) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (610) (493) )
                    ( PORT I3 (487) (395) )
                    ( PORT I4 (916) (758) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_97\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (268) (164) )
                    ( PORT I1 (572) (450) )
                    ( PORT I2 (442) (305) )
                    ( PORT I3 (421) (306) )
                    ( PORT I4 (571) (447) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (658) (547) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (1454) (1209) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (164) )
                    ( PORT I1 (435) (300) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (452) (358) )
                    ( PORT I1 (269) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (435) (300) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (751) (578) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (590) (472) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (424) (292) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1968) (1807) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (651) (552) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (269) (164) )
                    ( PORT I4 (1102) (932) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (763) (634) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (164) )
                    ( PORT I1 (435) (300) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (429) (297) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_101\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (802) (676) )
                    ( PORT I2 (446) (347) )
                    ( PORT I4 (921) (749) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (289) (218) )
                    ( PORT I1 (892) (690) )
                    ( PORT I3 (749) (581) )
                    ( PORT I4 (455) (340) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (563) (480) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_109\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (300) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (749) (569) )
                    ( PORT I4 (587) (425) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_109\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (434) (300) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (749) (569) )
                    ( PORT I3 (439) (343) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_109\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (302) (223) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (474) (361) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_109\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (300) )
                    ( PORT I2 (436) (341) )
                    ( PORT I3 (605) (449) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_109\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1982) (1810) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (886) (886) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (181) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (431) (333) )
                    ( PORT I2 (426) (311) )
                    ( PORT I3 (431) (300) )
                    ( PORT I4 (728) (577) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (728) (562) )
                    ( PORT I3 (293) (223) )
                    ( PORT I4 (297) (213) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I1 (589) (453) )
                    ( PORT I2 (299) (223) )
                    ( PORT I3 (572) (432) )
                    ( PORT I4 (431) (300) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (300) )
                    ( PORT I1 (425) (295) )
                    ( PORT I3 (572) (432) )
                    ( PORT I4 (589) (453) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2121) (1903) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_113\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (433) (304) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_113\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (607) (500) )
                    ( PORT I3 (433) (304) )
                    ( PORT I4 (472) (373) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_113\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (302) (216) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_113\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (461) (365) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (310) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (633) (513) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (423) (290) )
                    ( PORT I3 (592) (471) )
                    ( PORT I4 (455) (353) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (473) (368) )
                    ( PORT I1 (426) (292) )
                    ( PORT I2 (583) (440) )
                    ( PORT I3 (422) (305) )
                    ( PORT I4 (418) (305) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (584) (439) )
                    ( PORT I1 (426) (292) )
                    ( PORT I3 (583) (440) )
                    ( PORT I4 (453) (350) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_117\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (297) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_117\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (297) )
                    ( PORT I2 (596) (482) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_117\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (297) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (289) (219) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_117\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (297) )
                    ( PORT I2 (588) (482) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (441) (316) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_121\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (215) )
                    ( PORT I1 (423) (290) )
                    ( PORT I2 (428) (298) )
                    ( PORT I3 (423) (299) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_121\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (432) (303) )
                    ( PORT I3 (423) (299) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_121\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I4 (423) (307) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (436) (346) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (305) )
                    ( PORT I1 (805) (600) )
                    ( PORT I2 (518) (402) )
                    ( PORT I4 (488) (361) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (513) (397) )
                    ( PORT I1 (681) (519) )
                    ( PORT I3 (490) (380) )
                    ( PORT I4 (567) (443) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (496) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (805) (600) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (548) (419) )
                    ( PORT I1 (861) (683) )
                    ( PORT I3 (638) (473) )
                    ( PORT I4 (486) (359) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_66_72\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1964) (1805) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (649) (481) )
                    ( PORT I1 (646) (477) )
                    ( PORT I2 (361) (253) )
                    ( PORT I4 (633) (463) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (543) (414) )
                    ( PORT I1 (515) (389) )
                    ( PORT I3 (662) (498) )
                    ( PORT I4 (682) (536) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (477) )
                    ( PORT I1 (422) (290) )
                    ( PORT I3 (492) (341) )
                    ( PORT I4 (619) (447) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (447) )
                    ( PORT I1 (646) (477) )
                    ( PORT I3 (492) (341) )
                    ( PORT I4 (616) (444) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (659) (480) )
                    ( PORT I1 (536) (402) )
                    ( PORT I2 (529) (402) )
                    ( PORT I4 (646) (479) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (302) )
                    ( PORT I1 (532) (398) )
                    ( PORT I3 (661) (479) )
                    ( PORT I4 (489) (380) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (479) )
                    ( PORT I1 (430) (304) )
                    ( PORT I3 (640) (481) )
                    ( PORT I4 (478) (334) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (649) (490) )
                    ( PORT I1 (285) (208) )
                    ( PORT I3 (532) (402) )
                    ( PORT I4 (633) (459) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (345) )
                    ( PORT I1 (516) (402) )
                    ( PORT I3 (635) (456) )
                    ( PORT I4 (653) (477) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (649) (490) )
                    ( PORT I1 (635) (456) )
                    ( PORT I3 (288) (218) )
                    ( PORT I4 (487) (378) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (618) (444) )
                    ( PORT I1 (649) (490) )
                    ( PORT I3 (635) (456) )
                    ( PORT I4 (634) (469) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (305) )
                    ( PORT I1 (659) (532) )
                    ( PORT I3 (525) (403) )
                    ( PORT I4 (869) (703) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (668) (532) )
                    ( PORT I2 (292) (215) )
                    ( PORT I3 (684) (527) )
                    ( PORT I4 (640) (494) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (798) (590) )
                    ( PORT I3 (887) (708) )
                    ( PORT I4 (477) (333) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (774) (581) )
                    ( PORT I1 (673) (546) )
                    ( PORT I2 (666) (513) )
                    ( PORT I4 (792) (608) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (574) (454) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (1128) (893) )
                    ( PORT I2 (673) (498) )
                    ( PORT I4 (826) (620) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (995) (805) )
                    ( PORT I2 (501) (385) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (516) (385) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (899) (761) )
                    ( PORT I3 (690) (537) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (1031) (838) )
                    ( PORT I3 (822) (614) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1031) (842) )
                    ( PORT I3 (494) (343) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1031) (842) )
                    ( PORT I3 (363) (255) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1031) (842) )
                    ( PORT I3 (494) (343) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (1031) (842) )
                    ( PORT I3 (494) (343) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (995) (825) )
                    ( PORT I3 (632) (471) )
                    ( PORT I4 (585) (466) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (574) (438) )
                    ( PORT I2 (995) (825) )
                    ( PORT I3 (561) (434) )
                    ( PORT I4 (574) (438) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (597) (477) )
                    ( PORT I2 (995) (825) )
                    ( PORT I3 (632) (471) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_100\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (995) (825) )
                    ( PORT I3 (632) (471) )
                    ( PORT I4 (604) (483) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_104\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (1005) (835) )
                    ( PORT I3 (660) (487) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_104\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1005) (835) )
                    ( PORT I3 (529) (399) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_104\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (591) (471) )
                    ( PORT I2 (1005) (835) )
                    ( PORT I3 (660) (487) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_104\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1005) (835) )
                    ( PORT I3 (660) (487) )
                    ( PORT I4 (575) (438) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (1165) (966) )
                    ( PORT I3 (821) (617) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_108\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (1165) (966) )
                    ( PORT I3 (728) (579) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (1033) (889) )
                    ( PORT I3 (821) (617) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_108\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (1165) (966) )
                    ( PORT I3 (821) (617) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (1157) (965) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (676) (523) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (126) (139) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (338) )
                    ( PORT I1 (470) (341) )
                    ( PORT I2 (286) (208) )
                    ( PORT I3 (571) (427) )
                    ( PORT I4 (428) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (421) )
                    ( PORT I1 (428) (298) )
                    ( PORT I2 (427) (298) )
                    ( PORT I3 (427) (298) )
                    ( PORT I4 (444) (339) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_68\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (308) )
                    ( PORT I4 (649) (508) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_68\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (290) (220) )
                    ( PORT I1 (417) (303) )
                    ( PORT I4 (536) (434) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_68\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (418) (303) )
                    ( PORT I4 (669) (522) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_68\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (418) (303) )
                    ( PORT I4 (669) (522) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (668) (489) )
                    ( PORT I4 (669) (522) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (680) (531) )
                    ( PORT I4 (669) (522) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (471) (342) )
                    ( PORT I4 (669) (522) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (285) )
                    ( PORT I4 (669) (522) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (842) (675) )
                    ( PORT I4 (691) (520) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (819) (627) )
                    ( PORT I4 (511) (397) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_76\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (585) (452) )
                    ( PORT I4 (684) (540) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_76\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (580) (446) )
                    ( PORT I4 (687) (543) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_77\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (430) (351) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1816) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_77\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (305) )
                    ( PORT I1 (745) (596) )
                    ( PORT I2 (1042) (823) )
                    ( PORT I3 (661) (522) )
                    ( PORT I4 (893) (708) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_70_77\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (295) )
                    ( PORT I1 (886) (699) )
                    ( PORT I2 (1042) (823) )
                    ( PORT I3 (463) (352) )
                    ( PORT I4 (927) (719) )
                    ( PORT ID (661) (522) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_77\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (473) )
                    ( PORT I1 (970) (786) )
                    ( PORT I2 (876) (684) )
                    ( PORT I3 (1010) (826) )
                    ( PORT I4 (282) (208) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_77\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1864) (1668) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_80\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (623) (449) )
                    ( PORT I4 (527) (407) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_80\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (436) (357) )
                    ( PORT I4 (530) (410) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_80\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (429) (302) )
                    ( PORT I4 (663) (498) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_80\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (429) (300) )
                    ( PORT I4 (663) (498) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_84\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (422) (290) )
                    ( PORT I4 (483) (345) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_84\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (292) )
                    ( PORT I4 (350) (257) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_84\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (303) )
                    ( PORT I4 (483) (345) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (614) (532) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_70_88\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (298) )
                    ( PORT I1 (904) (735) )
                    ( PORT I2 (897) (709) )
                    ( PORT I3 (427) (293) )
                    ( PORT I4 (910) (714) )
                    ( PORT ID (429) (297) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_70_88\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (298) )
                    ( PORT I1 (899) (747) )
                    ( PORT I2 (897) (709) )
                    ( PORT I3 (427) (293) )
                    ( PORT I4 (910) (714) )
                    ( PORT ID (297) (220) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_70_88\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (623) (476) )
                    ( PORT I1 (1027) (814) )
                    ( PORT I2 (897) (709) )
                    ( PORT I3 (427) (293) )
                    ( PORT I4 (910) (714) )
                    ( PORT ID (429) (297) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (815) (630) )
                    ( PORT I1 (735) (575) )
                    ( PORT I2 (936) (782) )
                    ( PORT I3 (897) (709) )
                    ( PORT I4 (421) (292) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_88\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1642) (1485) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (791) (689) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (949) (849) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (1461) (1315) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (882) (696) )
                    ( PORT I1 (475) (344) )
                    ( PORT I4 (504) (348) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (572) (436) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (750) (564) )
                    ( PORT I3 (735) (569) )
                    ( PORT I4 (718) (557) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (297) )
                    ( PORT I1 (604) (484) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (336) (252) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (867) (734) )
                    ( PORT I1 (877) (650) )
                    ( PORT I3 (943) (724) )
                    ( PORT I4 (1022) (814) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_78_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (576) (435) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (448) (346) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (290) )
                    ( PORT I1 (293) (215) )
                    ( PORT I2 (422) (306) )
                    ( PORT I3 (423) (292) )
                    ( PORT I4 (578) (439) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1978) (1758) )
                    ( PORT I2 (879) (666) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (734) (569) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (293) (218) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (389) (314) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (487) )
                    ( PORT I1 (551) (433) )
                    ( PORT I2 (558) (452) )
                    ( PORT I3 (850) (675) )
                    ( PORT I4 (492) (383) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (920) (760) )
                    ( PORT I1 (683) (529) )
                    ( PORT I2 (850) (675) )
                    ( PORT I3 (639) (487) )
                    ( PORT I4 (489) (380) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (487) )
                    ( PORT I1 (808) (630) )
                    ( PORT I2 (682) (521) )
                    ( PORT I3 (717) (587) )
                    ( PORT I4 (649) (516) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (939) (718) )
                    ( PORT I1 (831) (651) )
                    ( PORT I2 (682) (521) )
                    ( PORT I3 (637) (487) )
                    ( PORT I4 (780) (602) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1783) (1613) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (804) (650) )
                    ( PORT I1 (986) (786) )
                    ( PORT I3 (906) (726) )
                    ( PORT I4 (839) (706) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (122) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (129) )
                ( SETUPHOLD (posedge CE) (posedge CK) (197) (-143) )
                ( SETUPHOLD (negedge CE) (posedge CK) (168) (-119) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-133) (195) )
                ( SETUPHOLD (negedge D) (posedge CK) (-151) (201) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1653) (1423) )
                    ( PORT I1 (266) (165) )
                    ( PORT I4 (435) (300) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (98) (90) )
                    ( IOPATH I0 COUT (203) (197) )
                    ( IOPATH I1 COUT (261) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1521) (1346) )
                    ( PORT I1 (266) (165) )
                    ( PORT I2 (265) (164) )
                    ( PORT I4 (307) (221) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (54) (62) )
                    ( IOPATH I4 COUT (144) (146) )
                    ( IOPATH I0 COUT (219) (221) )
                    ( IOPATH I1 COUT (262) (264) )
                    ( IOPATH I2 COUT (368) (370) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (700) (566) )
                    ( PORT I4 (439) (298) )
                    ( IOPATH I1 S (292) (283) )
                    ( IOPATH CIN COUT (86) (82) )
                    ( IOPATH I4 COUT (15) (12) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (224) (208) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (439) (298) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (336) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (50) (50) )
                    ( IOPATH CIN S (291) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_92\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (691) (586) )
                    ( IOPATH I Z (92) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (810) (710) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-132) (190) )
                ( SETUPHOLD (negedge D) (posedge CK) (-142) (196) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (117) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (-89) (151) )
                ( SETUPHOLD (negedge D) (posedge CK) (-103) (157) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (466) (357) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (202) (224) )
                    ( IOPATH CIN COUT (138) (152) )
                    ( IOPATH I4 COUT (155) (169) )
                    ( IOPATH I1 COUT (348) (354) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (464) (355) )
                    ( IOPATH I1 S (336) (331) )
                    ( IOPATH CIN COUT (90) (92) )
                    ( IOPATH CIN S (140) (137) )
                    ( IOPATH I4 COUT (275) (295) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (595) (443) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (78) (88) )
                    ( IOPATH CIN COUT (150) (146) )
                    ( IOPATH I4 COUT (132) (140) )
                    ( IOPATH I1 COUT (353) (357) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (595) (443) )
                    ( IOPATH I1 S (308) (303) )
                    ( IOPATH CIN S (114) (118) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (572) (426) )
                    ( PORT I1 (423) (292) )
                    ( PORT I2 (969) (765) )
                    ( PORT I3 (473) (342) )
                    ( PORT I4 (424) (292) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (988) (816) )
                    ( PORT I1 (423) (292) )
                    ( PORT I2 (708) (524) )
                    ( PORT I3 (584) (441) )
                    ( PORT I4 (292) (215) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (290) )
                    ( PORT I1 (838) (677) )
                    ( PORT I2 (431) (300) )
                    ( PORT I3 (473) (340) )
                    ( PORT I4 (632) (476) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (630) (472) )
                    ( PORT I1 (835) (674) )
                    ( PORT I2 (1019) (810) )
                    ( PORT I3 (436) (305) )
                    ( PORT I4 (600) (461) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (407) (338) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (270) (165) )
                    ( PORT I4 (640) (505) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1729) (1572) )
                    ( PORT I1 (652) (483) )
                    ( PORT I3 (270) (165) )
                    ( PORT I4 (640) (505) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (696) (570) )
                    ( PORT I1 (665) (478) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (842) (627) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1620) (1493) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (122) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (129) )
                ( SETUPHOLD (posedge CE) (posedge CK) (197) (-143) )
                ( SETUPHOLD (negedge CE) (posedge CK) (168) (-119) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-133) (195) )
                ( SETUPHOLD (negedge D) (posedge CK) (-151) (201) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1183) (1001) )
                    ( PORT I1 (739) (579) )
                    ( PORT I4 (996) (819) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (98) (90) )
                    ( IOPATH I0 COUT (203) (197) )
                    ( IOPATH I1 COUT (261) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1183) (1001) )
                    ( PORT I1 (773) (620) )
                    ( PORT I2 (266) (164) )
                    ( PORT I4 (473) (363) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (54) (62) )
                    ( IOPATH I4 COUT (144) (146) )
                    ( IOPATH I0 COUT (219) (221) )
                    ( IOPATH I1 COUT (262) (264) )
                    ( IOPATH I2 COUT (368) (370) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (699) (529) )
                    ( PORT I4 (622) (500) )
                    ( IOPATH I1 S (292) (283) )
                    ( IOPATH CIN COUT (86) (82) )
                    ( IOPATH I4 COUT (15) (12) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (224) (208) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (749) (572) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (336) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (50) (50) )
                    ( IOPATH CIN S (291) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_92\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (602) (497) )
                    ( IOPATH I Z (92) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (947) (790) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (1312) (1145) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_93\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (295) )
                    ( PORT I1 (429) (315) )
                    ( PORT I2 (603) (481) )
                    ( PORT I3 (659) (493) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (295) )
                    ( PORT I1 (431) (297) )
                    ( PORT I2 (598) (496) )
                    ( PORT I3 (659) (493) )
                    ( PORT I4 (429) (315) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (441) )
                    ( PORT I1 (427) (311) )
                    ( PORT I2 (659) (493) )
                    ( PORT I3 (428) (310) )
                    ( PORT I4 (682) (505) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (947) (790) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-136) (194) )
                ( SETUPHOLD (negedge D) (posedge CK) (-150) (204) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (122) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (125) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-133) (191) )
                ( SETUPHOLD (negedge D) (posedge CK) (-147) (201) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (165) )
                    ( PORT I4 (614) (489) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (202) (224) )
                    ( IOPATH CIN COUT (107) (106) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (334) (331) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (616) (491) )
                    ( IOPATH I1 S (340) (339) )
                    ( IOPATH CIN COUT (31) (26) )
                    ( IOPATH I4 COUT (202) (198) )
                    ( IOPATH I1 COUT (320) (316) )
                    ( IOPATH CIN S (154) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (747) (579) )
                    ( IOPATH I1 S (292) (283) )
                    ( IOPATH CIN COUT (55) (62) )
                    ( IOPATH I4 COUT (42) (44) )
                    ( IOPATH CIN S (160) (184) )
                    ( IOPATH I1 COUT (251) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (731) (566) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (336) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (31) (26) )
                    ( IOPATH CIN S (259) (270) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (961) (828) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (695) (595) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_97\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (624) (452) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_97\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (687) (500) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (425) (295) )
                    ( PORT I3 (472) (342) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_97\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (687) (500) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (107) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (456) (353) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (202) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (428) (300) )
                    ( PORT I2 (481) (351) )
                    ( PORT I4 (581) (422) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (481) (351) )
                    ( PORT I1 (765) (611) )
                    ( PORT I3 (583) (456) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (481) (351) )
                    ( PORT I3 (425) (307) )
                    ( PORT I4 (710) (527) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (478) (349) )
                    ( PORT I1 (632) (478) )
                    ( PORT I2 (431) (300) )
                    ( PORT I4 (488) (384) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (344) (259) )
                    ( PORT I1 (713) (556) )
                    ( PORT I4 (518) (361) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (801) (609) )
                    ( PORT I1 (345) (261) )
                    ( PORT I2 (431) (300) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (477) (347) )
                    ( PORT I1 (431) (300) )
                    ( PORT I2 (828) (650) )
                    ( PORT I3 (890) (706) )
                    ( PORT I4 (479) (333) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_269\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (505) )
                    ( PORT I1 (654) (487) )
                    ( PORT I4 (599) (469) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (70) (74) )
                    ( IOPATH I0 COUT (179) (181) )
                    ( IOPATH I1 COUT (237) (239) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_269\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (694) (525) )
                    ( PORT I1 (338) (253) )
                    ( PORT I2 (618) (462) )
                    ( PORT I3 (469) (340) )
                    ( PORT I4 (427) (295) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                    ( IOPATH I3 COUT (363) (361) )
                    ( IOPATH I2 COUT (368) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_269\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (782) (596) )
                    ( PORT I2 (473) (342) )
                    ( PORT I4 (473) (342) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                    ( IOPATH I2 COUT (316) (280) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_269\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (634) (513) )
                    ( PORT I2 (473) (342) )
                    ( PORT I4 (473) (342) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_273\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (503) (343) )
                    ( PORT I4 (424) (309) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (1976) (1701) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (1619) (1439) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (916) (795) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (795) (664) )
                    ( PORT I1 (666) (482) )
                    ( PORT I2 (594) (433) )
                    ( PORT I3 (471) (340) )
                    ( PORT I4 (840) (678) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (580) (423) )
                    ( PORT I1 (470) (341) )
                    ( PORT I2 (960) (762) )
                    ( PORT I3 (473) (342) )
                    ( PORT I4 (652) (519) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (594) (433) )
                    ( PORT I3 (473) (342) )
                    ( PORT I4 (829) (674) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (441) (342) )
                    ( PORT I3 (627) (451) )
                    ( PORT I4 (480) (334) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (711) (610) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (932) (818) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (1011) (854) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (797) (662) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (704) (588) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (424) (291) )
                    ( PORT I4 (349) (264) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (640) (461) )
                    ( PORT I1 (438) (308) )
                    ( PORT I4 (840) (678) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (300) )
                    ( PORT I1 (262) (165) )
                    ( PORT I2 (627) (470) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (1472) (1310) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (976) (813) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (654) (531) )
                    ( PORT I1 (629) (478) )
                    ( PORT I2 (714) (552) )
                    ( PORT I3 (619) (466) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (467) (340) )
                    ( PORT I1 (335) (253) )
                    ( PORT I2 (504) (349) )
                    ( PORT I3 (576) (422) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (464) (338) )
                    ( PORT I1 (480) (336) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (498) (343) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_100\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (853) (708) )
                    ( PORT I1 (756) (606) )
                    ( PORT I2 (446) (347) )
                    ( PORT I3 (475) (331) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (21) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_104\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (796) (612) )
                    ( PORT I2 (505) (401) )
                    ( IOPATH I1 S (201) (195) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH CIN S (126) (139) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (462) (351) )
                    ( PORT I1 (944) (781) )
                    ( PORT I2 (733) (567) )
                    ( PORT I3 (590) (433) )
                    ( PORT I4 (446) (362) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (944) (781) )
                    ( PORT I1 (587) (450) )
                    ( PORT I2 (748) (581) )
                    ( PORT I3 (638) (513) )
                    ( PORT I4 (453) (369) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_260\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (439) )
                    ( PORT I1 (607) (474) )
                    ( PORT I2 (599) (473) )
                    ( PORT I3 (863) (737) )
                    ( PORT I4 (586) (457) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_264\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1873) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_264\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1873) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_264\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (947) (793) )
                    ( PORT I1 (581) (423) )
                    ( PORT I3 (449) (349) )
                    ( PORT I4 (420) (307) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_264\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (453) (369) )
                    ( PORT I1 (814) (705) )
                    ( PORT I3 (442) (348) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_264\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2878) (2698) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_264\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_268\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (455) )
                    ( PORT I1 (335) (254) )
                    ( PORT I4 (484) (337) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (70) (74) )
                    ( IOPATH I0 COUT (179) (181) )
                    ( IOPATH I1 COUT (237) (239) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_268\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (582) (455) )
                    ( PORT I1 (468) (342) )
                    ( PORT I2 (425) (298) )
                    ( PORT I3 (465) (338) )
                    ( PORT I4 (481) (335) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                    ( IOPATH I3 COUT (363) (361) )
                    ( IOPATH I2 COUT (368) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_268\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (300) )
                    ( PORT I2 (488) (385) )
                    ( PORT I4 (336) (252) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                    ( IOPATH I2 COUT (316) (280) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_268\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (883) (677) )
                    ( PORT I2 (499) (343) )
                    ( PORT I4 (336) (253) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_272\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_272\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_272\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_272\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (335) (254) )
                    ( PORT I4 (335) (254) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_272\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1004) (845) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (463) (354) )
                    ( PORT I4 (424) (295) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_272\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (985) (827) )
                    ( PORT I1 (590) (445) )
                    ( PORT I2 (283) (208) )
                    ( PORT I4 (465) (338) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_272\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1004) (845) )
                    ( PORT I1 (580) (442) )
                    ( PORT I3 (595) (431) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_272\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3196) (2963) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_272\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (1100) (986) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_89\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge D) (posedge CK) (60) (37) )
                ( SETUPHOLD (negedge D) (posedge CK) (54) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (423) (309) )
                    ( PORT I3 (577) (422) )
                    ( PORT I4 (423) (309) )
                    ( IOPATH I4 COUT (98) (106) )
                    ( IOPATH I1 COUT (208) (217) )
                    ( IOPATH I3 COUT (305) (294) )
                    ( IOPATH I2 COUT (310) (307) )
                    ( IOPATH CIN COUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (728) (560) )
                    ( PORT I2 (426) (311) )
                    ( PORT I3 (421) (290) )
                    ( PORT I4 (426) (311) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (80) (77) )
                    ( IOPATH CIN COUT (90) (90) )
                    ( IOPATH I1 COUT (246) (229) )
                    ( IOPATH I3 COUT (349) (296) )
                    ( IOPATH I2 COUT (354) (317) )
                    ( IOPATH CIN S (166) (172) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (422) (290) )
                    ( PORT I2 (427) (295) )
                    ( PORT I3 (420) (305) )
                    ( PORT I4 (427) (295) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (80) (77) )
                    ( IOPATH CIN S (16) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (548) (457) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (979) (860) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (1167) (984) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (321) )
                    ( PORT I1 (641) (468) )
                    ( PORT I4 (675) (536) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (695) (611) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (37) )
                ( SETUPHOLD (negedge D) (posedge CK) (21) (37) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (580) (419) )
                    ( PORT I2 (439) (342) )
                    ( PORT I3 (428) (295) )
                    ( PORT I4 (438) (348) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (121) (126) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_93\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (425) (292) )
                    ( PORT I2 (424) (291) )
                    ( PORT I3 (288) (219) )
                    ( PORT I4 (445) (355) )
                    ( IOPATH I1 S (215) (204) )
                    ( IOPATH I2 S (321) (293) )
                    ( IOPATH I3 S (316) (272) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_93\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (292) )
                    ( PORT I2 (432) (300) )
                    ( PORT I3 (426) (295) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_93\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (450) (346) )
                    ( PORT I2 (875) (717) )
                    ( PORT I3 (304) (217) )
                    ( PORT I4 (856) (693) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (465) )
                    ( PORT I1 (602) (455) )
                    ( PORT I4 (679) (520) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_97\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (293) (218) )
                    ( PORT I3 (433) (300) )
                    ( PORT I4 (417) (305) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (126) (139) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_97\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (416) )
                    ( PORT I1 (422) (305) )
                    ( PORT I4 (433) (300) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_97\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (457) (360) )
                    ( PORT I4 (433) (300) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (1453) (1302) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (1030) (880) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (720) (608) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (1400) (1232) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (1015) (841) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (669) (572) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (1387) (1187) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (695) (545) )
                    ( PORT I1 (600) (451) )
                    ( PORT I4 (635) (472) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_240\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (2524) (2229) )
                    ( PORT I1 (1468) (1299) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_240\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1459) (1258) )
                    ( PORT I4 (2245) (1996) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_240\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1328) (1170) )
                    ( PORT I4 (2821) (2486) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (103) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_240\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2624) (2451) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_240\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_241\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_241\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_241\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_241\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_241\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1468) (1299) )
                    ( PORT I4 (2384) (2090) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_241\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1459) (1258) )
                    ( PORT I4 (2535) (2220) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_241\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1328) (1170) )
                    ( PORT I4 (2807) (2454) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_241\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1468) (1299) )
                    ( PORT I4 (2260) (2021) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_241\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2624) (2451) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_241\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_249\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1890) (1857) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_249\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (2524) (2246) )
                    ( PORT I4 (1613) (1416) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_249\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (571) (415) )
                    ( PORT I1 (578) (425) )
                    ( PORT I4 (422) (309) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_249\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (297) (217) )
                    ( PORT I1 (427) (298) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_249\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (300) )
                    ( PORT I1 (571) (415) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_249\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2783) (2588) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_249\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_256\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (305) )
                    ( PORT I1 (806) (671) )
                    ( PORT I2 (584) (422) )
                    ( PORT I3 (435) (305) )
                    ( PORT I4 (744) (564) )
                    ( PORT ID (419) (285) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_257\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (305) )
                    ( PORT I1 (806) (671) )
                    ( PORT I2 (422) (304) )
                    ( PORT I3 (425) (309) )
                    ( PORT I4 (744) (564) )
                    ( PORT ID (419) (285) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_260\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (318) )
                    ( PORT I1 (439) (318) )
                    ( PORT I2 (434) (304) )
                    ( PORT I3 (419) (303) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_260\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (435) (304) )
                    ( PORT I1 (450) (353) )
                    ( PORT I2 (734) (566) )
                    ( PORT I3 (425) (309) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_260\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (859) (664) )
                    ( PORT I1 (662) (563) )
                    ( PORT I2 (734) (566) )
                    ( PORT I3 (425) (309) )
                    ( PORT I4 (620) (480) )
                    ( PORT ID (265) (164) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_260\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (859) (664) )
                    ( PORT I1 (682) (592) )
                    ( PORT I2 (434) (304) )
                    ( PORT I3 (419) (303) )
                    ( PORT I4 (464) (358) )
                    ( PORT ID (265) (164) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_261\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (661) (510) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_261\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (594) (489) )
                    ( PORT I3 (835) (674) )
                    ( PORT I4 (668) (517) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I3 COUT (458) (470) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_261\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (426) (296) )
                    ( PORT I4 (426) (296) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                    ( IOPATH I2 COUT (419) (399) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_261\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I4 (813) (625) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_269\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (645) (502) )
                    ( PORT I1 (430) (313) )
                    ( PORT I2 (295) (225) )
                    ( PORT I3 (417) (305) )
                    ( PORT I4 (421) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_269\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (305) )
                    ( PORT I1 (428) (313) )
                    ( PORT I2 (430) (313) )
                    ( PORT I3 (776) (590) )
                    ( PORT I4 (421) (290) )
                    ( PORT ID (424) (307) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_272\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (575) (449) )
                    ( PORT I1 (1002) (858) )
                    ( PORT I4 (807) (612) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (74) (70) )
                    ( IOPATH I0 COUT (183) (177) )
                    ( IOPATH I1 COUT (241) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_272\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (452) (346) )
                    ( PORT I1 (1002) (858) )
                    ( PORT I2 (604) (482) )
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (681) (547) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (78) )
                    ( IOPATH I4 COUT (148) (142) )
                    ( IOPATH I0 COUT (223) (217) )
                    ( IOPATH I1 COUT (266) (260) )
                    ( IOPATH I3 COUT (367) (361) )
                    ( IOPATH I2 COUT (372) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_272\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (739) (573) )
                    ( PORT I2 (425) (295) )
                    ( PORT I3 (1002) (858) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN COUT (70) (74) )
                    ( IOPATH I4 COUT (43) (40) )
                    ( IOPATH CIN S (215) (237) )
                    ( IOPATH I1 COUT (212) (196) )
                    ( IOPATH I3 COUT (315) (263) )
                    ( IOPATH I2 COUT (320) (284) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_272\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (582) (448) )
                    ( PORT I2 (574) (435) )
                    ( PORT I3 (1002) (858) )
                    ( PORT I4 (1053) (841) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (299) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_273\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (640) (514) )
                    ( PORT I1 (452) (361) )
                    ( PORT I2 (420) (303) )
                    ( PORT I3 (573) (430) )
                    ( PORT I4 (440) (305) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_273\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1002) (858) )
                    ( PORT I1 (468) (378) )
                    ( PORT I2 (440) (305) )
                    ( PORT I4 (628) (520) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_273\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (602) )
                    ( PORT I1 (603) (443) )
                    ( PORT I3 (421) (292) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_273\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (740) (570) )
                    ( PORT I1 (436) (342) )
                    ( PORT I2 (757) (604) )
                    ( PORT I3 (1002) (858) )
                    ( PORT I4 (446) (354) )
                    ( PORT ID (600) (455) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_276\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (585) (435) )
                    ( PORT I2 (845) (738) )
                    ( PORT I3 (421) (291) )
                    ( PORT I4 (421) (291) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_292\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (361) )
                    ( PORT I1 (459) (344) )
                    ( PORT I2 (736) (568) )
                    ( PORT I3 (587) (432) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_292\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (424) (307) )
                    ( PORT I1 (583) (427) )
                    ( PORT I2 (576) (431) )
                    ( PORT I3 (437) (339) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_292\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (1173) (1021) )
                    ( PORT I2 (608) (490) )
                    ( PORT I3 (455) (360) )
                    ( PORT I4 (744) (576) )
                    ( PORT ID (266) (164) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_293\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (361) )
                    ( PORT I1 (459) (344) )
                    ( PORT I2 (588) (448) )
                    ( PORT I3 (585) (436) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_293\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (569) (441) )
                    ( PORT I1 (583) (425) )
                    ( PORT I2 (424) (307) )
                    ( PORT I3 (577) (420) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_296\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (286) (217) )
                    ( PORT I4 (699) (579) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_296\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (723) (559) )
                    ( PORT I2 (419) (290) )
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (653) (502) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I3 COUT (458) (470) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_296\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (419) (290) )
                    ( PORT I2 (427) (297) )
                    ( PORT I4 (427) (297) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                    ( IOPATH I2 COUT (419) (399) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_296\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I4 (630) (491) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_297\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (1364) (1169) )
                    ( PORT I2 (732) (550) )
                    ( PORT I3 (601) (481) )
                    ( PORT I4 (612) (475) )
                    ( PORT ID (583) (436) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (419) (290) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (417) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (292) (215) )
                    ( PORT I2 (430) (302) )
                    ( PORT I3 (423) (292) )
                    ( PORT I4 (426) (299) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (444) (350) )
                    ( PORT I4 (424) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (305) )
                    ( PORT I1 (428) (297) )
                    ( PORT I2 (588) (480) )
                    ( PORT I3 (423) (307) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (306) )
                    ( PORT I1 (299) (214) )
                    ( PORT I2 (595) (472) )
                    ( PORT I3 (457) (355) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (388) (312) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (444) (309) )
                    ( PORT I2 (441) (353) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (581) (423) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (310) )
                    ( PORT I1 (448) (346) )
                    ( PORT I2 (460) (353) )
                    ( PORT I3 (574) (434) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (265) (165) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1345) (1220) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (490) (407) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (657) (543) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (501) (427) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (442) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (290) (222) )
                    ( PORT I1 (579) (438) )
                    ( PORT I2 (424) (311) )
                    ( PORT I3 (581) (442) )
                    ( PORT I4 (417) (305) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (651) (533) )
                    ( PORT I1 (590) (453) )
                    ( PORT I2 (266) (164) )
                    ( PORT I3 (672) (522) )
                    ( PORT I4 (575) (422) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (541) (453) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (855) (735) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (339) (280) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (1099) (995) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (306) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (295) (218) )
                    ( PORT I3 (429) (297) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (421) (305) )
                    ( PORT I4 (591) (449) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (427) (295) )
                    ( PORT I3 (429) (297) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I2 (303) (225) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (452) (338) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (338) )
                    ( PORT I1 (419) (290) )
                    ( PORT I2 (574) (430) )
                    ( PORT I3 (416) (285) )
                    ( IOPATH I0 COUT (178) (178) )
                    ( IOPATH I1 COUT (238) (236) )
                    ( IOPATH I3 COUT (342) (340) )
                    ( IOPATH I2 COUT (346) (344) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (421) (306) )
                    ( PORT I1 (588) (469) )
                    ( PORT I2 (595) (488) )
                    ( PORT I3 (289) (219) )
                    ( IOPATH CIN COUT (178) (178) )
                    ( IOPATH I0 COUT (320) (318) )
                    ( IOPATH I1 COUT (363) (361) )
                    ( IOPATH I3 COUT (464) (462) )
                    ( IOPATH I2 COUT (469) (467) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (593) (432) )
                    ( PORT I1 (423) (290) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (416) (285) )
                    ( IOPATH CIN COUT (178) (178) )
                    ( IOPATH I0 COUT (277) (288) )
                    ( IOPATH I1 COUT (343) (329) )
                    ( IOPATH I3 COUT (446) (396) )
                    ( IOPATH I2 COUT (451) (417) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (881) (654) )
                    ( PORT I3 (726) (562) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH CIN S (178) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (790) (610) )
                    ( PORT I1 (423) (290) )
                    ( PORT I3 (660) (514) )
                    ( PORT I4 (579) (416) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (424) (309) )
                    ( PORT I4 (446) (345) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (421) (305) )
                    ( PORT I2 (418) (303) )
                    ( PORT I3 (425) (310) )
                    ( PORT I4 (419) (305) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (421) (305) )
                    ( PORT I2 (418) (303) )
                    ( PORT I3 (425) (310) )
                    ( PORT I4 (419) (305) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_248\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1887) (1854) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_248\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1887) (1854) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_248\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1887) (1854) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_248\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1887) (1854) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_248\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (290) )
                    ( PORT I1 (434) (305) )
                    ( PORT I3 (429) (300) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_248\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (446) (333) )
                    ( PORT I1 (578) (440) )
                    ( PORT I4 (422) (309) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_248\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (300) )
                    ( PORT I1 (419) (290) )
                    ( PORT I3 (302) (228) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_248\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (297) (223) )
                    ( PORT I1 (419) (290) )
                    ( PORT I3 (434) (305) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_252\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1882) (1849) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_252\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1882) (1849) )
                    ( PORT D (339) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_252\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1882) (1849) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_252\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1882) (1849) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_252\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (416) (303) )
                    ( PORT I2 (294) (218) )
                    ( PORT I3 (572) (433) )
                    ( PORT I4 (420) (305) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_252\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (416) (303) )
                    ( PORT I2 (300) (223) )
                    ( PORT I3 (417) (303) )
                    ( PORT I4 (572) (433) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_252\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (472) )
                    ( PORT I1 (764) (598) )
                    ( PORT I4 (764) (599) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_252\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (764) (598) )
                    ( PORT I3 (594) (493) )
                    ( PORT I4 (773) (638) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (327) (239) )
                    ( PORT I1 (815) (680) )
                    ( PORT I2 (267) (165) )
                    ( PORT I3 (576) (434) )
                    ( PORT I4 (441) (308) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (815) (680) )
                    ( PORT I1 (601) (479) )
                    ( PORT I2 (441) (307) )
                    ( PORT I3 (450) (353) )
                    ( PORT I4 (310) (220) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_260\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (327) )
                    ( PORT I1 (795) (651) )
                    ( PORT I2 (267) (165) )
                    ( PORT I3 (576) (434) )
                    ( PORT I4 (584) (424) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_268\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (580) (435) )
                    ( PORT I3 (444) (355) )
                    ( PORT I4 (583) (436) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_268\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (583) (437) )
                    ( PORT I2 (453) (338) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (437) (350) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_268\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (618) (464) )
                    ( PORT I1 (600) (478) )
                    ( PORT I2 (460) (361) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (580) (453) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_272\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (648) (505) )
                    ( PORT I1 (624) (500) )
                    ( PORT I4 (671) (525) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_272\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (649) (506) )
                    ( PORT I1 (624) (500) )
                    ( PORT I2 (431) (300) )
                    ( PORT I4 (825) (631) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_272\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (574) (447) )
                    ( PORT I4 (825) (631) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_272\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (433) (301) )
                    ( PORT I4 (647) (529) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_288\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (460) (353) )
                    ( PORT I1 (440) (349) )
                    ( PORT I2 (431) (299) )
                    ( PORT I3 (584) (444) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_94_288\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (438) (355) )
                    ( PORT I2 (419) (303) )
                    ( PORT I3 (265) (164) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_288\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (419) (303) )
                    ( PORT I4 (431) (297) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (383) (307) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (107) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_81\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (456) (349) )
                    ( PORT I4 (1115) (965) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_81\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (449) (310) )
                    ( PORT I1 (421) (290) )
                    ( PORT I2 (421) (305) )
                    ( PORT I3 (460) (358) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1328) (1227) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (557) (472) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (862) (862) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (860) (860) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (205) (-151) )
                ( RECREM (negedge SR) (posedge CK) (176) (-127) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_89\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (1112) (941) )
                    ( PORT I4 (1525) (1264) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_89\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1393) (1187) )
                    ( PORT I2 (1243) (1029) )
                    ( PORT I4 (418) (305) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1192) (1081) )
                    ( IOPATH I Z (80) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_93\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1220) (1016) )
                    ( PORT I1 (1393) (1152) )
                    ( PORT I4 (419) (306) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1220) (1016) )
                    ( PORT I3 (1251) (1074) )
                    ( PORT I4 (415) (303) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1393) (1152) )
                    ( PORT I3 (282) (215) )
                    ( PORT I4 (1099) (930) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_93\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1088) (939) )
                    ( PORT I1 (1393) (1152) )
                    ( PORT I3 (282) (215) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (845) (719) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1552) (1290) )
                    ( PORT I2 (1091) (951) )
                    ( PORT I4 (569) (415) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1420) (1213) )
                    ( PORT I2 (1220) (1036) )
                    ( PORT I4 (456) (379) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1440) (1261) )
                    ( PORT I3 (1353) (1124) )
                    ( PORT I4 (564) (410) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1084) (935) )
                    ( PORT I1 (1573) (1349) )
                    ( PORT I4 (567) (444) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1133) (1000) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_101\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (422) )
                    ( PORT I4 (807) (634) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_101\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (299) (212) )
                    ( PORT I4 (723) (581) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_101\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (848) (663) )
                    ( PORT I1 (561) (419) )
                    ( PORT I2 (262) (164) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I0 COUT (194) (199) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_101\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (848) (663) )
                    ( PORT I1 (590) (436) )
                    ( PORT I2 (420) (305) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (66) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_105\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (691) (534) )
                    ( PORT I1 (582) (470) )
                    ( PORT I2 (287) (218) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_105\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (691) (534) )
                    ( PORT I1 (573) (442) )
                    ( PORT I2 (774) (610) )
                    ( PORT I3 (569) (415) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_105\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (884) (709) )
                    ( PORT I1 (417) (303) )
                    ( PORT I2 (419) (305) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_105\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (691) (534) )
                    ( PORT I1 (444) (351) )
                    ( PORT I2 (420) (305) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (501) (420) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_109\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (694) (533) )
                    ( PORT I1 (290) (220) )
                    ( PORT I2 (416) (285) )
                    ( IOPATH CIN COUT (190) (198) )
                    ( IOPATH I0 COUT (203) (224) )
                    ( IOPATH I1 COUT (269) (264) )
                    ( IOPATH I2 COUT (377) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_109\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (427) (298) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (190) (198) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_109\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1117) (984) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (426) (311) )
                    ( PORT I3 (429) (314) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (437) )
                    ( PORT I3 (573) (429) )
                    ( PORT I4 (575) (431) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (427) )
                    ( PORT I1 (429) (314) )
                    ( PORT I2 (425) (311) )
                    ( PORT I3 (418) (303) )
                    ( PORT I4 (288) (213) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_125\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (730) (550) )
                    ( PORT I1 (425) (311) )
                    ( PORT I3 (418) (303) )
                    ( PORT I4 (419) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_125\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1195) (1098) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (285) )
                    ( PORT I1 (422) (290) )
                    ( PORT I2 (286) (208) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_129\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (421) (305) )
                    ( PORT I4 (290) (213) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_137\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (448) (354) )
                    ( PORT I1 (422) (290) )
                    ( PORT I2 (285) (208) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_137\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (307) )
                    ( PORT I1 (421) (307) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_137\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (420) (305) )
                    ( PORT I3 (288) (217) )
                    ( PORT I4 (418) (299) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_137\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (307) )
                    ( PORT I1 (420) (305) )
                    ( PORT I2 (421) (307) )
                    ( PORT I3 (418) (299) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_157\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (654) (556) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_157\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (649) (554) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_157\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1534) (1412) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_157\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_212\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_212\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_212\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_212\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_212\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (2161) (2020) )
                    ( PORT I4 (1107) (954) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_212\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (986) (878) )
                    ( PORT I4 (2249) (2066) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_212\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1119) (966) )
                    ( PORT I4 (2039) (1908) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_212\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1119) (966) )
                    ( PORT I4 (2103) (1859) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_212\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2281) (2124) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_212\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_216\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_216\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_216\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_216\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_216\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1119) (966) )
                    ( PORT I4 (2345) (2050) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_216\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1119) (966) )
                    ( PORT I4 (2110) (1870) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_216\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1119) (966) )
                    ( PORT I4 (2403) (2095) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_216\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1119) (966) )
                    ( PORT I4 (2107) (1869) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_216\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_220\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (217) )
                    ( PORT I1 (422) (290) )
                    ( PORT I2 (428) (297) )
                    ( PORT I3 (431) (302) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_220\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (216) )
                    ( PORT I4 (432) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_224\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_224\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_224\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_224\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_224\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (213) )
                    ( PORT I1 (424) (295) )
                    ( PORT I2 (293) (218) )
                    ( PORT I4 (419) (307) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_224\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (292) (218) )
                    ( PORT I1 (425) (295) )
                    ( PORT I3 (419) (290) )
                    ( PORT I4 (419) (307) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_224\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (302) )
                    ( PORT I1 (433) (307) )
                    ( PORT I4 (285) (215) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_224\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (307) )
                    ( PORT I1 (425) (295) )
                    ( PORT I3 (419) (290) )
                    ( PORT I4 (424) (295) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_228\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_228\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (510) (429) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_228\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (505) (420) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_228\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (505) (420) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_228\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (307) )
                    ( PORT I1 (416) (303) )
                    ( PORT I2 (424) (295) )
                    ( PORT I3 (287) (219) )
                    ( PORT I4 (415) (303) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_228\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (307) )
                    ( PORT I1 (416) (303) )
                    ( PORT I2 (292) (218) )
                    ( PORT I3 (420) (307) )
                    ( PORT I4 (415) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_232\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2455) (2276) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_232\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (1214) (1119) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_233\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_233\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (104) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_233\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_233\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (511) (432) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_233\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (592) (438) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (421) (307) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_233\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (608) (490) )
                    ( PORT I2 (260) (164) )
                    ( PORT I4 (745) (592) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_233\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (614) (506) )
                    ( PORT I1 (419) (303) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (437) (307) )
                    ( PORT I4 (424) (309) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_236\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_236\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_236\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (337) (279) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_236\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (661) (594) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_236\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (308) )
                    ( PORT I1 (285) (215) )
                    ( PORT I2 (434) (302) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_236\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (310) (224) )
                    ( PORT I1 (431) (301) )
                    ( PORT I3 (434) (302) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_236\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (312) )
                    ( PORT I1 (285) (215) )
                    ( PORT I2 (447) (345) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (419) (290) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_236\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (312) )
                    ( PORT I1 (888) (761) )
                    ( PORT I4 (449) (348) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_237\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_237\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_237\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_237\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_237\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (308) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (421) (290) )
                    ( PORT I3 (427) (295) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_237\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (308) )
                    ( PORT I1 (427) (295) )
                    ( PORT I2 (434) (302) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_237\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (434) (302) )
                    ( PORT I2 (438) (308) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (427) (295) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_237\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (306) (231) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (421) (290) )
                    ( PORT I3 (427) (295) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_256\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_256\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1841) )
                    ( PORT D (384) (357) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_256\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1841) )
                    ( PORT D (651) (565) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_256\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1841) )
                    ( PORT D (659) (572) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_256\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (339) )
                    ( PORT I1 (598) (467) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (721) (553) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_256\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (450) (348) )
                    ( PORT I1 (425) (292) )
                    ( PORT I2 (587) (430) )
                    ( PORT I3 (588) (445) )
                    ( PORT I4 (610) (501) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_256\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (426) (292) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_256\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (445) )
                    ( PORT I1 (419) (303) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_260\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1836) )
                    ( PORT D (674) (580) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_260\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1836) )
                    ( PORT D (667) (585) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_260\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_260\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_260\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (575) (429) )
                    ( PORT I1 (631) (505) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (423) (290) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_260\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (428) (295) )
                    ( PORT I2 (422) (304) )
                    ( PORT I3 (766) (634) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_260\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (758) (595) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (436) (321) )
                    ( PORT I4 (433) (300) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_260\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (321) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (773) (618) )
                    ( PORT I3 (433) (300) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_261\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (321) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (931) (753) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (429) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_261\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (465) (361) )
                    ( PORT I1 (457) (360) )
                    ( PORT I2 (455) (357) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_268\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (177) (151) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_269\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_269\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (635) (509) )
                    ( PORT I4 (939) (778) )
                    ( IOPATH I2 Y (309) (285) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_269\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2806) (2616) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_269\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_272\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_272\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_272\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_272\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_272\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1672) (1495) )
                    ( PORT I4 (2821) (2592) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_272\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1809) (1604) )
                    ( PORT I4 (3030) (2917) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_272\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1809) (1604) )
                    ( PORT I4 (2776) (2686) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_272\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1809) (1604) )
                    ( PORT I4 (3083) (2789) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_272\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2971) (2766) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_272\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_276\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (215) )
                    ( PORT I1 (285) (208) )
                    ( PORT I2 (417) (285) )
                    ( PORT I3 (424) (292) )
                    ( PORT I4 (421) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_276\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (309) )
                    ( PORT I1 (576) (420) )
                    ( PORT I2 (291) (215) )
                    ( PORT I3 (428) (297) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_276\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (423) (307) )
                    ( PORT I4 (292) (218) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_280\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_280\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_280\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_280\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_280\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (291) (221) )
                    ( PORT I3 (414) (285) )
                    ( PORT I4 (416) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_280\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (304) )
                    ( PORT I1 (583) (442) )
                    ( PORT I4 (285) (208) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_280\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (288) (213) )
                    ( PORT I1 (419) (305) )
                    ( PORT I3 (414) (285) )
                    ( PORT I4 (424) (309) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_280\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (417) (285) )
                    ( PORT I3 (414) (285) )
                    ( PORT I4 (416) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1801) )
                    ( PORT D (800) (687) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_288\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1801) )
                    ( PORT D (653) (541) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_288\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (464) (351) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_288\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (443) (354) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_289\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (439) )
                    ( PORT I1 (599) (478) )
                    ( PORT I4 (570) (429) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_289\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (354) )
                    ( PORT I1 (614) (492) )
                    ( PORT I2 (441) (344) )
                    ( PORT I3 (593) (438) )
                    ( PORT I4 (434) (320) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_289\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (439) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (598) (442) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_289\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (439) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (294) (215) )
                    ( PORT I3 (587) (426) )
                    ( PORT I4 (598) (442) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1232) (1092) )
                    ( PORT I1 (609) (488) )
                    ( PORT I2 (569) (429) )
                    ( PORT I3 (585) (422) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_296\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1364) (1169) )
                    ( PORT I1 (610) (489) )
                    ( PORT I2 (569) (429) )
                    ( PORT I3 (441) (358) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_296\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (295) )
                    ( PORT I1 (584) (442) )
                    ( PORT I4 (421) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_296\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (427) (292) )
                    ( PORT I3 (425) (290) )
                    ( PORT I4 (574) (416) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (430) )
                    ( PORT I1 (584) (444) )
                    ( PORT I4 (682) (542) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (70) (74) )
                    ( IOPATH I0 COUT (179) (181) )
                    ( IOPATH I1 COUT (237) (239) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_300\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (457) (342) )
                    ( PORT I1 (584) (444) )
                    ( PORT I2 (422) (292) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (651) (511) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                    ( IOPATH I3 COUT (363) (361) )
                    ( IOPATH I2 COUT (368) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_300\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (305) )
                    ( PORT I2 (580) (436) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                    ( IOPATH I2 COUT (316) (280) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_300\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (435) )
                    ( PORT I2 (266) (164) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_301\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_301\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_301\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_301\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_301\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (297) )
                    ( PORT I2 (1232) (1097) )
                    ( PORT I3 (422) (292) )
                    ( PORT I4 (638) (498) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_301\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (297) )
                    ( PORT I1 (1384) (1225) )
                    ( PORT I3 (419) (290) )
                    ( PORT I4 (795) (621) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_301\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1356) (1161) )
                    ( PORT I1 (585) (479) )
                    ( PORT I2 (429) (311) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_301\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (613) (485) )
                    ( PORT I1 (446) (363) )
                    ( PORT I3 (1513) (1309) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_301\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3307) (3061) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_301\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_304\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (290) )
                    ( PORT I4 (640) (472) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (386) (312) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (179) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (440) (343) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (421) (305) )
                    ( PORT I4 (449) (312) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (449) (312) )
                    ( PORT I3 (421) (305) )
                    ( PORT I4 (440) (352) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (414) (285) )
                    ( PORT I1 (417) (305) )
                    ( PORT I2 (270) (165) )
                    ( PORT I3 (449) (312) )
                    ( PORT I4 (426) (292) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (270) (165) )
                    ( PORT I4 (449) (312) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1201) (1093) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (164) )
                    ( PORT I1 (426) (295) )
                    ( PORT I2 (430) (300) )
                    ( PORT I3 (435) (333) )
                    ( PORT I4 (428) (295) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (310) )
                    ( PORT I4 (793) (609) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (293) (222) )
                    ( PORT I1 (587) (474) )
                    ( PORT I4 (779) (627) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (425) (295) )
                    ( PORT I4 (779) (627) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (430) )
                    ( PORT I4 (779) (627) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (580) (421) )
                    ( PORT I4 (811) (622) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (567) (424) )
                    ( PORT I4 (811) (622) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (581) (442) )
                    ( PORT I4 (811) (622) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (581) (421) )
                    ( PORT I4 (811) (622) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (298) )
                    ( PORT I4 (804) (616) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (303) )
                    ( PORT I4 (804) (616) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (439) (343) )
                    ( PORT I4 (804) (616) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (438) (344) )
                    ( PORT I4 (804) (616) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1124) (988) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (363) (336) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (300) )
                    ( PORT I4 (636) (530) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (445) (345) )
                    ( PORT I4 (833) (672) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (582) (429) )
                    ( PORT I4 (640) (534) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_100\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (429) (300) )
                    ( PORT I4 (642) (536) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (861) (753) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (845) (845) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_104\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (165) )
                    ( PORT I4 (683) (550) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_104\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (424) (310) )
                    ( PORT I4 (680) (547) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_104\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (442) (346) )
                    ( PORT I4 (676) (529) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1725) (1472) )
                    ( PORT I3 (1350) (1105) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1124) (1002) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (425) (298) )
                    ( PORT I2 (1369) (1135) )
                    ( PORT I4 (1721) (1444) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (1589) (1355) )
                    ( PORT I3 (1369) (1135) )
                    ( PORT I4 (425) (298) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1454) (1258) )
                    ( PORT I2 (1237) (1058) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1351) (1117) )
                    ( PORT I1 (566) (443) )
                    ( PORT I4 (1585) (1346) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (543) (457) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_120\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (307) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (450) (353) )
                    ( PORT I4 (781) (591) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_120\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (423) (307) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (446) (349) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (773) (603) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_120\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (307) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (583) (441) )
                    ( PORT I4 (773) (603) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_120\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (307) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (583) (441) )
                    ( PORT I4 (773) (603) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_120\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1192) (1081) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_124\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (773) (622) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_124\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (775) (624) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_124\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (293) (222) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (773) (622) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_124\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (775) (624) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_128\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_128\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_128\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (423) (290) )
                    ( PORT I4 (673) (556) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_128\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (291) (213) )
                    ( PORT I4 (822) (659) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_128\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (423) (290) )
                    ( PORT I4 (806) (644) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_128\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (423) (290) )
                    ( PORT I4 (806) (644) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_132\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (449) (348) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_136\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_136\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_136\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_136\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (437) (304) )
                    ( PORT I1 (433) (339) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (292) (222) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (285) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (425) (310) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_136\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (567) (427) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_136\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (292) )
                    ( PORT I1 (291) (215) )
                    ( PORT I3 (427) (295) )
                    ( PORT I4 (426) (295) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_136\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1575) (1472) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_136\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_156\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1404) (1319) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_156\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (330) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_196\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (572) (545) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_236\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (318) )
                    ( PORT I1 (433) (318) )
                    ( PORT I2 (431) (297) )
                    ( PORT I3 (428) (312) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_236\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (432) (300) )
                    ( PORT I1 (913) (755) )
                    ( PORT I2 (604) (493) )
                    ( PORT I3 (430) (313) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_236\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (608) (476) )
                    ( PORT I1 (425) (307) )
                    ( PORT I2 (431) (297) )
                    ( PORT I3 (428) (312) )
                    ( PORT I4 (593) (451) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_244\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (840) (744) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_252\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_252\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_252\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_252\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_252\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (523) )
                    ( PORT I1 (971) (793) )
                    ( PORT I2 (452) (353) )
                    ( PORT I3 (737) (605) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_252\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (600) )
                    ( PORT I1 (971) (793) )
                    ( PORT I2 (584) (430) )
                    ( PORT I3 (425) (298) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_252\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (600) )
                    ( PORT I1 (794) (680) )
                    ( PORT I2 (584) (430) )
                    ( PORT I3 (563) (422) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_252\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (600) )
                    ( PORT I1 (971) (793) )
                    ( PORT I2 (584) (430) )
                    ( PORT I3 (751) (599) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_252\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2633) (2446) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_252\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_260\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_260\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1833) )
                    ( PORT D (852) (748) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (292) (221) )
                    ( PORT I1 (289) (219) )
                    ( PORT I2 (427) (314) )
                    ( PORT I3 (424) (310) )
                    ( PORT I4 (600) (449) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (449) )
                    ( PORT I1 (300) (229) )
                    ( PORT I2 (424) (310) )
                    ( PORT I3 (609) (492) )
                    ( PORT I4 (425) (309) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (102) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (107) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_288\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_288\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (653) (565) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (596) (449) )
                    ( PORT I3 (424) (295) )
                    ( PORT I4 (297) (221) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_288\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (320) )
                    ( PORT I1 (596) (449) )
                    ( PORT I2 (453) (357) )
                    ( PORT I3 (424) (295) )
                    ( PORT I4 (612) (488) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_288\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (292) )
                    ( PORT I1 (291) (219) )
                    ( PORT I2 (418) (285) )
                    ( PORT I3 (417) (285) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_288\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (734) (553) )
                    ( PORT I1 (586) (445) )
                    ( PORT I2 (418) (285) )
                    ( PORT I3 (597) (473) )
                    ( PORT I4 (424) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (300) )
                    ( PORT I1 (1396) (1241) )
                    ( PORT I4 (676) (534) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (74) (70) )
                    ( IOPATH I0 COUT (183) (177) )
                    ( IOPATH I1 COUT (241) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_300\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (431) (300) )
                    ( PORT I1 (1516) (1347) )
                    ( PORT I2 (610) (476) )
                    ( PORT I3 (609) (483) )
                    ( PORT I4 (688) (544) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (78) )
                    ( IOPATH I4 COUT (148) (142) )
                    ( IOPATH I0 COUT (223) (217) )
                    ( IOPATH I1 COUT (266) (260) )
                    ( IOPATH I3 COUT (367) (361) )
                    ( IOPATH I2 COUT (372) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_300\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (576) (443) )
                    ( PORT I2 (788) (643) )
                    ( PORT I3 (1497) (1288) )
                    ( PORT I4 (735) (606) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN COUT (70) (74) )
                    ( IOPATH I4 COUT (43) (40) )
                    ( IOPATH CIN S (215) (237) )
                    ( IOPATH I1 COUT (212) (196) )
                    ( IOPATH I3 COUT (315) (263) )
                    ( IOPATH I2 COUT (320) (284) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_300\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (586) (481) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (1497) (1288) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (299) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_304\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_304\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (448) (307) )
                    ( PORT I2 (1371) (1205) )
                    ( PORT I3 (736) (599) )
                    ( PORT I4 (448) (307) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_304\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (585) (441) )
                    ( PORT I2 (1218) (1086) )
                    ( PORT I4 (424) (298) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_304\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3303) (3049) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_304\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (580) (422) )
                    ( PORT I4 (683) (521) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (580) (422) )
                    ( PORT I4 (624) (482) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (491) (394) )
                    ( PORT I1 (761) (610) )
                    ( PORT I2 (262) (164) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I0 COUT (194) (199) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (675) (506) )
                    ( PORT I1 (451) (346) )
                    ( PORT I2 (615) (457) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (66) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_73\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (407) (356) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_73\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (621) (501) )
                    ( PORT I1 (1416) (1223) )
                    ( PORT I4 (563) (410) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_73\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1265) (1096) )
                    ( PORT I1 (923) (713) )
                    ( PORT I4 (418) (305) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_73\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (768) (618) )
                    ( PORT I1 (1246) (1077) )
                    ( PORT I4 (417) (305) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_73\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (564) (410) )
                    ( PORT I2 (1106) (948) )
                    ( PORT I4 (792) (625) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1368) (1249) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (667) (483) )
                    ( PORT I1 (496) (369) )
                    ( PORT I2 (422) (290) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (667) (483) )
                    ( PORT I1 (420) (305) )
                    ( PORT I2 (978) (778) )
                    ( PORT I3 (520) (399) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_76\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (696) (582) )
                    ( PORT I1 (429) (300) )
                    ( PORT I2 (621) (464) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_76\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (542) (418) )
                    ( PORT I1 (672) (523) )
                    ( PORT I2 (428) (300) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (304) )
                    ( PORT I4 (483) (337) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (431) (304) )
                    ( PORT I1 (670) (529) )
                    ( PORT I4 (480) (331) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (419) (290) )
                    ( PORT I4 (480) (331) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (414) (285) )
                    ( PORT I4 (480) (331) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (378) (314) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (881) (881) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_80\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (680) (511) )
                    ( PORT I1 (429) (301) )
                    ( PORT I2 (426) (298) )
                    ( IOPATH CIN COUT (190) (198) )
                    ( IOPATH I0 COUT (203) (224) )
                    ( IOPATH I1 COUT (269) (264) )
                    ( IOPATH I2 COUT (377) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_80\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (446) (345) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (190) (198) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1410) (1214) )
                    ( PORT I1 (619) (493) )
                    ( PORT I4 (416) (303) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (625) (494) )
                    ( PORT I1 (1277) (1126) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1303) (1173) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (301) )
                    ( PORT I4 (676) (507) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (300) )
                    ( PORT I4 (676) (507) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (698) (537) )
                    ( PORT I4 (547) (423) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (628) (451) )
                    ( PORT I4 (543) (419) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (483) (372) )
                    ( PORT I1 (287) (213) )
                    ( PORT I4 (1430) (1229) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1410) (1214) )
                    ( PORT I3 (468) (349) )
                    ( PORT I4 (424) (295) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1410) (1214) )
                    ( PORT I1 (615) (449) )
                    ( PORT I4 (426) (299) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (615) (449) )
                    ( PORT I1 (1578) (1389) )
                    ( PORT I4 (418) (305) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (524) (404) )
                    ( PORT I4 (629) (487) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (429) (297) )
                    ( PORT I4 (496) (399) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (424) (292) )
                    ( PORT I4 (498) (401) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (622) (464) )
                    ( PORT I4 (629) (487) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (292) )
                    ( PORT I3 (462) (353) )
                    ( PORT I4 (1423) (1244) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (593) (441) )
                    ( PORT I2 (1436) (1227) )
                    ( PORT I4 (427) (297) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (441) )
                    ( PORT I1 (1563) (1338) )
                    ( PORT I4 (419) (290) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (438) (342) )
                    ( PORT I4 (781) (612) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (103) (102) )
                    ( IOPATH I4 COUT (161) (162) )
                    ( IOPATH I1 COUT (326) (327) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (618) (480) )
                    ( PORT I4 (648) (524) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (23) (26) )
                    ( IOPATH I4 COUT (194) (198) )
                    ( IOPATH I1 COUT (312) (316) )
                    ( IOPATH CIN S (178) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (505) (381) )
                    ( PORT I4 (658) (519) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (58) (60) )
                    ( IOPATH CIN S (168) (180) )
                    ( IOPATH I1 COUT (227) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (285) )
                    ( PORT I4 (781) (612) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (47) (42) )
                    ( IOPATH CIN S (287) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (285) )
                    ( PORT I4 (657) (499) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (154) (160) )
                    ( IOPATH I4 COUT (163) (169) )
                    ( IOPATH I1 COUT (328) (330) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_93\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (285) )
                    ( PORT I4 (657) (499) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (160) (169) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_93\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (285) )
                    ( PORT I4 (657) (499) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_232\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (752) (600) )
                    ( PORT I1 (438) (357) )
                    ( PORT I2 (461) (345) )
                    ( PORT I3 (571) (444) )
                    ( PORT I4 (301) (212) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_233\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (420) )
                    ( PORT I1 (731) (577) )
                    ( PORT I2 (461) (345) )
                    ( PORT I3 (571) (444) )
                    ( PORT I4 (634) (455) )
                    ( PORT ID (425) (309) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_233\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (445) (343) )
                    ( PORT I1 (731) (577) )
                    ( PORT I2 (590) (428) )
                    ( PORT I3 (573) (428) )
                    ( PORT I4 (634) (455) )
                    ( PORT ID (425) (309) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_236\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (310) )
                    ( PORT I1 (753) (602) )
                    ( PORT I2 (591) (435) )
                    ( PORT I3 (766) (638) )
                    ( PORT I4 (485) (337) )
                    ( PORT ID (573) (428) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_236\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (215) )
                    ( PORT I1 (892) (714) )
                    ( PORT I2 (305) (217) )
                    ( PORT I3 (579) (422) )
                    ( PORT I4 (485) (337) )
                    ( PORT ID (573) (428) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_236\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (310) )
                    ( PORT I1 (892) (714) )
                    ( PORT I2 (302) (216) )
                    ( PORT I3 (751) (588) )
                    ( PORT I4 (485) (337) )
                    ( PORT ID (573) (428) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_236\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (310) )
                    ( PORT I1 (763) (644) )
                    ( PORT I2 (596) (492) )
                    ( PORT I3 (738) (567) )
                    ( PORT I4 (485) (337) )
                    ( PORT ID (573) (428) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_237\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (607) (467) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (616) (476) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_237\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (594) (487) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (588) (483) )
                    ( PORT I4 (518) (390) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I3 COUT (458) (470) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_237\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (575) (434) )
                    ( PORT I4 (575) (434) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                    ( IOPATH I2 COUT (419) (399) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_237\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I4 (649) (478) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_240\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (487) (392) )
                    ( PORT I1 (636) (458) )
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (575) (434) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_241\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (635) (458) )
                    ( PORT I2 (531) (403) )
                    ( PORT I4 (625) (467) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_244\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (487) (340) )
                    ( PORT I1 (697) (539) )
                    ( PORT I2 (485) (388) )
                    ( PORT I3 (636) (497) )
                    ( PORT I4 (423) (292) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_244\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (932) (753) )
                    ( PORT I1 (503) (409) )
                    ( PORT I2 (601) (480) )
                    ( PORT I3 (616) (476) )
                    ( PORT I4 (730) (563) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_245\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (486) (340) )
                    ( PORT I1 (775) (626) )
                    ( PORT I4 (805) (659) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (74) (70) )
                    ( IOPATH I0 COUT (183) (177) )
                    ( IOPATH I1 COUT (241) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_245\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (486) (340) )
                    ( PORT I1 (775) (626) )
                    ( PORT I2 (440) (346) )
                    ( PORT I3 (593) (487) )
                    ( PORT I4 (529) (401) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (78) )
                    ( IOPATH I4 COUT (148) (142) )
                    ( IOPATH I0 COUT (223) (217) )
                    ( IOPATH I1 COUT (266) (260) )
                    ( IOPATH I3 COUT (367) (361) )
                    ( IOPATH I2 COUT (372) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_245\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (304) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (775) (626) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN COUT (70) (74) )
                    ( IOPATH I4 COUT (43) (40) )
                    ( IOPATH CIN S (215) (237) )
                    ( IOPATH I1 COUT (212) (196) )
                    ( IOPATH I3 COUT (315) (263) )
                    ( IOPATH I2 COUT (320) (284) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_245\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (574) (420) )
                    ( PORT I2 (423) (292) )
                    ( PORT I3 (775) (626) )
                    ( PORT I4 (417) (303) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (299) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_248\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (768) (614) )
                    ( PORT I1 (795) (604) )
                    ( PORT I4 (804) (600) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_248\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (768) (614) )
                    ( PORT I1 (795) (604) )
                    ( PORT I2 (636) (458) )
                    ( PORT I4 (502) (378) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_248\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (631) (472) )
                    ( PORT I4 (810) (605) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_248\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (652) (529) )
                    ( PORT I4 (810) (605) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_249\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (576) (422) )
                    ( PORT I2 (427) (297) )
                    ( PORT I3 (946) (750) )
                    ( PORT I4 (427) (297) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_249\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (644) (521) )
                    ( PORT I2 (636) (458) )
                    ( PORT I3 (769) (601) )
                    ( PORT I4 (262) (164) )
                    ( PORT ID (795) (604) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_249\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (589) (452) )
                    ( PORT I1 (900) (743) )
                    ( PORT I2 (812) (658) )
                    ( PORT I4 (655) (532) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_260\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_260\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_260\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_260\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (620) (485) )
                    ( PORT I1 (569) (427) )
                    ( PORT I2 (432) (302) )
                    ( PORT I3 (609) (483) )
                    ( PORT I4 (881) (717) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (577) (434) )
                    ( PORT I4 (624) (511) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_260\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (302) )
                    ( PORT I1 (591) (444) )
                    ( PORT I2 (741) (560) )
                    ( PORT I3 (751) (573) )
                    ( PORT I4 (757) (599) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_260\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (445) (357) )
                    ( PORT I1 (580) (438) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_265\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_265\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_265\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1825) )
                    ( PORT D (659) (560) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_265\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (448) (367) )
                    ( PORT I2 (768) (628) )
                    ( PORT I4 (758) (608) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_265\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (449) (359) )
                    ( PORT I1 (757) (599) )
                    ( PORT I4 (742) (573) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_268\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_268\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_268\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_268\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_268\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (296) (212) )
                    ( PORT I1 (1164) (998) )
                    ( PORT I4 (586) (451) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_268\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (300) )
                    ( PORT I1 (1164) (998) )
                    ( PORT I4 (586) (451) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_268\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1112) (957) )
                    ( PORT I1 (428) (301) )
                    ( PORT I4 (453) (363) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_268\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1031) (910) )
                    ( PORT I1 (570) (429) )
                    ( PORT I4 (586) (451) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_268\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2830) (2653) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_268\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_269\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_269\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_269\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_269\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1164) (998) )
                    ( PORT I3 (284) (217) )
                    ( PORT I4 (586) (451) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_269\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1108) (953) )
                    ( PORT I3 (568) (415) )
                    ( PORT I4 (586) (451) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_269\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1112) (957) )
                    ( PORT I1 (453) (363) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_269\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2821) (2643) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_269\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_284\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_284\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_284\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_284\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_284\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (883) (695) )
                    ( PORT I4 (960) (760) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_284\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (873) (716) )
                    ( PORT I1 (443) (355) )
                    ( PORT I4 (883) (708) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_284\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (630) (537) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (829) (672) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_284\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (305) )
                    ( PORT I1 (834) (669) )
                    ( PORT I4 (773) (660) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_285\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_285\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_285\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_285\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_285\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (344) )
                    ( PORT I1 (433) (334) )
                    ( PORT I3 (1377) (1252) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_285\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1327) (1130) )
                    ( PORT I3 (440) (346) )
                    ( PORT I4 (576) (434) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_285\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1327) (1130) )
                    ( PORT I1 (568) (429) )
                    ( PORT I4 (576) (434) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_285\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1196) (1042) )
                    ( PORT I4 (576) (434) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_285\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3118) (2889) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_285\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_288\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_288\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (222) )
                    ( PORT I2 (419) (306) )
                    ( PORT I4 (1229) (1114) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (295) (221) )
                    ( PORT I4 (426) (310) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (427) (298) )
                    ( PORT I3 (419) (306) )
                    ( PORT I4 (574) (432) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (290) )
                    ( PORT I1 (282) (208) )
                    ( PORT I4 (574) (432) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_288\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3154) (2941) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_288\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_289\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_289\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_289\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_289\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_289\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (286) (219) )
                    ( PORT I3 (902) (713) )
                    ( PORT I4 (865) (686) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_289\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I3 (878) (701) )
                    ( PORT I4 (865) (686) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_289\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (476) (333) )
                    ( PORT I1 (826) (653) )
                    ( PORT I4 (887) (689) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_289\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (930) (756) )
                    ( PORT I4 (858) (679) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_106_292\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1280) (1186) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_106_292\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1280) (1186) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_293\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_293\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (924) (738) )
                    ( PORT I1 (420) (290) )
                    ( PORT I4 (793) (624) )
                    ( IOPATH I0 Y (136) (154) )
                    ( IOPATH I1 Y (205) (195) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (451) (354) )
                    ( PORT I1 (599) (472) )
                    ( PORT I2 (608) (478) )
                    ( PORT I4 (1361) (1216) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_296\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (347) )
                    ( PORT I1 (444) (354) )
                    ( PORT I2 (578) (430) )
                    ( PORT I3 (591) (428) )
                    ( PORT I4 (591) (444) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (745) (567) )
                    ( PORT I1 (431) (298) )
                    ( PORT I4 (525) (407) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_300\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (745) (567) )
                    ( PORT I1 (431) (298) )
                    ( PORT I2 (299) (210) )
                    ( PORT I4 (532) (412) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_300\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (305) )
                    ( PORT I4 (668) (488) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_300\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (307) )
                    ( PORT I4 (668) (488) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (615) (485) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (862) (862) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (860) (860) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (205) (-151) )
                ( RECREM (negedge SR) (posedge CK) (176) (-127) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (850) (654) )
                    ( PORT I1 (1467) (1227) )
                    ( PORT I4 (476) (332) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (850) (654) )
                    ( PORT I1 (1475) (1264) )
                    ( PORT I4 (629) (454) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_76\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1390) (1254) )
                    ( IOPATH I Z (80) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (517) (418) )
                    ( PORT I1 (1502) (1273) )
                    ( PORT I4 (479) (353) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (839) (658) )
                    ( PORT I1 (1544) (1320) )
                    ( PORT I4 (629) (454) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1362) (1180) )
                    ( PORT I1 (836) (667) )
                    ( PORT I4 (503) (380) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1502) (1273) )
                    ( PORT I1 (836) (667) )
                    ( PORT I4 (616) (445) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_236\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_236\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_236\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (557) (444) )
                    ( PORT I1 (835) (687) )
                    ( PORT I2 (508) (380) )
                    ( PORT I3 (800) (615) )
                    ( PORT I4 (672) (490) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_236\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (502) (388) )
                    ( PORT I1 (641) (473) )
                    ( PORT I2 (848) (679) )
                    ( PORT I3 (815) (643) )
                    ( PORT I4 (705) (576) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_236\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (305) )
                    ( PORT I1 (959) (750) )
                    ( PORT I3 (656) (483) )
                    ( PORT I4 (691) (533) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_236\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (540) (413) )
                    ( PORT I1 (654) (511) )
                    ( PORT I2 (815) (643) )
                    ( PORT I4 (426) (300) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_236\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2703) (2471) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_236\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_240\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (614) )
                    ( PORT I1 (451) (350) )
                    ( PORT I4 (433) (300) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (70) (74) )
                    ( IOPATH I0 COUT (179) (181) )
                    ( IOPATH I1 COUT (237) (239) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_240\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (797) (614) )
                    ( PORT I1 (429) (297) )
                    ( PORT I2 (798) (638) )
                    ( PORT I3 (424) (292) )
                    ( PORT I4 (439) (341) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                    ( IOPATH I3 COUT (363) (361) )
                    ( IOPATH I2 COUT (368) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_240\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (630) (470) )
                    ( PORT I2 (568) (431) )
                    ( PORT I4 (696) (556) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                    ( IOPATH I2 COUT (316) (280) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_240\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (634) (482) )
                    ( PORT I2 (429) (296) )
                    ( PORT I4 (429) (296) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_244\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_244\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_244\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_244\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (585) (427) )
                    ( PORT I4 (617) (486) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_244\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (987) (790) )
                    ( PORT I1 (657) (480) )
                    ( PORT I3 (826) (620) )
                    ( PORT I4 (421) (292) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_244\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (844) (692) )
                    ( PORT I1 (487) (378) )
                    ( PORT I3 (826) (620) )
                    ( PORT I4 (467) (341) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_244\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (656) (480) )
                    ( PORT I1 (832) (699) )
                    ( PORT I3 (464) (338) )
                    ( PORT I4 (637) (478) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_244\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2736) (2515) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_244\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_260\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_260\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_260\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_260\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (634) (469) )
                    ( PORT I4 (951) (809) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (613) (441) )
                    ( PORT I4 (806) (688) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_260\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (933) (763) )
                    ( PORT I4 (806) (688) )
                    ( IOPATH I1 Y (203) (195) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_260\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (612) (441) )
                    ( PORT I4 (806) (688) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (474) (331) )
                    ( PORT I1 (481) (355) )
                    ( PORT I4 (621) (498) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_288\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (481) (355) )
                    ( PORT I4 (621) (498) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_292\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_292\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_292\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_292\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_292\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1315) (1168) )
                    ( PORT I1 (769) (593) )
                    ( PORT I4 (494) (388) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_292\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1447) (1245) )
                    ( PORT I3 (501) (384) )
                    ( PORT I4 (647) (511) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_292\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (691) )
                    ( PORT I1 (1447) (1245) )
                    ( PORT I4 (834) (712) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_292\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (806) (649) )
                    ( PORT I3 (868) (728) )
                    ( PORT I4 (1447) (1245) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_292\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3260) (3022) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_292\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_301\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_301\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (24) (25) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_301\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge SR) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge SR) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_301\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_301\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (260) (164) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_301\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (103) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_301\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (221) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_138_317\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_138_317\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_138_317\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1017) (837) )
                    ( PORT I1 (847) (681) )
                    ( PORT I4 (1313) (1156) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_138_317\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1017) (836) )
                    ( PORT I1 (847) (681) )
                    ( PORT I4 (1236) (1082) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_138_321\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (1301) (1117) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_301\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (416) (285) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_301\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (419) (305) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_336\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_336\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_336\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1295) (1116) )
                    ( PORT I1 (1221) (1013) )
                    ( PORT I4 (1232) (1069) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (96) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_336\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1509) (1333) )
                    ( PORT I3 (1090) (925) )
                    ( PORT I4 (1359) (1162) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_337\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (743) (593) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_337\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (622) (510) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_353\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (585) (433) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_353\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (585) (433) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_41\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (843) (716) )
                    ( PORT I1 (982) (757) )
                    ( PORT I2 (1141) (922) )
                    ( PORT I3 (853) (724) )
                    ( PORT I4 (796) (635) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_41\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (982) (757) )
                    ( PORT I1 (869) (711) )
                    ( PORT I2 (821) (673) )
                    ( PORT I3 (846) (717) )
                    ( PORT I4 (796) (635) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_41\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (986) (812) )
                    ( PORT I1 (999) (802) )
                    ( PORT I2 (993) (787) )
                    ( PORT I3 (851) (669) )
                    ( PORT I4 (695) (585) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_41\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (986) (812) )
                    ( PORT I1 (861) (710) )
                    ( PORT I2 (952) (761) )
                    ( PORT I3 (823) (696) )
                    ( PORT I4 (796) (635) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_41\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (896) (760) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_41\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (896) (760) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_41\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (740) (634) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_49\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (684) (561) )
                    ( PORT I4 (434) (341) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_53\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (804) (613) )
                    ( PORT I1 (795) (593) )
                    ( PORT I2 (847) (673) )
                    ( PORT I3 (541) (446) )
                    ( PORT I4 (778) (577) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_53\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (847) (673) )
                    ( PORT I1 (795) (593) )
                    ( PORT I2 (657) (555) )
                    ( PORT I3 (680) (522) )
                    ( PORT I4 (778) (577) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_53\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (847) (673) )
                    ( PORT I1 (795) (593) )
                    ( PORT I2 (804) (613) )
                    ( PORT I3 (680) (522) )
                    ( PORT I4 (778) (577) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_53\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (804) (613) )
                    ( PORT I1 (680) (522) )
                    ( PORT I2 (847) (673) )
                    ( PORT I3 (673) (531) )
                    ( PORT I4 (778) (577) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_53\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (734) (655) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_53\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (865) (744) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_53\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (572) (500) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_65\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (481) (366) )
                    ( PORT I4 (444) (311) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_69\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (424) (295) )
                    ( PORT I3 (678) (519) )
                    ( PORT I4 (620) (478) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_69\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (620) (478) )
                    ( PORT I2 (287) (213) )
                    ( PORT I3 (678) (519) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_69\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (301) )
                    ( PORT I1 (456) (319) )
                    ( PORT I2 (743) (568) )
                    ( PORT I3 (607) (457) )
                    ( PORT I4 (478) (381) )
                    ( IOPATH I0 Y (220) (236) )
                    ( IOPATH I1 Y (288) (278) )
                    ( IOPATH I2 Y (393) (363) )
                    ( IOPATH I3 Y (389) (343) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_69\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (452) (329) )
                    ( PORT I1 (456) (319) )
                    ( PORT I2 (607) (457) )
                    ( PORT I3 (320) (245) )
                    ( PORT I4 (788) (679) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_69\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (361) (298) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (267) (164) )
                    ( PORT I1 (675) (532) )
                    ( PORT I4 (587) (440) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_77\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (310) )
                    ( PORT I1 (1275) (1161) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_77\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (310) )
                    ( PORT I1 (594) (486) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (272) (165) )
                    ( PORT I4 (1407) (1238) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_77\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (272) (165) )
                    ( PORT I2 (267) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (164) )
                    ( PORT I1 (577) (439) )
                    ( PORT I2 (438) (298) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (652) (544) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (874) (874) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (1797) (1615) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (860) (860) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (205) (-151) )
                ( RECREM (negedge SR) (posedge CK) (176) (-127) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (299) )
                    ( PORT I1 (467) (356) )
                    ( PORT I3 (732) (555) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_85\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (677) (559) )
                    ( PORT I1 (796) (632) )
                    ( PORT I3 (810) (623) )
                    ( PORT I4 (839) (675) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_85\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (599) (433) )
                    ( PORT I1 (594) (430) )
                    ( PORT I4 (772) (607) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1239) (1067) )
                    ( IOPATH I Z (80) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (377) (316) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (331) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (594) (472) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (311) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (449) (359) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (428) (311) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I3 (296) (226) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (297) )
                    ( PORT I1 (265) (164) )
                    ( PORT I3 (291) (219) )
                    ( PORT I4 (428) (297) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (1350) (1195) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (356) (294) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_97\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (1348) (1267) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_97\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (570) (427) )
                    ( PORT I4 (1583) (1416) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_97\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (613) (506) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (533) (464) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (374) (324) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (289) (218) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (750) (566) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (582) (439) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (433) )
                    ( PORT I1 (422) (307) )
                    ( PORT I3 (573) (429) )
                    ( PORT I4 (595) (482) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (291) (221) )
                    ( PORT I2 (424) (292) )
                    ( PORT I3 (455) (359) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (536) (454) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (636) (567) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (350) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (377) (316) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_121\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (757) (598) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I4 (583) (442) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_121\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (776) (615) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (442) (346) )
                    ( PORT I4 (455) (363) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_121\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (757) (573) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (620) (492) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_121\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (757) (573) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (774) (622) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_121\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (644) (536) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_125\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_125\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (762) (587) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (425) (292) )
                    ( PORT I4 (591) (442) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_125\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (762) (587) )
                    ( PORT I2 (445) (345) )
                    ( PORT I3 (425) (292) )
                    ( PORT I4 (591) (442) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_125\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (762) (587) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (425) (292) )
                    ( PORT I4 (591) (442) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_125\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (762) (587) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (425) (292) )
                    ( PORT I4 (591) (442) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_153\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (825) (724) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_153\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (905) (797) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_153\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_165\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (370) (297) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_165\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_165\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_165\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_165\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_165\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (434) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (756) (587) )
                    ( PORT I4 (579) (421) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_165\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (579) (434) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (756) (587) )
                    ( PORT I3 (435) (339) )
                    ( PORT I4 (469) (354) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_165\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (583) (441) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (756) (587) )
                    ( PORT I4 (746) (577) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_165\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (583) (441) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (756) (587) )
                    ( PORT I4 (746) (577) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_165\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1087) (957) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_165\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_169\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_169\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_169\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_169\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_169\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_169\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (597) (450) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_169\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (436) (341) )
                    ( PORT I3 (597) (450) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_169\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (597) (450) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_169\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (597) (450) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_169\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_173\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_173\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (592) (447) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_173\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (443) (344) )
                    ( PORT I3 (592) (447) )
                    ( PORT I4 (302) (223) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_173\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (592) (447) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_173\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (592) (447) )
                    ( PORT I4 (426) (309) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_177\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_177\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_177\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_177\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_177\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_177\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (293) (222) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (432) (316) )
                    ( PORT I4 (593) (435) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_177\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (445) (344) )
                    ( PORT I3 (432) (316) )
                    ( PORT I4 (461) (358) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_177\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (432) (316) )
                    ( PORT I4 (593) (435) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_26_177\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (310) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (432) (316) )
                    ( PORT I4 (593) (435) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_177\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_45\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (878) (735) )
                    ( PORT I1 (1016) (813) )
                    ( PORT I2 (888) (715) )
                    ( PORT I3 (961) (809) )
                    ( PORT I4 (1026) (810) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_45\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (944) (775) )
                    ( PORT I1 (1010) (794) )
                    ( PORT I2 (900) (739) )
                    ( PORT I3 (1077) (883) )
                    ( PORT I4 (1026) (810) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_45\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1029) (821) )
                    ( PORT I1 (1219) (1010) )
                    ( PORT I2 (879) (706) )
                    ( PORT I3 (1035) (833) )
                    ( PORT I4 (1026) (810) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_45\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (906) (742) )
                    ( PORT I1 (881) (729) )
                    ( PORT I2 (885) (725) )
                    ( PORT I3 (1035) (833) )
                    ( PORT I4 (1007) (818) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_45\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1143) (984) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_45\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1155) (1012) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_45\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (950) (811) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_49\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (902) (738) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_65\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (872) (697) )
                    ( PORT I4 (454) (371) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_69\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (501) (370) )
                    ( PORT I4 (695) (552) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (720) (529) )
                    ( PORT I1 (718) (527) )
                    ( PORT I2 (533) (403) )
                    ( PORT I3 (719) (527) )
                    ( PORT I4 (687) (494) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (452) )
                    ( PORT I1 (718) (527) )
                    ( PORT I2 (684) (528) )
                    ( PORT I3 (819) (626) )
                    ( PORT I4 (652) (473) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_73\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (747) (604) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (527) (417) )
                    ( PORT I4 (592) (495) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (379) (304) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (894) (894) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (183) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (504) (431) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (892) (892) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (1272) (1093) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_85\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (416) )
                    ( PORT I1 (698) (528) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (473) (368) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_85\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (498) (386) )
                    ( PORT I1 (633) (462) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (1333) (1185) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2694) (2479) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_89\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (547) (420) )
                    ( PORT I1 (614) (484) )
                    ( PORT I2 (307) (228) )
                    ( PORT I4 (771) (599) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (679) (497) )
                    ( PORT I1 (705) (548) )
                    ( PORT I2 (439) (305) )
                    ( PORT I3 (447) (353) )
                    ( PORT I4 (806) (659) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (489) (340) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (439) (305) )
                    ( PORT I4 (791) (667) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (489) (340) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (439) (305) )
                    ( PORT I4 (792) (668) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (664) (526) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (430) (313) )
                    ( PORT I4 (812) (668) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (658) (522) )
                    ( PORT I2 (493) (382) )
                    ( PORT I3 (430) (313) )
                    ( PORT I4 (917) (766) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (830) (624) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (430) (313) )
                    ( PORT I4 (784) (678) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (805) (655) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (430) (313) )
                    ( PORT I4 (779) (673) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (651) (479) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (502) (371) )
                    ( PORT I4 (925) (724) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (651) (479) )
                    ( PORT I2 (578) (437) )
                    ( PORT I3 (593) (447) )
                    ( PORT I4 (806) (652) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (651) (479) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (593) (447) )
                    ( PORT I4 (794) (636) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (651) (479) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (593) (447) )
                    ( PORT I4 (925) (724) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (823) (638) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (795) (625) )
                    ( PORT I4 (795) (627) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (691) (561) )
                    ( PORT I2 (703) (535) )
                    ( PORT I3 (795) (625) )
                    ( PORT I4 (818) (650) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (823) (638) )
                    ( PORT I2 (611) (482) )
                    ( PORT I3 (795) (625) )
                    ( PORT I4 (903) (714) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (823) (638) )
                    ( PORT I2 (723) (566) )
                    ( PORT I3 (795) (625) )
                    ( PORT I4 (781) (648) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_105\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (815) (620) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (663) (511) )
                    ( PORT I4 (648) (506) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_105\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (815) (620) )
                    ( PORT I2 (699) (556) )
                    ( PORT I3 (801) (604) )
                    ( PORT I4 (495) (389) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_105\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (815) (620) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (801) (604) )
                    ( PORT I4 (779) (594) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_105\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (815) (620) )
                    ( PORT I2 (692) (526) )
                    ( PORT I3 (668) (516) )
                    ( PORT I4 (779) (594) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_109\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (837) (655) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (761) (592) )
                    ( PORT I4 (784) (597) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_109\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (837) (655) )
                    ( PORT I2 (711) (542) )
                    ( PORT I3 (761) (592) )
                    ( PORT I4 (652) (520) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_109\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (837) (655) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (761) (592) )
                    ( PORT I4 (784) (597) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_109\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (837) (655) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (761) (592) )
                    ( PORT I4 (784) (597) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_113\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (821) (640) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (762) (595) )
                    ( PORT I4 (608) (446) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_113\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (821) (640) )
                    ( PORT I2 (492) (382) )
                    ( PORT I3 (762) (595) )
                    ( PORT I4 (608) (446) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_113\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (821) (640) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (762) (595) )
                    ( PORT I4 (608) (446) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_113\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (821) (640) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (762) (595) )
                    ( PORT I4 (608) (446) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_117\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (834) (671) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (760) (612) )
                    ( PORT I4 (619) (466) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_117\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (832) (669) )
                    ( PORT I2 (496) (385) )
                    ( PORT I3 (760) (612) )
                    ( PORT I4 (487) (389) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_117\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (967) (759) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (760) (612) )
                    ( PORT I4 (619) (466) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_117\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (967) (759) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (760) (612) )
                    ( PORT I4 (619) (466) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (1328) (1188) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_125\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (423) (307) )
                    ( PORT I4 (291) (213) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_125\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2538) (2292) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_129\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (304) (217) )
                    ( PORT I1 (501) (379) )
                    ( PORT I2 (649) (501) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_129\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (302) (217) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (435) (305) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_129\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (527) (411) )
                    ( PORT I1 (622) (466) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (433) (305) )
                    ( PORT I4 (421) (291) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_129\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (433) (354) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_169\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (586) (485) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_169\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (399) (324) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (886) (886) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_169\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (402) (326) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_169\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (297) )
                    ( PORT I1 (493) (382) )
                    ( PORT I2 (683) (549) )
                    ( PORT I3 (482) (337) )
                    ( IOPATH I0 COUT (154) (151) )
                    ( IOPATH I1 COUT (212) (211) )
                    ( IOPATH I3 COUT (316) (315) )
                    ( IOPATH I2 COUT (320) (319) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_169\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (424) (295) )
                    ( PORT I1 (428) (297) )
                    ( PORT I2 (414) (285) )
                    ( PORT I3 (815) (627) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (270) (266) )
                    ( IOPATH I1 COUT (313) (309) )
                    ( IOPATH I3 COUT (414) (410) )
                    ( IOPATH I2 COUT (419) (415) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_169\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (415) (285) )
                    ( PORT I1 (750) (588) )
                    ( PORT I2 (419) (290) )
                    ( PORT I3 (684) (541) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (185) (187) )
                    ( IOPATH I1 COUT (250) (228) )
                    ( IOPATH I3 COUT (354) (295) )
                    ( IOPATH I2 COUT (358) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_169\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (584) (466) )
                    ( PORT I1 (430) (300) )
                    ( PORT I2 (576) (423) )
                    ( PORT I3 (670) (481) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (154) (151) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_169\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1185) (1006) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_169\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (895) (776) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (522) (451) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (181) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (634) (478) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (428) (295) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_49\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (682) )
                    ( PORT I1 (923) (761) )
                    ( PORT I2 (907) (750) )
                    ( PORT I3 (962) (833) )
                    ( PORT I4 (1073) (866) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_49\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (923) (761) )
                    ( PORT I1 (1092) (882) )
                    ( PORT I2 (930) (770) )
                    ( PORT I3 (931) (767) )
                    ( PORT I4 (1073) (866) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_49\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (790) (673) )
                    ( PORT I1 (1092) (882) )
                    ( PORT I2 (903) (746) )
                    ( PORT I3 (930) (770) )
                    ( PORT I4 (1062) (855) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_49\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (930) (770) )
                    ( PORT I1 (923) (761) )
                    ( PORT I2 (903) (746) )
                    ( PORT I3 (959) (830) )
                    ( PORT I4 (1062) (855) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_49\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (992) (871) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_49\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (992) (871) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_49\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (985) (848) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (483) )
                    ( PORT I1 (698) (550) )
                    ( PORT I2 (750) (581) )
                    ( PORT I3 (712) (566) )
                    ( PORT I4 (878) (663) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (908) (724) )
                    ( PORT I1 (698) (550) )
                    ( PORT I2 (869) (691) )
                    ( PORT I3 (712) (566) )
                    ( PORT I4 (878) (663) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (911) (727) )
                    ( PORT I1 (721) (571) )
                    ( PORT I2 (712) (566) )
                    ( PORT I3 (698) (550) )
                    ( PORT I4 (880) (665) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (712) (566) )
                    ( PORT I1 (721) (571) )
                    ( PORT I2 (749) (577) )
                    ( PORT I3 (698) (550) )
                    ( PORT I4 (880) (665) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_73\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (775) (654) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_73\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (775) (654) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_73\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (623) (541) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (388) (312) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (306) )
                    ( PORT I1 (748) (599) )
                    ( PORT I3 (741) (564) )
                    ( PORT I4 (571) (429) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (612) (508) )
                    ( PORT I1 (444) (306) )
                    ( PORT I3 (291) (222) )
                    ( PORT I4 (442) (355) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (615) (511) )
                    ( PORT I1 (444) (306) )
                    ( PORT I3 (446) (350) )
                    ( PORT I4 (573) (431) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (592) (434) )
                    ( PORT I1 (444) (306) )
                    ( PORT I3 (646) (502) )
                    ( PORT I4 (571) (432) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_46_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2225) (2056) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_85\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (284) (215) )
                    ( PORT I1 (767) (603) )
                    ( PORT I2 (442) (318) )
                    ( PORT I4 (440) (353) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_85\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (752) (569) )
                    ( PORT I1 (423) (310) )
                    ( PORT I3 (309) (230) )
                    ( PORT I4 (588) (465) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_85\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (442) (318) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (484) (372) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_85\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (768) (637) )
                    ( PORT I1 (621) (481) )
                    ( PORT I2 (442) (318) )
                    ( PORT I4 (591) (468) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (385) (319) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (450) (318) )
                    ( PORT I2 (454) (330) )
                    ( PORT I3 (437) (341) )
                    ( PORT I4 (574) (432) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (453) (350) )
                    ( PORT I1 (450) (318) )
                    ( PORT I3 (321) (242) )
                    ( PORT I4 (587) (433) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_93\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (305) )
                    ( PORT I1 (319) (230) )
                    ( PORT I3 (454) (330) )
                    ( PORT I4 (577) (435) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_93\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (728) (563) )
                    ( PORT I1 (450) (318) )
                    ( PORT I3 (454) (330) )
                    ( PORT I4 (575) (441) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_46_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2383) (2206) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (368) )
                    ( PORT I1 (424) (307) )
                    ( PORT I4 (422) (292) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (455) (356) )
                    ( PORT I1 (425) (307) )
                    ( PORT I4 (423) (291) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (456) )
                    ( PORT I1 (292) (221) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (456) )
                    ( PORT I1 (420) (303) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (295) (222) )
                    ( PORT I1 (420) (303) )
                    ( PORT I4 (421) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (310) )
                    ( PORT I1 (424) (306) )
                    ( PORT I4 (424) (292) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (288) (208) )
                    ( PORT I1 (573) (415) )
                    ( PORT I4 (420) (305) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (842) (842) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (103) )
                ( RECREM (posedge SR) (posedge CK) (181) (-127) )
                ( RECREM (negedge SR) (posedge CK) (156) (-107) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (449) (345) )
                    ( PORT I4 (425) (309) )
                    ( IOPATH I1 Y (278) (277) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_46_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2191) (2003) )
                    ( IOPATH I Z (100) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (306) )
                    ( PORT I1 (464) (384) )
                    ( PORT I2 (291) (213) )
                    ( PORT I3 (284) (217) )
                    ( PORT I4 (293) (225) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_117\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (569) (415) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_117\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (597) (472) )
                    ( PORT I1 (426) (313) )
                    ( PORT I2 (422) (292) )
                    ( PORT I3 (425) (309) )
                    ( PORT I4 (435) (306) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_117\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (597) (472) )
                    ( PORT I1 (435) (306) )
                    ( PORT I2 (419) (306) )
                    ( PORT I3 (425) (309) )
                    ( PORT I4 (426) (313) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (305) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (428) (308) )
                    ( PORT I3 (427) (290) )
                    ( PORT I4 (1512) (1351) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_54_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2173) (1987) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_77\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (218) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (367) (329) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (846) (691) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_77\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1315) (1178) )
                    ( PORT I1 (576) (431) )
                    ( PORT I4 (1323) (1158) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_77\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (308) )
                    ( PORT I4 (975) (791) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_81\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (285) )
                    ( PORT I4 (423) (303) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (74) )
                    ( IOPATH I0 COUT (175) (181) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_81\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (417) (285) )
                    ( PORT I1 (427) (297) )
                    ( PORT I4 (450) (329) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_81\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (296) )
                    ( PORT I4 (426) (296) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_81\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (291) )
                    ( PORT I4 (423) (291) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_85\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (422) (307) )
                    ( PORT I4 (422) (307) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (134) (140) )
                    ( IOPATH I4 COUT (175) (185) )
                    ( IOPATH I1 COUT (344) (346) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_85\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (422) (306) )
                    ( PORT I4 (294) (216) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (82) (88) )
                    ( IOPATH CIN S (160) (165) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_85\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (748) (568) )
                    ( PORT I4 (616) (491) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (138) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I1 COUT (329) (329) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_85\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (448) )
                    ( PORT I4 (573) (448) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (130) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (678) (583) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (1132) (953) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (1684) (1459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_93\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (437) )
                    ( PORT I1 (605) (466) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (731) (576) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_54_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2020) (1821) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (372) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (597) (473) )
                    ( PORT I1 (587) (437) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (422) (310) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (602) (485) )
                    ( PORT I4 (449) (345) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (423) (304) )
                    ( PORT I2 (587) (437) )
                    ( PORT I4 (1096) (931) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_101\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (306) )
                    ( PORT I1 (587) (437) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (423) (304) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_54_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2010) (1853) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_113\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (298) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (579) (435) )
                    ( PORT I4 (269) (164) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_113\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (431) (298) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (731) (582) )
                    ( PORT I3 (609) (502) )
                    ( PORT I4 (275) (166) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_113\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (483) (378) )
                    ( PORT I2 (607) (498) )
                    ( PORT I3 (579) (435) )
                    ( PORT I4 (275) (166) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_113\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (473) (368) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (579) (435) )
                    ( PORT I4 (275) (166) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_54_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2203) (2020) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (37) )
                ( SETUPHOLD (negedge D) (posedge CK) (21) (37) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_117\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (451) (315) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (267) (165) )
                    ( PORT I4 (446) (304) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (121) (126) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_117\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (451) (315) )
                    ( PORT I2 (580) (437) )
                    ( PORT I3 (267) (165) )
                    ( PORT I4 (314) (227) )
                    ( IOPATH I1 S (215) (204) )
                    ( IOPATH I2 S (321) (293) )
                    ( IOPATH I3 S (316) (272) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_117\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (319) (238) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (267) (165) )
                    ( PORT I4 (446) (304) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_117\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (451) (315) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (267) (165) )
                    ( PORT I4 (446) (304) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_121\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (433) (298) )
                    ( PORT I4 (441) (302) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_121\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (572) (429) )
                    ( PORT I3 (433) (298) )
                    ( PORT I4 (441) (302) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_121\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (293) (220) )
                    ( PORT I4 (441) (302) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_121\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (433) (298) )
                    ( PORT I4 (441) (302) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_73\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (310) (262) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (995) (846) )
                    ( PORT I1 (1171) (967) )
                    ( PORT I2 (360) (254) )
                    ( PORT I3 (881) (747) )
                    ( PORT I4 (417) (305) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1153) (969) )
                    ( PORT I1 (999) (831) )
                    ( PORT I2 (491) (342) )
                    ( PORT I3 (883) (749) )
                    ( PORT I4 (581) (470) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (491) (342) )
                    ( PORT I1 (1026) (878) )
                    ( PORT I2 (1134) (940) )
                    ( PORT I3 (416) (303) )
                    ( PORT I4 (1128) (934) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (491) (342) )
                    ( PORT I1 (1171) (967) )
                    ( PORT I2 (1134) (940) )
                    ( PORT I3 (988) (858) )
                    ( PORT I4 (285) (217) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_66_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1964) (1805) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (482) (425) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_89\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_66_89\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (605) (479) )
                    ( PORT I1 (905) (751) )
                    ( PORT I2 (956) (776) )
                    ( PORT I3 (295) (223) )
                    ( PORT I4 (919) (765) )
                    ( PORT ID (420) (305) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_89\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1051) (832) )
                    ( PORT I1 (672) (547) )
                    ( PORT I2 (961) (796) )
                    ( PORT I3 (1015) (837) )
                    ( PORT I4 (416) (303) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_66_89\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (448) (347) )
                    ( PORT I1 (1131) (937) )
                    ( PORT I2 (919) (755) )
                    ( PORT I3 (587) (444) )
                    ( PORT I4 (1431) (1184) )
                    ( PORT ID (420) (305) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_66_89\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (343) )
                    ( PORT I1 (914) (755) )
                    ( PORT I2 (919) (762) )
                    ( PORT I3 (587) (444) )
                    ( PORT I4 (1286) (1090) )
                    ( PORT ID (420) (305) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_66_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1769) (1618) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (724) (606) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (880) (698) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (996) (797) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (339) )
                    ( PORT I1 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (342) (257) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (422) (290) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_101\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (296) (210) )
                    ( PORT I1 (429) (301) )
                    ( PORT I2 (428) (295) )
                    ( PORT I3 (431) (301) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_66_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1982) (1802) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (414) (285) )
                    ( PORT I1 (428) (301) )
                    ( PORT I2 (425) (298) )
                    ( PORT I3 (297) (210) )
                    ( PORT I4 (469) (342) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_65\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (312) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_65\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_65\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_65\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_65\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (841) (614) )
                    ( PORT I2 (645) (505) )
                    ( PORT I4 (757) (579) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (841) (614) )
                    ( PORT I2 (645) (505) )
                    ( PORT I3 (515) (393) )
                    ( PORT I4 (493) (388) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (841) (614) )
                    ( PORT I3 (628) (502) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (568) (431) )
                    ( PORT I2 (841) (614) )
                    ( PORT I3 (632) (506) )
                    ( PORT I4 (644) (507) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_65\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1972) (1768) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_65\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_69\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_69\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_69\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_69\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_69\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (750) (580) )
                    ( PORT I3 (468) (359) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (577) (453) )
                    ( PORT I2 (746) (575) )
                    ( PORT I3 (625) (499) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (877) (652) )
                    ( PORT I3 (599) (447) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (438) )
                    ( PORT I2 (877) (652) )
                    ( PORT I3 (599) (447) )
                    ( PORT I4 (581) (441) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_69\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_73\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_73\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (705) (515) )
                    ( PORT I3 (471) (369) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_73\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (571) (447) )
                    ( PORT I2 (705) (515) )
                    ( PORT I3 (470) (368) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_73\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (601) (481) )
                    ( PORT I2 (705) (515) )
                    ( PORT I3 (758) (587) )
                    ( PORT I4 (601) (481) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_73\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (583) (444) )
                    ( PORT I2 (705) (515) )
                    ( PORT I3 (758) (587) )
                    ( PORT I4 (583) (444) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_77\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_77\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_77\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (718) (557) )
                    ( PORT I3 (303) (227) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_77\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (572) (447) )
                    ( PORT I2 (773) (607) )
                    ( PORT I3 (436) (315) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_77\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (879) (666) )
                    ( PORT I3 (436) (315) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_77\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (609) (491) )
                    ( PORT I2 (882) (695) )
                    ( PORT I3 (436) (315) )
                    ( PORT I4 (578) (439) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_81\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (749) (581) )
                    ( PORT I3 (450) (348) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_81\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (582) (440) )
                    ( PORT I2 (752) (584) )
                    ( PORT I3 (799) (598) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_81\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (883) (672) )
                    ( PORT I3 (799) (598) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_81\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (598) (479) )
                    ( PORT I2 (883) (672) )
                    ( PORT I3 (666) (510) )
                    ( PORT I4 (598) (479) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_85\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (1046) (840) )
                    ( PORT I2 (427) (306) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (126) (139) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (309) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (423) (306) )
                    ( PORT I3 (698) (543) )
                    ( PORT I4 (424) (292) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (217) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (427) (309) )
                    ( PORT I3 (701) (546) )
                    ( PORT I4 (298) (218) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_93\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (829) (623) )
                    ( PORT I1 (423) (305) )
                    ( PORT I2 (425) (310) )
                    ( PORT I3 (585) (426) )
                    ( PORT I4 (869) (659) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_93\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (600) (486) )
                    ( PORT I3 (698) (535) )
                    ( PORT I4 (595) (477) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (810) (710) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (576) (439) )
                    ( PORT I1 (427) (311) )
                    ( PORT I4 (502) (398) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (590) (444) )
                    ( PORT I2 (426) (308) )
                    ( PORT I3 (538) (416) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (478) )
                    ( PORT I1 (671) (504) )
                    ( PORT I4 (581) (421) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (533) (449) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_89\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (1173) (961) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1195) (956) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_89\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1173) (962) )
                    ( PORT I1 (1052) (885) )
                    ( PORT I4 (1227) (1025) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1670) (1499) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (477) (331) )
                    ( PORT I1 (602) (455) )
                    ( PORT I2 (780) (598) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (636) (479) )
                    ( PORT I1 (602) (455) )
                    ( PORT I4 (668) (488) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_93\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (543) (417) )
                    ( PORT I2 (470) (378) )
                    ( PORT I4 (481) (334) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (165) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (719) (566) )
                    ( PORT I4 (482) (352) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_261\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (457) (372) )
                    ( PORT I1 (433) (302) )
                    ( PORT I2 (733) (567) )
                    ( PORT I3 (590) (433) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_261\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (601) (494) )
                    ( PORT I1 (601) (443) )
                    ( PORT I2 (728) (547) )
                    ( PORT I3 (433) (301) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_261\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (811) (693) )
                    ( PORT I2 (752) (612) )
                    ( PORT I3 (737) (549) )
                    ( PORT I4 (456) (340) )
                    ( PORT ID (424) (290) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_261\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (978) (850) )
                    ( PORT I2 (456) (350) )
                    ( PORT I3 (602) (481) )
                    ( PORT I4 (456) (340) )
                    ( PORT ID (424) (290) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_297\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (420) )
                    ( PORT I1 (1246) (1094) )
                    ( PORT I2 (602) (460) )
                    ( PORT I3 (647) (513) )
                    ( PORT I4 (620) (487) )
                    ( PORT ID (569) (410) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_297\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (420) )
                    ( PORT I1 (1377) (1182) )
                    ( PORT I2 (728) (573) )
                    ( PORT I3 (575) (448) )
                    ( PORT I4 (624) (491) )
                    ( PORT ID (569) (410) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_297\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (420) )
                    ( PORT I1 (1192) (1075) )
                    ( PORT I2 (576) (449) )
                    ( PORT I3 (587) (435) )
                    ( PORT I4 (755) (579) )
                    ( PORT ID (569) (410) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_297\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (420) )
                    ( PORT I1 (1211) (1064) )
                    ( PORT I2 (596) (496) )
                    ( PORT I3 (575) (448) )
                    ( PORT I4 (755) (579) )
                    ( PORT ID (569) (410) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_73\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (312) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_73\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (757) (567) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (588) (457) )
                    ( PORT I4 (820) (639) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_73\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (613) (506) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (588) (457) )
                    ( PORT I3 (432) (339) )
                    ( PORT I4 (733) (589) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_73\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (626) (479) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (588) (457) )
                    ( PORT I4 (864) (677) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_73\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (636) (495) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (455) (369) )
                    ( PORT I4 (864) (677) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1384) (1283) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_77\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_77\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_77\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (606) (448) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (469) (366) )
                    ( PORT I4 (841) (665) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_77\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (606) (448) )
                    ( PORT I2 (437) (344) )
                    ( PORT I3 (469) (366) )
                    ( PORT I4 (747) (597) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_77\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (475) (360) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (588) (457) )
                    ( PORT I4 (878) (685) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_77\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (606) (448) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (588) (457) )
                    ( PORT I4 (878) (685) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (29) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_81\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (443) )
                    ( PORT I2 (260) (164) )
                    ( PORT I3 (605) (442) )
                    ( PORT I4 (680) (522) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (117) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_81\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (443) )
                    ( PORT I2 (444) (350) )
                    ( PORT I3 (605) (442) )
                    ( PORT I4 (569) (448) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_81\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (443) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (605) (442) )
                    ( PORT I4 (838) (647) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_81\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (443) )
                    ( PORT I2 (436) (341) )
                    ( PORT I3 (605) (442) )
                    ( PORT I4 (864) (672) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_85\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_85\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (430) )
                    ( PORT I2 (265) (165) )
                    ( PORT I3 (469) (372) )
                    ( PORT I4 (812) (616) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_85\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (444) (309) )
                    ( PORT I2 (449) (354) )
                    ( PORT I3 (602) (460) )
                    ( PORT I4 (812) (616) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_85\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (313) (221) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (602) (460) )
                    ( PORT I4 (812) (616) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                    ( IOPATH I3 COUT (265) (217) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_85\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (430) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (602) (460) )
                    ( PORT I4 (812) (616) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_225\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (639) (540) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_225\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (516) (446) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_225\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (370) (321) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_225\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (510) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_225\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (578) (433) )
                    ( PORT I2 (599) (476) )
                    ( PORT I4 (725) (545) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_225\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (454) (342) )
                    ( PORT I1 (582) (446) )
                    ( PORT I4 (586) (453) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_225\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (453) )
                    ( PORT I1 (442) (346) )
                    ( PORT I2 (585) (430) )
                    ( PORT I3 (583) (437) )
                    ( PORT I4 (420) (306) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_225\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (579) (420) )
                    ( PORT I2 (450) (348) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_237\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (310) )
                    ( PORT I1 (578) (453) )
                    ( PORT I2 (591) (452) )
                    ( PORT I3 (583) (428) )
                    ( PORT I4 (735) (551) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_237\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_237\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (425) (310) )
                    ( PORT I3 (583) (428) )
                    ( PORT I4 (596) (457) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_237\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (443) )
                    ( PORT I1 (448) (352) )
                    ( PORT I2 (425) (310) )
                    ( PORT I3 (583) (428) )
                    ( PORT I4 (578) (453) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_257\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (643) (544) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_257\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_257\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_257\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_257\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (728) (588) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_257\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (785) (672) )
                    ( PORT I4 (636) (535) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_257\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (925) (731) )
                    ( PORT I1 (617) (516) )
                    ( PORT I2 (747) (595) )
                    ( PORT I3 (763) (603) )
                    ( PORT I4 (769) (623) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_257\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (925) (731) )
                    ( PORT I1 (621) (520) )
                    ( PORT I2 (907) (725) )
                    ( PORT I3 (738) (571) )
                    ( PORT I4 (913) (723) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_261\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_261\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_261\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_261\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (300) )
                    ( PORT I1 (431) (297) )
                    ( PORT I2 (436) (321) )
                    ( PORT I3 (448) (350) )
                    ( PORT I4 (287) (208) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (302) (217) )
                    ( PORT I2 (299) (220) )
                    ( PORT I3 (596) (488) )
                    ( PORT I4 (436) (321) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (300) )
                    ( PORT I1 (420) (303) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (581) (438) )
                    ( PORT I4 (291) (222) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (300) )
                    ( PORT I1 (420) (303) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (581) (438) )
                    ( PORT I4 (424) (310) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_273\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_273\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_273\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_273\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_273\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1814) (1609) )
                    ( PORT I4 (2798) (2680) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_273\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1811) (1606) )
                    ( PORT I4 (2847) (2679) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_273\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1814) (1609) )
                    ( PORT I4 (3412) (3053) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_273\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1814) (1609) )
                    ( PORT I4 (2990) (2874) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_273\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3117) (2888) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_273\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_281\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1814) )
                    ( PORT D (492) (407) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_281\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1814) )
                    ( PORT D (359) (313) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_281\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1814) )
                    ( PORT D (500) (428) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_281\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1814) )
                    ( PORT D (489) (431) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_281\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (301) )
                    ( PORT I1 (434) (305) )
                    ( PORT I2 (449) (345) )
                    ( PORT I3 (440) (361) )
                    ( PORT I4 (573) (432) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_281\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (305) )
                    ( PORT I1 (583) (443) )
                    ( PORT I4 (445) (343) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_281\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (303) )
                    ( PORT I1 (446) (353) )
                    ( PORT I4 (573) (449) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_281\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (304) )
                    ( PORT I2 (449) (345) )
                    ( PORT I4 (425) (310) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_289\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_289\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_289\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_289\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_289\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (720) (550) )
                    ( PORT I3 (729) (566) )
                    ( PORT I4 (430) (301) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_289\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (289) (219) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (720) (550) )
                    ( PORT I3 (596) (478) )
                    ( PORT I4 (430) (301) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_289\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (419) (303) )
                    ( PORT I2 (299) (220) )
                    ( PORT I3 (593) (471) )
                    ( PORT I4 (430) (301) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_289\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (593) (471) )
                    ( PORT I3 (729) (566) )
                    ( PORT I4 (430) (301) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (421) )
                    ( PORT I1 (1210) (1039) )
                    ( PORT I2 (438) (307) )
                    ( PORT I3 (602) (511) )
                    ( PORT I4 (421) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1210) (1039) )
                    ( PORT I1 (756) (578) )
                    ( PORT I2 (444) (348) )
                    ( PORT I3 (568) (410) )
                    ( PORT I4 (421) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1048) (924) )
                    ( PORT I1 (577) (436) )
                    ( PORT I2 (624) (501) )
                    ( PORT I3 (568) (410) )
                    ( PORT I4 (421) (303) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1053) (929) )
                    ( PORT I1 (603) (494) )
                    ( PORT I2 (442) (361) )
                    ( PORT I3 (438) (307) )
                    ( PORT I4 (421) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_301\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (449) )
                    ( PORT I1 (420) (290) )
                    ( PORT I4 (679) (523) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (70) (74) )
                    ( IOPATH I0 COUT (179) (181) )
                    ( IOPATH I1 COUT (237) (239) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_301\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (587) (449) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (418) (305) )
                    ( PORT I3 (418) (305) )
                    ( PORT I4 (682) (542) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                    ( IOPATH I3 COUT (363) (361) )
                    ( IOPATH I2 COUT (368) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_301\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (287) (213) )
                    ( PORT I4 (287) (213) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                    ( IOPATH I2 COUT (316) (280) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_301\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (303) )
                    ( PORT I2 (287) (213) )
                    ( PORT I4 (287) (213) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_305\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (424) (295) )
                    ( PORT I4 (292) (218) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (606) (448) )
                    ( PORT I1 (292) (209) )
                    ( PORT I4 (1247) (1061) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (500) (445) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_85\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (999) (920) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_85\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (565) (427) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (261) (-207) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (315) )
                    ( PORT I1 (269) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_85\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (269) (164) )
                    ( PORT I3 (436) (315) )
                    ( PORT I4 (428) (295) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1180) (1089) )
                    ( IOPATH I Z (28) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (656) (559) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_89\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (739) (572) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (574) (434) )
                    ( PORT I4 (947) (812) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (861) (753) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I2 (1502) (1225) )
                    ( PORT I4 (1565) (1341) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (1507) (1230) )
                    ( PORT I3 (1432) (1253) )
                    ( PORT I4 (597) (475) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1612) (1397) )
                    ( PORT I2 (1091) (939) )
                    ( PORT I4 (576) (422) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1725) (1472) )
                    ( PORT I3 (1350) (1105) )
                    ( PORT I4 (590) (468) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_105\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1124) (1002) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_125\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (292) )
                    ( PORT I1 (291) (213) )
                    ( PORT I4 (605) (468) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_125\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (295) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (426) (295) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_125\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (295) )
                    ( PORT I1 (426) (311) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (926) (926) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_133\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_133\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (924) (924) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (240) (-191) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_133\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (921) (921) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_133\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (298) )
                    ( PORT I1 (586) (466) )
                    ( PORT I2 (582) (439) )
                    ( PORT I4 (793) (641) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_133\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (428) (298) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (424) (307) )
                    ( PORT I3 (435) (339) )
                    ( PORT I4 (854) (670) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_133\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (454) (352) )
                    ( PORT I2 (585) (466) )
                    ( PORT I3 (424) (307) )
                    ( PORT I4 (806) (644) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                    ( IOPATH CIN S (135) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_133\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (454) (352) )
                    ( PORT I2 (441) (344) )
                    ( PORT I3 (424) (307) )
                    ( PORT I4 (823) (660) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_133\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1208) (1100) )
                    ( IOPATH I Z (16) (36) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (37) )
                ( SETUPHOLD (negedge D) (posedge CK) (21) (37) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_137\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (29) (29) )
                ( SETUPHOLD (negedge D) (posedge CK) (29) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_137\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (304) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (664) (524) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (121) (126) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_137\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (304) )
                    ( PORT I2 (568) (427) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (776) (627) )
                    ( IOPATH I1 S (215) (204) )
                    ( IOPATH I2 S (321) (293) )
                    ( IOPATH I3 S (316) (272) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_137\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (305) (227) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (776) (627) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (110) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_137\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (304) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (444) (362) )
                    ( PORT I4 (776) (627) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_141\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_141\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_141\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_141\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_141\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (647) (534) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (139) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (100) (92) )
                    ( IOPATH I2 COUT (226) (212) )
                    ( IOPATH I3 COUT (232) (207) )
                    ( IOPATH CIN COUT (244) (229) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_141\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (445) (351) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (693) (532) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (0) (0) )
                    ( IOPATH I2 COUT (79) (54) )
                    ( IOPATH I3 COUT (105) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_141\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (570) (427) )
                    ( PORT I4 (791) (609) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (16) (42) )
                    ( IOPATH I1 COUT (165) (152) )
                    ( IOPATH I2 COUT (269) (238) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_141\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (427) (310) )
                    ( PORT I4 (659) (532) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_141\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_233\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (437) )
                    ( PORT I1 (583) (437) )
                    ( PORT I2 (422) (305) )
                    ( PORT I3 (425) (309) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_233\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (421) (306) )
                    ( PORT I2 (591) (442) )
                    ( PORT I3 (424) (290) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_237\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (318) )
                    ( PORT I1 (433) (318) )
                    ( PORT I2 (428) (312) )
                    ( PORT I3 (609) (478) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_237\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (439) (307) )
                    ( PORT I1 (432) (300) )
                    ( PORT I2 (430) (313) )
                    ( PORT I3 (751) (630) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_237\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (307) )
                    ( PORT I1 (607) (503) )
                    ( PORT I2 (432) (300) )
                    ( PORT I3 (593) (451) )
                    ( PORT I4 (425) (307) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_237\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (312) )
                    ( PORT I1 (425) (307) )
                    ( PORT I2 (431) (297) )
                    ( PORT I3 (593) (451) )
                    ( PORT I4 (612) (481) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_245\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (689) (542) )
                    ( PORT I2 (599) (490) )
                    ( PORT I4 (434) (304) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_249\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1881) (1848) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_249\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1881) (1848) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (881) (881) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_249\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (793) (617) )
                    ( PORT I1 (635) (474) )
                    ( PORT I2 (480) (400) )
                    ( PORT I3 (841) (684) )
                    ( PORT I4 (627) (466) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_249\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (590) (446) )
                    ( PORT I1 (419) (290) )
                    ( PORT I2 (592) (487) )
                    ( PORT I3 (792) (627) )
                    ( PORT I4 (640) (534) )
                    ( PORT ID (449) (335) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_249\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (613) (488) )
                    ( PORT I1 (801) (664) )
                    ( PORT I2 (425) (295) )
                    ( PORT I3 (1825) (1655) )
                    ( PORT I4 (590) (427) )
                    ( PORT ID (592) (433) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_249\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (613) (488) )
                    ( PORT I2 (425) (295) )
                    ( PORT I4 (792) (627) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_249\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2630) (2457) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_249\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_253\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_253\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_253\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_253\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1876) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_253\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (523) )
                    ( PORT I1 (971) (793) )
                    ( PORT I2 (584) (430) )
                    ( PORT I3 (567) (429) )
                    ( PORT I4 (457) (363) )
                    ( PORT ID (305) (220) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_253\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (600) )
                    ( PORT I1 (971) (793) )
                    ( PORT I2 (445) (351) )
                    ( PORT I3 (733) (577) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_253\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (600) )
                    ( PORT I1 (794) (680) )
                    ( PORT I2 (584) (430) )
                    ( PORT I3 (441) (352) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_253\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (771) (600) )
                    ( PORT I1 (971) (793) )
                    ( PORT I2 (584) (430) )
                    ( PORT I3 (439) (351) )
                    ( PORT I4 (590) (451) )
                    ( PORT ID (436) (308) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_253\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_269\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_269\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_269\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (36) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_269\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_269\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (414) (285) )
                    ( PORT I4 (1140) (922) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (102) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_269\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (1098) (928) )
                    ( PORT I4 (1061) (886) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_269\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (467) )
                    ( PORT I4 (1055) (872) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (103) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_269\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (980) (753) )
                    ( PORT I1 (431) (333) )
                    ( PORT I4 (1008) (845) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_277\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_277\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_277\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_277\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_277\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (429) )
                    ( PORT I1 (746) (577) )
                    ( PORT I4 (1044) (855) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_277\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (899) (707) )
                    ( PORT I4 (979) (827) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_277\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (300) )
                    ( PORT I1 (567) (429) )
                    ( PORT I4 (1049) (850) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_277\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (567) (429) )
                    ( PORT I4 (982) (830) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_281\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_281\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_281\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_281\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (754) (641) )
                    ( PORT I2 (289) (222) )
                    ( PORT I4 (974) (781) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_281\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (625) (503) )
                    ( PORT I1 (417) (305) )
                    ( PORT I4 (974) (781) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_281\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (614) (493) )
                    ( PORT I1 (574) (421) )
                    ( PORT I4 (881) (716) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (99) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_285\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_285\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (375) (324) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_285\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_285\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (498) (423) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_285\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (428) )
                    ( PORT I1 (441) (360) )
                    ( PORT I2 (460) (345) )
                    ( PORT I3 (422) (306) )
                    ( PORT I4 (424) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_285\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (426) )
                    ( PORT I1 (421) (306) )
                    ( PORT I2 (288) (218) )
                    ( PORT I3 (420) (305) )
                    ( PORT I4 (419) (305) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_289\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_289\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_289\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_289\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_289\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (464) (385) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (470) (359) )
                    ( PORT I3 (586) (425) )
                    ( PORT I4 (593) (440) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_289\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (462) (352) )
                    ( PORT I1 (612) (488) )
                    ( PORT I4 (615) (484) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_289\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (601) (447) )
                    ( PORT I2 (265) (164) )
                    ( PORT I4 (593) (440) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_289\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (596) (449) )
                    ( PORT I3 (597) (473) )
                    ( PORT I4 (434) (320) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_293\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (607) (490) )
                    ( PORT I1 (431) (306) )
                    ( PORT I2 (453) (342) )
                    ( PORT I3 (462) (348) )
                    ( PORT I4 (421) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_301\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (294) (213) )
                    ( PORT I1 (289) (222) )
                    ( PORT I3 (591) (443) )
                    ( PORT I4 (287) (213) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_301\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (314) )
                    ( PORT I1 (739) (559) )
                    ( PORT I2 (287) (213) )
                    ( PORT I3 (426) (290) )
                    ( PORT I4 (422) (310) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_301\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (286) (219) )
                    ( PORT I1 (426) (307) )
                    ( PORT I2 (432) (314) )
                    ( PORT I3 (591) (443) )
                    ( PORT I4 (422) (310) )
                    ( PORT ID (420) (285) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_301\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (731) (579) )
                    ( PORT I1 (419) (290) )
                    ( PORT I2 (572) (434) )
                    ( PORT I3 (1497) (1288) )
                    ( PORT I4 (433) (300) )
                    ( PORT ID (756) (619) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_241\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (614) )
                    ( PORT I1 (586) (466) )
                    ( PORT I4 (433) (300) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (70) (74) )
                    ( IOPATH I0 COUT (179) (181) )
                    ( IOPATH I1 COUT (237) (239) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_241\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (797) (614) )
                    ( PORT I1 (761) (610) )
                    ( PORT I2 (1119) (885) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (458) (351) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (78) (74) )
                    ( IOPATH I4 COUT (144) (142) )
                    ( IOPATH I0 COUT (219) (217) )
                    ( IOPATH I1 COUT (262) (260) )
                    ( IOPATH I3 COUT (363) (361) )
                    ( IOPATH I2 COUT (368) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_241\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (427) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (587) (467) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (70) (70) )
                    ( IOPATH I4 COUT (39) (36) )
                    ( IOPATH CIN S (219) (237) )
                    ( IOPATH I1 COUT (208) (192) )
                    ( IOPATH I2 COUT (316) (280) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_241\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (307) (323) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_245\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_134_321\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (1302) (1112) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_297\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (331) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_297\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_297\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_297\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (365) (351) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge SR) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge SR) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_297\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (565) (427) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_297\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (262) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_142_297\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (799) (680) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_301\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (332) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge SR) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge SR) (posedge CK) (279) (-230) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_301\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (202) (183) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_142_301\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (799) (666) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_DLL" )
        ( INSTANCE DLL_7_59\/V_DLL )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (121) (107) )
                    ( PORT PWD (133) (136) )
                    ( PORT RST (133) (136) )
                    ( PORT UPDATE_N (133) (136) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_DLL" )
        ( INSTANCE DLL_7_183\/V_DLL )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (121) (107) )
                    ( PORT PWD (807) (702) )
                    ( PORT RST (1389) (1288) )
                    ( PORT UPDATE_N (940) (790) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_24\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (383) (327) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (387) (330) )
                    ( PORT DELAY_STEP1[4] (521) (447) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (389) (332) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQSI (0) (0) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT GATE_IN (0) (0) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                    ( IOPATH CLKA IFIFO_RADDR (476) (464) )
                    ( IOPATH CLKB READ_VALID (213) (241) )
                    ( IOPATH R_LOAD_N RDELAY_OB (716) (716) )
                    ( IOPATH R_MOVE RDELAY_OB (510) (510) )
                    ( IOPATH R_DIRECTION RDELAY_OB (196) (240) )
                    ( IOPATH W_LOAD_N WDELAY_OB (673) (673) )
                    ( IOPATH W_MOVE WDELAY_OB (527) (527) )
                    ( IOPATH W_DIRECTION WDELAY_OB (215) (301) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_52\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (383) (327) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (387) (330) )
                    ( PORT DELAY_STEP1[4] (521) (447) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (389) (332) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_96\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (383) (327) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (387) (330) )
                    ( PORT DELAY_STEP1[4] (521) (447) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (389) (332) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQSI (0) (0) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT GATE_IN (0) (0) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                    ( IOPATH CLKA IFIFO_RADDR (476) (464) )
                    ( IOPATH CLKB READ_VALID (213) (241) )
                    ( IOPATH R_LOAD_N RDELAY_OB (716) (716) )
                    ( IOPATH R_MOVE RDELAY_OB (510) (510) )
                    ( IOPATH R_DIRECTION RDELAY_OB (196) (240) )
                    ( IOPATH W_LOAD_N WDELAY_OB (673) (673) )
                    ( IOPATH W_MOVE WDELAY_OB (527) (527) )
                    ( IOPATH W_DIRECTION WDELAY_OB (215) (301) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_148\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (383) (327) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (387) (330) )
                    ( PORT DELAY_STEP1[4] (521) (447) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (389) (332) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_176\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (383) (327) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (387) (330) )
                    ( PORT DELAY_STEP1[4] (521) (447) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (389) (332) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_34_84\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (844) (692) )
                    ( PORT ADDRA[1] (899) (729) )
                    ( PORT ADDRA[2] (1132) (872) )
                    ( PORT ADDRA[3] (1132) (872) )
                    ( PORT ADDRA[4] (844) (692) )
                    ( PORT ADDRA[5] (1132) (872) )
                    ( PORT ADDRA[6] (1036) (810) )
                    ( PORT ADDRA[7] (1036) (810) )
                    ( PORT ADDRA[8] (844) (692) )
                    ( PORT ADDRA[9] (902) (746) )
                    ( PORT ADDRA[10] (844) (692) )
                    ( PORT ADDRA[11] (899) (729) )
                    ( PORT ADDRA[12] (1036) (810) )
                    ( PORT ADDRA[13] (859) (704) )
                    ( PORT ADDRA_HOLD (830) (655) )
                    ( PORT ADDRB[0] (828) (677) )
                    ( PORT ADDRB[1] (828) (677) )
                    ( PORT ADDRB[2] (828) (677) )
                    ( PORT ADDRB[3] (873) (713) )
                    ( PORT ADDRB[4] (844) (692) )
                    ( PORT ADDRB[5] (629) (452) )
                    ( PORT ADDRB[6] (839) (636) )
                    ( PORT ADDRB[7] (622) (447) )
                    ( PORT ADDRB[8] (620) (444) )
                    ( PORT ADDRB[9] (708) (560) )
                    ( PORT ADDRB[10] (653) (528) )
                    ( PORT ADDRB[11] (767) (562) )
                    ( PORT ADDRB[12] (1036) (810) )
                    ( PORT ADDRB[13] (830) (655) )
                    ( PORT ADDRB_HOLD (830) (655) )
                    ( PORT CEA (928) (787) )
                    ( PORT CEB (523) (436) )
                    ( PORT CLKA (943) (791) )
                    ( PORT CLKB (1821) (1797) )
                    ( PORT CSA[0] (762) (676) )
                    ( PORT CSA[1] (947) (793) )
                    ( PORT CSA[2] (652) (513) )
                    ( PORT CSB[0] (947) (793) )
                    ( PORT CSB[1] (762) (676) )
                    ( PORT CSB[2] (947) (793) )
                    ( PORT DIA[0] (954) (789) )
                    ( PORT DIA[1] (969) (780) )
                    ( PORT DIA[2] (960) (822) )
                    ( PORT DIA[3] (419) (306) )
                    ( PORT DIA[4] (420) (307) )
                    ( PORT DIA[5] (287) (213) )
                    ( PORT DIA[6] (420) (290) )
                    ( PORT DIA[7] (424) (295) )
                    ( PORT DIA[8] (871) (669) )
                    ( PORT DIA[9] (418) (306) )
                    ( PORT DIA[10] (566) (425) )
                    ( PORT DIA[11] (591) (480) )
                    ( PORT DIA[12] (418) (305) )
                    ( PORT DIA[13] (419) (307) )
                    ( PORT DIA[14] (420) (307) )
                    ( PORT DIA[15] (572) (431) )
                    ( PORT DIA[16] (419) (306) )
                    ( PORT DIA[17] (974) (756) )
                    ( PORT ORCEA (931) (765) )
                    ( PORT ORCEB (826) (681) )
                    ( PORT RSTA (594) (479) )
                    ( PORT RSTB (642) (537) )
                    ( PORT WEA (780) (668) )
                    ( PORT WEB (642) (566) )
                    ( IOPATH CLKB DOA (2045) (2063) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                    ( IOPATH RSTB DOA (878) (878) )
                    ( IOPATH RSTB DOB (797) (797) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-71) (125) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (-28) (126) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (-14) (62) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (86) (6) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( RECREM (posedge RSTA) (posedge CLKA) (118) (-84) )
                ( RECREM (negedge RSTA) (posedge CLKA) (101) (-53) )
                ( RECREM (posedge RSTB) (posedge CLKB) (122) (-88) )
                ( RECREM (negedge RSTB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_34_104\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (824) (615) )
                    ( PORT ADDRA[1] (595) (473) )
                    ( PORT ADDRA[2] (727) (550) )
                    ( PORT ADDRA[3] (727) (550) )
                    ( PORT ADDRA[4] (824) (615) )
                    ( PORT ADDRA[5] (727) (550) )
                    ( PORT ADDRA[6] (727) (550) )
                    ( PORT ADDRA[7] (727) (550) )
                    ( PORT ADDRA[8] (690) (542) )
                    ( PORT ADDRA[9] (557) (454) )
                    ( PORT ADDRA[10] (690) (542) )
                    ( PORT ADDRA[11] (595) (473) )
                    ( PORT ADDRA[12] (727) (550) )
                    ( PORT ADDRA[13] (734) (601) )
                    ( PORT ADDRA_HOLD (690) (542) )
                    ( PORT ADDRB[0] (699) (527) )
                    ( PORT ADDRB[1] (699) (527) )
                    ( PORT ADDRB[2] (699) (527) )
                    ( PORT ADDRB[3] (832) (617) )
                    ( PORT ADDRB[4] (824) (615) )
                    ( PORT ADDRB[5] (798) (594) )
                    ( PORT ADDRB[6] (779) (593) )
                    ( PORT ADDRB[7] (663) (504) )
                    ( PORT ADDRB[8] (788) (586) )
                    ( PORT ADDRB[9] (789) (606) )
                    ( PORT ADDRB[10] (639) (469) )
                    ( PORT ADDRB[11] (626) (450) )
                    ( PORT ADDRB[12] (727) (550) )
                    ( PORT ADDRB[13] (690) (542) )
                    ( PORT ADDRB_HOLD (690) (542) )
                    ( PORT CEA (654) (539) )
                    ( PORT CEB (708) (609) )
                    ( PORT CLKA (834) (675) )
                    ( PORT CLKB (1846) (1822) )
                    ( PORT CSA[0] (643) (537) )
                    ( PORT CSA[1] (643) (537) )
                    ( PORT CSA[2] (612) (519) )
                    ( PORT CSB[0] (643) (537) )
                    ( PORT CSB[1] (741) (602) )
                    ( PORT CSB[2] (643) (537) )
                    ( PORT DIA[0] (418) (305) )
                    ( PORT DIA[1] (590) (445) )
                    ( PORT DIA[2] (415) (285) )
                    ( PORT DIA[3] (418) (305) )
                    ( PORT DIA[4] (423) (293) )
                    ( PORT DIA[5] (419) (290) )
                    ( PORT DIA[6] (418) (305) )
                    ( PORT DIA[7] (417) (305) )
                    ( PORT DIA[8] (919) (744) )
                    ( PORT DIA[9] (420) (290) )
                    ( PORT DIA[10] (580) (441) )
                    ( PORT DIA[11] (605) (482) )
                    ( PORT DIA[12] (567) (425) )
                    ( PORT DIA[13] (577) (436) )
                    ( PORT DIA[14] (419) (290) )
                    ( PORT DIA[15] (283) (208) )
                    ( PORT DIA[16] (425) (295) )
                    ( PORT DIA[17] (690) (542) )
                    ( PORT ORCEA (647) (551) )
                    ( PORT ORCEB (876) (753) )
                    ( PORT RSTA (822) (709) )
                    ( PORT RSTB (1049) (851) )
                    ( PORT WEA (595) (476) )
                    ( PORT WEB (879) (741) )
                    ( IOPATH CLKB DOA (2045) (2063) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                    ( IOPATH RSTB DOA (878) (878) )
                    ( IOPATH RSTB DOB (797) (797) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-71) (125) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (-28) (126) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (-14) (62) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (86) (6) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( RECREM (posedge RSTA) (posedge CLKA) (118) (-84) )
                ( RECREM (negedge RSTA) (posedge CLKA) (101) (-53) )
                ( RECREM (posedge RSTB) (posedge CLKB) (122) (-88) )
                ( RECREM (negedge RSTB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_84\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (904) (691) )
                    ( PORT ADDRA[1] (482) (381) )
                    ( PORT ADDRA[2] (613) (469) )
                    ( PORT ADDRA[3] (613) (469) )
                    ( PORT ADDRA[4] (626) (481) )
                    ( PORT ADDRA[5] (863) (706) )
                    ( PORT ADDRA[6] (840) (630) )
                    ( PORT ADDRA[7] (672) (566) )
                    ( PORT ADDRA[8] (723) (518) )
                    ( PORT ADDRA[9] (708) (548) )
                    ( PORT ADDRA[10] (677) (507) )
                    ( PORT ADDRA[11] (828) (628) )
                    ( PORT ADDRA[12] (968) (795) )
                    ( PORT ADDRA[13] (782) (606) )
                    ( PORT ADDRA_HOLD (790) (600) )
                    ( PORT ADDRB[0] (904) (691) )
                    ( PORT ADDRB[1] (904) (691) )
                    ( PORT ADDRB[2] (775) (593) )
                    ( PORT ADDRB[3] (495) (393) )
                    ( PORT ADDRB[4] (690) (503) )
                    ( PORT ADDRB[5] (693) (505) )
                    ( PORT ADDRB[6] (706) (547) )
                    ( PORT ADDRB[7] (695) (508) )
                    ( PORT ADDRB[8] (814) (643) )
                    ( PORT ADDRB[9] (702) (532) )
                    ( PORT ADDRB[10] (844) (641) )
                    ( PORT ADDRB[11] (871) (661) )
                    ( PORT ADDRB[12] (746) (594) )
                    ( PORT ADDRB[13] (817) (658) )
                    ( PORT ADDRB_HOLD (790) (600) )
                    ( PORT CEA (569) (481) )
                    ( PORT CEB (1378) (1259) )
                    ( PORT CLKA (1835) (1811) )
                    ( PORT CLKB (1830) (1806) )
                    ( PORT CSA[0] (664) (578) )
                    ( PORT CSA[1] (692) (580) )
                    ( PORT CSA[2] (664) (578) )
                    ( PORT CSB[0] (664) (578) )
                    ( PORT CSB[1] (664) (578) )
                    ( PORT CSB[2] (692) (580) )
                    ( PORT DIA[0] (1612) (1409) )
                    ( PORT DIA[1] (1459) (1299) )
                    ( PORT DIA[2] (1478) (1291) )
                    ( PORT DIA[3] (1492) (1317) )
                    ( PORT DIA[4] (1498) (1334) )
                    ( PORT DIA[5] (1617) (1435) )
                    ( PORT DIA[6] (1615) (1424) )
                    ( PORT DIA[7] (1471) (1283) )
                    ( PORT DIA[8] (614) (455) )
                    ( PORT DIA[9] (1525) (1332) )
                    ( PORT DIA[10] (1639) (1450) )
                    ( PORT DIA[11] (1366) (1188) )
                    ( PORT DIA[12] (1510) (1255) )
                    ( PORT DIA[13] (1349) (1155) )
                    ( PORT DIA[14] (1281) (1125) )
                    ( PORT DIA[15] (1218) (1080) )
                    ( PORT DIA[16] (1355) (1138) )
                    ( PORT DIA[17] (790) (600) )
                    ( PORT DIB[0] (1394) (1218) )
                    ( PORT DIB[1] (1235) (1071) )
                    ( PORT DIB[2] (1268) (1113) )
                    ( PORT DIB[3] (1209) (1080) )
                    ( PORT DIB[4] (1208) (1079) )
                    ( PORT DIB[5] (1232) (1083) )
                    ( PORT DIB[6] (1067) (932) )
                    ( PORT DIB[7] (1082) (945) )
                    ( PORT DIB[8] (614) (455) )
                    ( PORT DIB[9] (1222) (1072) )
                    ( PORT DIB[10] (1205) (1027) )
                    ( PORT DIB[11] (1208) (1061) )
                    ( PORT DIB[12] (1354) (1183) )
                    ( PORT DIB[13] (1208) (1055) )
                    ( PORT DIB[14] (1210) (1030) )
                    ( PORT DIB[15] (1209) (1028) )
                    ( PORT DIB[16] (1218) (1071) )
                    ( PORT DIB[17] (790) (600) )
                    ( PORT ORCEA (745) (612) )
                    ( PORT ORCEB (570) (467) )
                    ( PORT RSTA (1195) (1052) )
                    ( PORT RSTB (1048) (937) )
                    ( PORT WEA (1330) (1196) )
                    ( PORT WEB (573) (455) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                    ( IOPATH RSTB DOB (797) (797) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-71) (125) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (-28) (126) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (-14) (62) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (86) (6) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge DIB) (posedge CLKA) (-35) (89) )
                ( SETUPHOLD (negedge DIB) (posedge CLKA) (40) (109) )
                ( SETUPHOLD (posedge DIB) (posedge CLKB) (-35) (89) )
                ( SETUPHOLD (negedge DIB) (posedge CLKB) (40) (109) )
                ( RECREM (posedge RSTA) (posedge CLKA) (118) (-84) )
                ( RECREM (negedge RSTA) (posedge CLKA) (101) (-53) )
                ( RECREM (posedge RSTB) (posedge CLKB) (122) (-88) )
                ( RECREM (negedge RSTB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_104\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (462) (355) )
                    ( PORT ADDRA[1] (594) (432) )
                    ( PORT ADDRA[2] (594) (432) )
                    ( PORT ADDRA[3] (315) (223) )
                    ( PORT ADDRA[4] (448) (309) )
                    ( PORT ADDRA[5] (1041) (852) )
                    ( PORT ADDRA[6] (1004) (781) )
                    ( PORT ADDRA[7] (719) (576) )
                    ( PORT ADDRA[8] (878) (698) )
                    ( PORT ADDRA[9] (856) (676) )
                    ( PORT ADDRA[10] (1037) (791) )
                    ( PORT ADDRA[11] (864) (708) )
                    ( PORT ADDRA[12] (631) (513) )
                    ( PORT ADDRA[13] (457) (358) )
                    ( PORT ADDRA_HOLD (742) (586) )
                    ( PORT ADDRB[0] (315) (223) )
                    ( PORT ADDRB[1] (446) (311) )
                    ( PORT ADDRB[2] (448) (309) )
                    ( PORT ADDRB[3] (757) (594) )
                    ( PORT ADDRB[4] (1261) (1035) )
                    ( PORT ADDRB[5] (1038) (813) )
                    ( PORT ADDRB[6] (977) (808) )
                    ( PORT ADDRB[7] (870) (727) )
                    ( PORT ADDRB[8] (733) (579) )
                    ( PORT ADDRB[9] (882) (691) )
                    ( PORT ADDRB[10] (861) (665) )
                    ( PORT ADDRB[11] (1041) (810) )
                    ( PORT ADDRB[12] (631) (513) )
                    ( PORT ADDRB[13] (599) (445) )
                    ( PORT ADDRB_HOLD (742) (586) )
                    ( PORT CEA (275) (240) )
                    ( PORT CEB (1146) (1019) )
                    ( PORT CLKA (1860) (1836) )
                    ( PORT CLKB (1855) (1831) )
                    ( PORT CSA[0] (365) (296) )
                    ( PORT CSA[1] (365) (296) )
                    ( PORT CSA[2] (365) (296) )
                    ( PORT CSB[0] (365) (296) )
                    ( PORT CSB[1] (551) (496) )
                    ( PORT CSB[2] (365) (296) )
                    ( PORT DIA[0] (1299) (1119) )
                    ( PORT DIA[1] (1322) (1153) )
                    ( PORT DIA[2] (1321) (1181) )
                    ( PORT DIA[3] (1331) (1164) )
                    ( PORT DIA[4] (1302) (1175) )
                    ( PORT DIA[5] (1149) (1041) )
                    ( PORT DIA[6] (1451) (1232) )
                    ( PORT DIA[7] (1169) (1032) )
                    ( PORT DIA[8] (593) (458) )
                    ( PORT DIA[9] (1314) (1186) )
                    ( PORT DIA[10] (1289) (1116) )
                    ( PORT DIA[11] (1164) (1039) )
                    ( PORT DIA[12] (1457) (1274) )
                    ( PORT DIA[13] (1350) (1172) )
                    ( PORT DIA[14] (1285) (1133) )
                    ( PORT DIA[15] (1159) (1043) )
                    ( PORT DIA[16] (1308) (1139) )
                    ( PORT DIA[17] (599) (445) )
                    ( PORT DIB[0] (1057) (914) )
                    ( PORT DIB[1] (1059) (903) )
                    ( PORT DIB[2] (1101) (951) )
                    ( PORT DIB[3] (1058) (937) )
                    ( PORT DIB[4] (1042) (904) )
                    ( PORT DIB[5] (1037) (918) )
                    ( PORT DIB[6] (1204) (1012) )
                    ( PORT DIB[7] (1212) (1056) )
                    ( PORT DIB[8] (593) (458) )
                    ( PORT DIB[9] (1184) (999) )
                    ( PORT DIB[10] (1060) (913) )
                    ( PORT DIB[11] (1031) (861) )
                    ( PORT DIB[12] (1039) (903) )
                    ( PORT DIB[13] (1060) (893) )
                    ( PORT DIB[14] (1039) (868) )
                    ( PORT DIB[15] (877) (764) )
                    ( PORT DIB[16] (1036) (887) )
                    ( PORT DIB[17] (599) (445) )
                    ( PORT ORCEA (554) (457) )
                    ( PORT ORCEB (550) (467) )
                    ( PORT RSTA (1524) (1346) )
                    ( PORT RSTB (1236) (1135) )
                    ( PORT WEA (1087) (979) )
                    ( PORT WEB (553) (455) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                    ( IOPATH RSTB DOB (797) (797) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-71) (125) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (-28) (126) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (-14) (62) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (86) (6) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge DIB) (posedge CLKA) (-35) (89) )
                ( SETUPHOLD (negedge DIB) (posedge CLKA) (40) (109) )
                ( SETUPHOLD (posedge DIB) (posedge CLKB) (-35) (89) )
                ( SETUPHOLD (negedge DIB) (posedge CLKB) (40) (109) )
                ( RECREM (posedge RSTA) (posedge CLKA) (118) (-84) )
                ( RECREM (negedge RSTA) (posedge CLKA) (101) (-53) )
                ( RECREM (posedge RSTB) (posedge CLKB) (122) (-88) )
                ( RECREM (negedge RSTB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDRC" )
        ( INSTANCE HMEMC_16_1\/V_DDRC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ACLK_0 (2060) (1985) )
                    ( PORT ACLK_1 (1860) (1836) )
                    ( PORT ACLK_2 (706) (690) )
                    ( PORT ARADDR_0[0] (1784) (1691) )
                    ( PORT ARADDR_0[1] (1747) (1656) )
                    ( PORT ARADDR_0[2] (1850) (1772) )
                    ( PORT ARADDR_0[3] (1747) (1656) )
                    ( PORT ARADDR_0[4] (1993) (1876) )
                    ( PORT ARADDR_0[5] (1758) (1684) )
                    ( PORT ARADDR_0[6] (1993) (1876) )
                    ( PORT ARADDR_0[7] (1850) (1772) )
                    ( PORT ARADDR_0[8] (1853) (1760) )
                    ( PORT ARADDR_0[9] (1769) (1686) )
                    ( PORT ARADDR_0[10] (1916) (1797) )
                    ( PORT ARADDR_0[11] (1876) (1727) )
                    ( PORT ARADDR_0[12] (1876) (1727) )
                    ( PORT ARADDR_0[13] (1876) (1727) )
                    ( PORT ARADDR_0[14] (1916) (1797) )
                    ( PORT ARADDR_0[15] (1916) (1797) )
                    ( PORT ARADDR_0[16] (1916) (1797) )
                    ( PORT ARADDR_0[17] (1916) (1797) )
                    ( PORT ARADDR_0[18] (1745) (1639) )
                    ( PORT ARADDR_0[19] (1916) (1797) )
                    ( PORT ARADDR_0[20] (1916) (1797) )
                    ( PORT ARADDR_0[21] (1834) (1767) )
                    ( PORT ARADDR_0[22] (1916) (1797) )
                    ( PORT ARADDR_0[23] (1916) (1797) )
                    ( PORT ARADDR_0[24] (1876) (1727) )
                    ( PORT ARADDR_0[25] (1916) (1797) )
                    ( PORT ARADDR_0[26] (1834) (1767) )
                    ( PORT ARADDR_0[27] (1837) (1755) )
                    ( PORT ARADDR_0[28] (1916) (1797) )
                    ( PORT ARADDR_0[29] (1916) (1797) )
                    ( PORT ARADDR_0[30] (1916) (1797) )
                    ( PORT ARADDR_0[31] (1916) (1797) )
                    ( PORT ARADDR_1[0] (1863) (1641) )
                    ( PORT ARADDR_1[1] (1535) (1424) )
                    ( PORT ARADDR_1[2] (1863) (1641) )
                    ( PORT ARADDR_1[3] (825) (793) )
                    ( PORT ARADDR_1[4] (1696) (1552) )
                    ( PORT ARADDR_1[5] (1863) (1641) )
                    ( PORT ARADDR_1[6] (1863) (1641) )
                    ( PORT ARADDR_1[7] (1535) (1424) )
                    ( PORT ARADDR_1[8] (1535) (1424) )
                    ( PORT ARADDR_1[9] (1412) (1246) )
                    ( PORT ARADDR_1[10] (1390) (1188) )
                    ( PORT ARADDR_1[11] (1298) (1103) )
                    ( PORT ARADDR_1[12] (1266) (1099) )
                    ( PORT ARADDR_1[13] (1451) (1239) )
                    ( PORT ARADDR_1[14] (1297) (1135) )
                    ( PORT ARADDR_1[15] (1575) (1387) )
                    ( PORT ARADDR_1[16] (1385) (1168) )
                    ( PORT ARADDR_1[17] (1269) (1151) )
                    ( PORT ARADDR_1[18] (1528) (1317) )
                    ( PORT ARADDR_1[19] (1400) (1180) )
                    ( PORT ARADDR_1[20] (1397) (1211) )
                    ( PORT ARADDR_1[21] (1260) (1087) )
                    ( PORT ARADDR_1[22] (1339) (1177) )
                    ( PORT ARADDR_1[23] (1358) (1198) )
                    ( PORT ARADDR_1[24] (1275) (1100) )
                    ( PORT ARADDR_1[25] (1230) (1037) )
                    ( PORT ARADDR_1[26] (1231) (1035) )
                    ( PORT ARADDR_1[27] (1274) (1093) )
                    ( PORT ARADDR_1[28] (1026) (891) )
                    ( PORT ARADDR_1[29] (1043) (910) )
                    ( PORT ARADDR_1[30] (1039) (897) )
                    ( PORT ARADDR_1[31] (1057) (907) )
                    ( PORT ARADDR_2[0] (1156) (1020) )
                    ( PORT ARADDR_2[1] (1198) (1074) )
                    ( PORT ARADDR_2[2] (1156) (1020) )
                    ( PORT ARADDR_2[3] (1159) (1081) )
                    ( PORT ARADDR_2[4] (1155) (1054) )
                    ( PORT ARADDR_2[5] (1186) (1053) )
                    ( PORT ARADDR_2[6] (1331) (1162) )
                    ( PORT ARADDR_2[7] (1331) (1162) )
                    ( PORT ARADDR_2[8] (1331) (1162) )
                    ( PORT ARADDR_2[9] (1331) (1162) )
                    ( PORT ARADDR_2[10] (1331) (1162) )
                    ( PORT ARADDR_2[11] (1331) (1162) )
                    ( PORT ARADDR_2[12] (1331) (1162) )
                    ( PORT ARADDR_2[13] (1331) (1162) )
                    ( PORT ARADDR_2[14] (1180) (1037) )
                    ( PORT ARADDR_2[15] (1331) (1162) )
                    ( PORT ARADDR_2[16] (1331) (1162) )
                    ( PORT ARADDR_2[17] (1288) (1171) )
                    ( PORT ARADDR_2[18] (1331) (1162) )
                    ( PORT ARADDR_2[19] (1331) (1162) )
                    ( PORT ARADDR_2[20] (1331) (1162) )
                    ( PORT ARADDR_2[21] (1331) (1162) )
                    ( PORT ARADDR_2[22] (1288) (1171) )
                    ( PORT ARADDR_2[23] (1291) (1159) )
                    ( PORT ARADDR_2[24] (1331) (1162) )
                    ( PORT ARADDR_2[25] (1331) (1162) )
                    ( PORT ARADDR_2[26] (1331) (1162) )
                    ( PORT ARADDR_2[27] (1331) (1162) )
                    ( PORT ARADDR_2[28] (1331) (1162) )
                    ( PORT ARADDR_2[29] (1331) (1162) )
                    ( PORT ARADDR_2[30] (1198) (1074) )
                    ( PORT ARADDR_2[31] (1331) (1162) )
                    ( PORT ARBURST_0[0] (1916) (1797) )
                    ( PORT ARBURST_0[1] (1916) (1797) )
                    ( PORT ARBURST_1[0] (1337) (1200) )
                    ( PORT ARBURST_1[1] (1535) (1424) )
                    ( PORT ARBURST_2[0] (1331) (1162) )
                    ( PORT ARBURST_2[1] (1035) (892) )
                    ( PORT ARESET_0 (1237) (1140) )
                    ( PORT ARESET_1 (891) (805) )
                    ( PORT ARESET_2 (540) (440) )
                    ( PORT ARID_0[0] (1758) (1684) )
                    ( PORT ARID_0[1] (1783) (1709) )
                    ( PORT ARID_0[2] (1783) (1709) )
                    ( PORT ARID_0[3] (1758) (1684) )
                    ( PORT ARID_0[4] (1749) (1666) )
                    ( PORT ARID_0[5] (1783) (1709) )
                    ( PORT ARID_0[6] (1769) (1686) )
                    ( PORT ARID_0[7] (1901) (1763) )
                    ( PORT ARID_1[0] (1402) (1336) )
                    ( PORT ARID_1[1] (1730) (1553) )
                    ( PORT ARID_1[2] (1730) (1553) )
                    ( PORT ARID_1[3] (1863) (1641) )
                    ( PORT ARID_1[4] (1863) (1641) )
                    ( PORT ARID_1[5] (1863) (1641) )
                    ( PORT ARID_1[6] (825) (793) )
                    ( PORT ARID_1[7] (1863) (1641) )
                    ( PORT ARID_2[0] (1160) (1027) )
                    ( PORT ARID_2[1] (1184) (1060) )
                    ( PORT ARID_2[2] (1186) (1053) )
                    ( PORT ARID_2[3] (1318) (1130) )
                    ( PORT ARID_2[4] (1157) (1014) )
                    ( PORT ARID_2[5] (1157) (1014) )
                    ( PORT ARID_2[6] (1146) (1047) )
                    ( PORT ARID_2[7] (1157) (1014) )
                    ( PORT ARLEN_0[0] (1916) (1797) )
                    ( PORT ARLEN_0[1] (1876) (1727) )
                    ( PORT ARLEN_0[2] (1876) (1727) )
                    ( PORT ARLEN_0[3] (1876) (1727) )
                    ( PORT ARLEN_0[4] (1876) (1727) )
                    ( PORT ARLEN_0[5] (1916) (1797) )
                    ( PORT ARLEN_0[6] (1916) (1797) )
                    ( PORT ARLEN_0[7] (1783) (1709) )
                    ( PORT ARLEN_1[0] (1180) (999) )
                    ( PORT ARLEN_1[1] (1363) (1194) )
                    ( PORT ARLEN_1[2] (1328) (1103) )
                    ( PORT ARLEN_1[3] (1191) (999) )
                    ( PORT ARLEN_1[4] (1136) (991) )
                    ( PORT ARLEN_1[5] (1181) (996) )
                    ( PORT ARLEN_1[6] (1200) (1041) )
                    ( PORT ARLEN_1[7] (1056) (928) )
                    ( PORT ARLEN_2[0] (1331) (1162) )
                    ( PORT ARLEN_2[1] (1331) (1162) )
                    ( PORT ARLEN_2[2] (1331) (1162) )
                    ( PORT ARLEN_2[3] (1184) (1060) )
                    ( PORT ARLEN_2[4] (1288) (1171) )
                    ( PORT ARLEN_2[5] (1184) (1060) )
                    ( PORT ARLEN_2[6] (1033) (904) )
                    ( PORT ARLEN_2[7] (1331) (1162) )
                    ( PORT ARLOCK_0 (1834) (1767) )
                    ( PORT ARLOCK_1 (1689) (1474) )
                    ( PORT ARLOCK_2 (1137) (969) )
                    ( PORT ARPOISON_0 (1770) (1681) )
                    ( PORT ARPOISON_1 (1535) (1424) )
                    ( PORT ARPOISON_2 (1166) (980) )
                    ( PORT ARQOS_0[0] (1916) (1797) )
                    ( PORT ARQOS_0[1] (1903) (1769) )
                    ( PORT ARQOS_0[2] (1903) (1769) )
                    ( PORT ARQOS_0[3] (1903) (1769) )
                    ( PORT ARQOS_1[0] (1689) (1474) )
                    ( PORT ARQOS_1[1] (1535) (1424) )
                    ( PORT ARQOS_1[2] (1535) (1424) )
                    ( PORT ARQOS_1[3] (1535) (1424) )
                    ( PORT ARQOS_2[0] (1137) (969) )
                    ( PORT ARQOS_2[1] (1166) (980) )
                    ( PORT ARQOS_2[2] (1166) (980) )
                    ( PORT ARQOS_2[3] (1166) (980) )
                    ( PORT ARSIZE_0[0] (1834) (1767) )
                    ( PORT ARSIZE_0[1] (1783) (1709) )
                    ( PORT ARSIZE_0[2] (1916) (1797) )
                    ( PORT ARSIZE_1[0] (1470) (1288) )
                    ( PORT ARSIZE_1[1] (820) (788) )
                    ( PORT ARSIZE_1[2] (731) (715) )
                    ( PORT ARSIZE_2[0] (1331) (1162) )
                    ( PORT ARSIZE_2[1] (1288) (1171) )
                    ( PORT ARSIZE_2[2] (1291) (1159) )
                    ( PORT ARURGENT_0 (1903) (1769) )
                    ( PORT ARURGENT_1 (1689) (1474) )
                    ( PORT ARURGENT_2 (1166) (980) )
                    ( PORT ARVALID_0 (1837) (1755) )
                    ( PORT ARVALID_1 (1354) (1167) )
                    ( PORT ARVALID_2 (1137) (969) )
                    ( PORT AWADDR_0[0] (2244) (2099) )
                    ( PORT AWADDR_0[1] (2244) (2099) )
                    ( PORT AWADDR_0[2] (2244) (2099) )
                    ( PORT AWADDR_0[3] (2201) (2108) )
                    ( PORT AWADDR_0[4] (2244) (2099) )
                    ( PORT AWADDR_0[5] (2244) (2099) )
                    ( PORT AWADDR_0[6] (2244) (2099) )
                    ( PORT AWADDR_0[7] (2244) (2099) )
                    ( PORT AWADDR_0[8] (2201) (2108) )
                    ( PORT AWADDR_0[9] (2204) (2096) )
                    ( PORT AWADDR_0[10] (2244) (2099) )
                    ( PORT AWADDR_0[11] (2244) (2099) )
                    ( PORT AWADDR_0[12] (2244) (2099) )
                    ( PORT AWADDR_0[13] (2244) (2099) )
                    ( PORT AWADDR_0[14] (2244) (2099) )
                    ( PORT AWADDR_0[15] (2244) (2099) )
                    ( PORT AWADDR_0[16] (2244) (2099) )
                    ( PORT AWADDR_0[17] (2244) (2099) )
                    ( PORT AWADDR_0[18] (2244) (2099) )
                    ( PORT AWADDR_0[19] (2244) (2099) )
                    ( PORT AWADDR_0[20] (2244) (2099) )
                    ( PORT AWADDR_0[21] (2244) (2099) )
                    ( PORT AWADDR_0[22] (2201) (2108) )
                    ( PORT AWADDR_0[23] (2244) (2099) )
                    ( PORT AWADDR_0[24] (2244) (2099) )
                    ( PORT AWADDR_0[25] (2244) (2099) )
                    ( PORT AWADDR_0[26] (2244) (2099) )
                    ( PORT AWADDR_0[27] (2201) (2108) )
                    ( PORT AWADDR_0[28] (2204) (2096) )
                    ( PORT AWADDR_0[29] (2244) (2099) )
                    ( PORT AWADDR_0[30] (2214) (2045) )
                    ( PORT AWADDR_0[31] (2214) (2045) )
                    ( PORT AWADDR_1[0] (1903) (1769) )
                    ( PORT AWADDR_1[1] (1903) (1769) )
                    ( PORT AWADDR_1[2] (1903) (1769) )
                    ( PORT AWADDR_1[3] (1860) (1778) )
                    ( PORT AWADDR_1[4] (1903) (1769) )
                    ( PORT AWADDR_1[5] (1903) (1769) )
                    ( PORT AWADDR_1[6] (1903) (1769) )
                    ( PORT AWADDR_1[7] (1903) (1769) )
                    ( PORT AWADDR_1[8] (1860) (1778) )
                    ( PORT AWADDR_1[9] (1168) (1054) )
                    ( PORT AWADDR_1[10] (1208) (1058) )
                    ( PORT AWADDR_1[11] (1345) (1156) )
                    ( PORT AWADDR_1[12] (1207) (1069) )
                    ( PORT AWADDR_1[13] (1208) (1056) )
                    ( PORT AWADDR_1[14] (1206) (1065) )
                    ( PORT AWADDR_1[15] (1346) (1189) )
                    ( PORT AWADDR_1[16] (1200) (1061) )
                    ( PORT AWADDR_1[17] (1216) (1052) )
                    ( PORT AWADDR_1[18] (1191) (1012) )
                    ( PORT AWADDR_1[19] (1183) (1000) )
                    ( PORT AWADDR_1[20] (1208) (1079) )
                    ( PORT AWADDR_1[21] (1069) (933) )
                    ( PORT AWADDR_1[22] (1289) (1147) )
                    ( PORT AWADDR_1[23] (1164) (980) )
                    ( PORT AWADDR_1[24] (1181) (986) )
                    ( PORT AWADDR_1[25] (1186) (994) )
                    ( PORT AWADDR_1[26] (1178) (980) )
                    ( PORT AWADDR_1[27] (1296) (1140) )
                    ( PORT AWADDR_1[28] (1005) (903) )
                    ( PORT AWADDR_1[29] (1031) (892) )
                    ( PORT AWADDR_1[30] (1168) (983) )
                    ( PORT AWADDR_1[31] (1213) (1052) )
                    ( PORT AWADDR_2[0] (1516) (1324) )
                    ( PORT AWADDR_2[1] (1516) (1324) )
                    ( PORT AWADDR_2[2] (1516) (1324) )
                    ( PORT AWADDR_2[3] (1516) (1324) )
                    ( PORT AWADDR_2[4] (1516) (1324) )
                    ( PORT AWADDR_2[5] (1516) (1324) )
                    ( PORT AWADDR_2[6] (815) (783) )
                    ( PORT AWADDR_2[7] (1516) (1324) )
                    ( PORT AWADDR_2[8] (1516) (1324) )
                    ( PORT AWADDR_2[9] (1516) (1324) )
                    ( PORT AWADDR_2[10] (1516) (1324) )
                    ( PORT AWADDR_2[11] (1516) (1324) )
                    ( PORT AWADDR_2[12] (1516) (1324) )
                    ( PORT AWADDR_2[13] (1516) (1324) )
                    ( PORT AWADDR_2[14] (1516) (1324) )
                    ( PORT AWADDR_2[15] (1516) (1324) )
                    ( PORT AWADDR_2[16] (1516) (1324) )
                    ( PORT AWADDR_2[17] (1516) (1324) )
                    ( PORT AWADDR_2[18] (1516) (1324) )
                    ( PORT AWADDR_2[19] (1516) (1324) )
                    ( PORT AWADDR_2[20] (1516) (1324) )
                    ( PORT AWADDR_2[21] (1516) (1324) )
                    ( PORT AWADDR_2[22] (1385) (1236) )
                    ( PORT AWADDR_2[23] (815) (783) )
                    ( PORT AWADDR_2[24] (1385) (1236) )
                    ( PORT AWADDR_2[25] (1516) (1324) )
                    ( PORT AWADDR_2[26] (1516) (1324) )
                    ( PORT AWADDR_2[27] (1516) (1324) )
                    ( PORT AWADDR_2[28] (815) (783) )
                    ( PORT AWADDR_2[29] (1516) (1324) )
                    ( PORT AWADDR_2[30] (1521) (1329) )
                    ( PORT AWADDR_2[31] (1521) (1329) )
                    ( PORT AWBURST_0[0] (2214) (2045) )
                    ( PORT AWBURST_0[1] (2214) (2045) )
                    ( PORT AWBURST_1[0] (1844) (1690) )
                    ( PORT AWBURST_1[1] (1854) (1754) )
                    ( PORT AWBURST_2[0] (1521) (1329) )
                    ( PORT AWBURST_2[1] (1521) (1329) )
                    ( PORT AWID_0[0] (2244) (2099) )
                    ( PORT AWID_0[1] (2244) (2099) )
                    ( PORT AWID_0[2] (2244) (2099) )
                    ( PORT AWID_0[3] (2244) (2099) )
                    ( PORT AWID_0[4] (2111) (2011) )
                    ( PORT AWID_0[5] (2111) (2011) )
                    ( PORT AWID_0[6] (2244) (2099) )
                    ( PORT AWID_0[7] (2244) (2099) )
                    ( PORT AWID_1[0] (1903) (1769) )
                    ( PORT AWID_1[1] (1903) (1769) )
                    ( PORT AWID_1[2] (1903) (1769) )
                    ( PORT AWID_1[3] (1903) (1769) )
                    ( PORT AWID_1[4] (1903) (1769) )
                    ( PORT AWID_1[5] (1903) (1769) )
                    ( PORT AWID_1[6] (1903) (1769) )
                    ( PORT AWID_1[7] (1903) (1769) )
                    ( PORT AWID_2[0] (820) (788) )
                    ( PORT AWID_2[1] (731) (715) )
                    ( PORT AWID_2[2] (1535) (1424) )
                    ( PORT AWID_2[3] (1516) (1324) )
                    ( PORT AWID_2[4] (1516) (1324) )
                    ( PORT AWID_2[5] (1516) (1324) )
                    ( PORT AWID_2[6] (1516) (1324) )
                    ( PORT AWID_2[7] (1516) (1324) )
                    ( PORT AWLEN_0[0] (2214) (2045) )
                    ( PORT AWLEN_0[1] (2214) (2045) )
                    ( PORT AWLEN_0[2] (2214) (2045) )
                    ( PORT AWLEN_0[3] (2214) (2045) )
                    ( PORT AWLEN_0[4] (2214) (2045) )
                    ( PORT AWLEN_0[5] (2214) (2045) )
                    ( PORT AWLEN_0[6] (2214) (2045) )
                    ( PORT AWLEN_0[7] (2214) (2045) )
                    ( PORT AWLEN_1[0] (1362) (1171) )
                    ( PORT AWLEN_1[1] (1172) (976) )
                    ( PORT AWLEN_1[2] (891) (779) )
                    ( PORT AWLEN_1[3] (998) (849) )
                    ( PORT AWLEN_1[4] (879) (753) )
                    ( PORT AWLEN_1[5] (993) (818) )
                    ( PORT AWLEN_1[6] (1052) (894) )
                    ( PORT AWLEN_1[7] (1051) (911) )
                    ( PORT AWLEN_2[0] (1521) (1329) )
                    ( PORT AWLEN_2[1] (1521) (1329) )
                    ( PORT AWLEN_2[2] (1521) (1329) )
                    ( PORT AWLEN_2[3] (1521) (1329) )
                    ( PORT AWLEN_2[4] (1521) (1329) )
                    ( PORT AWLEN_2[5] (1521) (1329) )
                    ( PORT AWLEN_2[6] (1521) (1329) )
                    ( PORT AWLEN_2[7] (1521) (1329) )
                    ( PORT AWLOCK_0 (2214) (2045) )
                    ( PORT AWLOCK_1 (1903) (1769) )
                    ( PORT AWLOCK_2 (1521) (1329) )
                    ( PORT AWPOISON_0 (2214) (2045) )
                    ( PORT AWPOISON_1 (1987) (1842) )
                    ( PORT AWPOISON_2 (1521) (1329) )
                    ( PORT AWQOS_0[0] (2173) (2045) )
                    ( PORT AWQOS_0[1] (2214) (2045) )
                    ( PORT AWQOS_0[2] (2214) (2045) )
                    ( PORT AWQOS_0[3] (2214) (2045) )
                    ( PORT AWQOS_1[0] (1863) (1766) )
                    ( PORT AWQOS_1[1] (1903) (1769) )
                    ( PORT AWQOS_1[2] (1987) (1842) )
                    ( PORT AWQOS_1[3] (1987) (1842) )
                    ( PORT AWQOS_2[0] (721) (705) )
                    ( PORT AWQOS_2[1] (1521) (1329) )
                    ( PORT AWQOS_2[2] (1521) (1329) )
                    ( PORT AWQOS_2[3] (1521) (1329) )
                    ( PORT AWSIZE_0[0] (2214) (2045) )
                    ( PORT AWSIZE_0[1] (2170) (2057) )
                    ( PORT AWSIZE_0[2] (2083) (1957) )
                    ( PORT AWSIZE_1[0] (1844) (1690) )
                    ( PORT AWSIZE_1[1] (1673) (1618) )
                    ( PORT AWSIZE_1[2] (1987) (1842) )
                    ( PORT AWSIZE_2[0] (1521) (1329) )
                    ( PORT AWSIZE_2[1] (810) (778) )
                    ( PORT AWSIZE_2[2] (1390) (1241) )
                    ( PORT AWURGENT_0 (2214) (2045) )
                    ( PORT AWURGENT_1 (1987) (1842) )
                    ( PORT AWURGENT_2 (1521) (1329) )
                    ( PORT AWVALID_0 (2170) (2057) )
                    ( PORT AWVALID_1 (1010) (927) )
                    ( PORT AWVALID_2 (1350) (1258) )
                    ( PORT BREADY_0 (1769) (1686) )
                    ( PORT BREADY_1 (1233) (1075) )
                    ( PORT BREADY_2 (1198) (1074) )
                    ( PORT CORE_DDRC_CORE_CLK (0) (0) )
                    ( PORT CORE_DDRC_RST (705) (602) )
                    ( PORT CSYSREQ_0 (1770) (1681) )
                    ( PORT CSYSREQ_1 (1470) (1288) )
                    ( PORT CSYSREQ_2 (1035) (892) )
                    ( PORT DFI_CTRLUPD_ACK (0) (0) )
                    ( PORT DFI_INIT_COMPLETE (0) (0) )
                    ( PORT DFI_LP_ACK (0) (0) )
                    ( PORT DFI_PHYUPD_REQ (0) (0) )
                    ( PORT DFI_PHYUPD_TYPE[0] (0) (0) )
                    ( PORT DFI_PHYUPD_TYPE[1] (0) (0) )
                    ( PORT DFI_RDDATA[0] (0) (0) )
                    ( PORT DFI_RDDATA[1] (0) (0) )
                    ( PORT DFI_RDDATA[2] (0) (0) )
                    ( PORT DFI_RDDATA[3] (0) (0) )
                    ( PORT DFI_RDDATA[4] (0) (0) )
                    ( PORT DFI_RDDATA[5] (0) (0) )
                    ( PORT DFI_RDDATA[6] (0) (0) )
                    ( PORT DFI_RDDATA[7] (0) (0) )
                    ( PORT DFI_RDDATA[8] (0) (0) )
                    ( PORT DFI_RDDATA[9] (0) (0) )
                    ( PORT DFI_RDDATA[10] (0) (0) )
                    ( PORT DFI_RDDATA[11] (0) (0) )
                    ( PORT DFI_RDDATA[12] (0) (0) )
                    ( PORT DFI_RDDATA[13] (0) (0) )
                    ( PORT DFI_RDDATA[14] (0) (0) )
                    ( PORT DFI_RDDATA[15] (0) (0) )
                    ( PORT DFI_RDDATA[16] (0) (0) )
                    ( PORT DFI_RDDATA[17] (0) (0) )
                    ( PORT DFI_RDDATA[18] (0) (0) )
                    ( PORT DFI_RDDATA[19] (0) (0) )
                    ( PORT DFI_RDDATA[20] (0) (0) )
                    ( PORT DFI_RDDATA[21] (0) (0) )
                    ( PORT DFI_RDDATA[22] (0) (0) )
                    ( PORT DFI_RDDATA[23] (0) (0) )
                    ( PORT DFI_RDDATA[24] (0) (0) )
                    ( PORT DFI_RDDATA[25] (0) (0) )
                    ( PORT DFI_RDDATA[26] (0) (0) )
                    ( PORT DFI_RDDATA[27] (0) (0) )
                    ( PORT DFI_RDDATA[28] (0) (0) )
                    ( PORT DFI_RDDATA[29] (0) (0) )
                    ( PORT DFI_RDDATA[30] (0) (0) )
                    ( PORT DFI_RDDATA[31] (0) (0) )
                    ( PORT DFI_RDDATA[32] (0) (0) )
                    ( PORT DFI_RDDATA[33] (0) (0) )
                    ( PORT DFI_RDDATA[34] (0) (0) )
                    ( PORT DFI_RDDATA[35] (0) (0) )
                    ( PORT DFI_RDDATA[36] (0) (0) )
                    ( PORT DFI_RDDATA[37] (0) (0) )
                    ( PORT DFI_RDDATA[38] (0) (0) )
                    ( PORT DFI_RDDATA[39] (0) (0) )
                    ( PORT DFI_RDDATA[40] (0) (0) )
                    ( PORT DFI_RDDATA[41] (0) (0) )
                    ( PORT DFI_RDDATA[42] (0) (0) )
                    ( PORT DFI_RDDATA[43] (0) (0) )
                    ( PORT DFI_RDDATA[44] (0) (0) )
                    ( PORT DFI_RDDATA[45] (0) (0) )
                    ( PORT DFI_RDDATA[46] (0) (0) )
                    ( PORT DFI_RDDATA[47] (0) (0) )
                    ( PORT DFI_RDDATA[48] (0) (0) )
                    ( PORT DFI_RDDATA[49] (0) (0) )
                    ( PORT DFI_RDDATA[50] (0) (0) )
                    ( PORT DFI_RDDATA[51] (0) (0) )
                    ( PORT DFI_RDDATA[52] (0) (0) )
                    ( PORT DFI_RDDATA[53] (0) (0) )
                    ( PORT DFI_RDDATA[54] (0) (0) )
                    ( PORT DFI_RDDATA[55] (0) (0) )
                    ( PORT DFI_RDDATA[56] (0) (0) )
                    ( PORT DFI_RDDATA[57] (0) (0) )
                    ( PORT DFI_RDDATA[58] (0) (0) )
                    ( PORT DFI_RDDATA[59] (0) (0) )
                    ( PORT DFI_RDDATA[60] (0) (0) )
                    ( PORT DFI_RDDATA[61] (0) (0) )
                    ( PORT DFI_RDDATA[62] (0) (0) )
                    ( PORT DFI_RDDATA[63] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[0] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[1] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[2] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[3] (0) (0) )
                    ( PORT PADDR[0] (589) (445) )
                    ( PORT PADDR[1] (456) (357) )
                    ( PORT PADDR[2] (1277) (1078) )
                    ( PORT PADDR[3] (1199) (1017) )
                    ( PORT PADDR[4] (1204) (1057) )
                    ( PORT PADDR[5] (1150) (1004) )
                    ( PORT PADDR[6] (1367) (1157) )
                    ( PORT PADDR[7] (919) (778) )
                    ( PORT PADDR[8] (1169) (972) )
                    ( PORT PADDR[9] (1383) (1216) )
                    ( PORT PADDR[10] (875) (758) )
                    ( PORT PADDR[11] (588) (429) )
                    ( PORT PA_WMASK[0] (764) (627) )
                    ( PORT PA_WMASK[1] (764) (627) )
                    ( PORT PA_WMASK[2] (764) (627) )
                    ( PORT PCLK (1850) (1826) )
                    ( PORT PENABLE (1166) (1052) )
                    ( PORT PRESET (1113) (1018) )
                    ( PORT PSEL (1289) (1125) )
                    ( PORT PWDATA[0] (717) (639) )
                    ( PORT PWDATA[1] (775) (680) )
                    ( PORT PWDATA[2] (1155) (1021) )
                    ( PORT PWDATA[3] (1122) (931) )
                    ( PORT PWDATA[4] (945) (778) )
                    ( PORT PWDATA[5] (914) (738) )
                    ( PORT PWDATA[6] (760) (611) )
                    ( PORT PWDATA[7] (1268) (1102) )
                    ( PORT PWDATA[8] (764) (634) )
                    ( PORT PWDATA[9] (1142) (948) )
                    ( PORT PWDATA[10] (1239) (1092) )
                    ( PORT PWDATA[11] (1164) (1017) )
                    ( PORT PWDATA[12] (925) (756) )
                    ( PORT PWDATA[13] (1249) (1086) )
                    ( PORT PWDATA[14] (1037) (906) )
                    ( PORT PWDATA[15] (1174) (1050) )
                    ( PORT PWDATA[16] (982) (836) )
                    ( PORT PWDATA[17] (1237) (1131) )
                    ( PORT PWDATA[18] (1403) (1245) )
                    ( PORT PWDATA[19] (1271) (1114) )
                    ( PORT PWDATA[20] (1240) (1081) )
                    ( PORT PWDATA[21] (1213) (1046) )
                    ( PORT PWDATA[22] (1065) (948) )
                    ( PORT PWDATA[23] (1170) (1039) )
                    ( PORT PWDATA[24] (1164) (989) )
                    ( PORT PWDATA[25] (928) (790) )
                    ( PORT PWDATA[26] (1121) (970) )
                    ( PORT PWDATA[27] (1139) (966) )
                    ( PORT PWDATA[28] (1285) (1121) )
                    ( PORT PWDATA[29] (1275) (1096) )
                    ( PORT PWDATA[30] (1287) (1085) )
                    ( PORT PWDATA[31] (1127) (993) )
                    ( PORT PWRITE (1302) (1155) )
                    ( PORT RREADY_0 (1903) (1769) )
                    ( PORT RREADY_1 (707) (561) )
                    ( PORT RREADY_2 (1166) (980) )
                    ( PORT WDATA_0[0] (2214) (2045) )
                    ( PORT WDATA_0[1] (2214) (2045) )
                    ( PORT WDATA_0[2] (2214) (2045) )
                    ( PORT WDATA_0[3] (2214) (2045) )
                    ( PORT WDATA_0[4] (2214) (2045) )
                    ( PORT WDATA_0[5] (2214) (2045) )
                    ( PORT WDATA_0[6] (2214) (2045) )
                    ( PORT WDATA_0[7] (2170) (2057) )
                    ( PORT WDATA_0[8] (2214) (2045) )
                    ( PORT WDATA_0[9] (2214) (2045) )
                    ( PORT WDATA_0[10] (2214) (2045) )
                    ( PORT WDATA_0[11] (2214) (2045) )
                    ( PORT WDATA_0[12] (2170) (2057) )
                    ( PORT WDATA_0[13] (2173) (2045) )
                    ( PORT WDATA_0[14] (2214) (2045) )
                    ( PORT WDATA_0[15] (2227) (2074) )
                    ( PORT WDATA_0[16] (2227) (2074) )
                    ( PORT WDATA_0[17] (2227) (2074) )
                    ( PORT WDATA_0[18] (2227) (2074) )
                    ( PORT WDATA_0[19] (2227) (2074) )
                    ( PORT WDATA_0[20] (2227) (2074) )
                    ( PORT WDATA_0[21] (2227) (2074) )
                    ( PORT WDATA_0[22] (2227) (2074) )
                    ( PORT WDATA_0[23] (2227) (2074) )
                    ( PORT WDATA_0[24] (2227) (2074) )
                    ( PORT WDATA_0[25] (2227) (2074) )
                    ( PORT WDATA_0[26] (2184) (2083) )
                    ( PORT WDATA_0[27] (2227) (2074) )
                    ( PORT WDATA_0[28] (2227) (2074) )
                    ( PORT WDATA_0[29] (2227) (2074) )
                    ( PORT WDATA_0[30] (2227) (2074) )
                    ( PORT WDATA_0[31] (2184) (2083) )
                    ( PORT WDATA_0[32] (2187) (2071) )
                    ( PORT WDATA_0[33] (2227) (2074) )
                    ( PORT WDATA_0[34] (2227) (2074) )
                    ( PORT WDATA_0[35] (2227) (2074) )
                    ( PORT WDATA_0[36] (2227) (2074) )
                    ( PORT WDATA_0[37] (2227) (2074) )
                    ( PORT WDATA_0[38] (2227) (2074) )
                    ( PORT WDATA_0[39] (2227) (2074) )
                    ( PORT WDATA_0[40] (2227) (2074) )
                    ( PORT WDATA_0[41] (2227) (2074) )
                    ( PORT WDATA_0[42] (2094) (1986) )
                    ( PORT WDATA_0[43] (2227) (2074) )
                    ( PORT WDATA_0[44] (2227) (2074) )
                    ( PORT WDATA_0[45] (2184) (2083) )
                    ( PORT WDATA_0[46] (2227) (2074) )
                    ( PORT WDATA_0[47] (2227) (2074) )
                    ( PORT WDATA_0[48] (2227) (2074) )
                    ( PORT WDATA_0[49] (2227) (2074) )
                    ( PORT WDATA_0[50] (2184) (2083) )
                    ( PORT WDATA_0[51] (2187) (2071) )
                    ( PORT WDATA_0[52] (2227) (2074) )
                    ( PORT WDATA_0[53] (2227) (2074) )
                    ( PORT WDATA_0[54] (2227) (2074) )
                    ( PORT WDATA_0[55] (2227) (2074) )
                    ( PORT WDATA_0[56] (2227) (2074) )
                    ( PORT WDATA_0[57] (2227) (2074) )
                    ( PORT WDATA_0[58] (2227) (2074) )
                    ( PORT WDATA_0[59] (2227) (2074) )
                    ( PORT WDATA_0[60] (2227) (2074) )
                    ( PORT WDATA_0[61] (2227) (2074) )
                    ( PORT WDATA_0[62] (2227) (2074) )
                    ( PORT WDATA_0[63] (2227) (2074) )
                    ( PORT WDATA_0[64] (2184) (2083) )
                    ( PORT WDATA_0[65] (2227) (2074) )
                    ( PORT WDATA_0[66] (2227) (2074) )
                    ( PORT WDATA_0[67] (2227) (2074) )
                    ( PORT WDATA_0[68] (2227) (2074) )
                    ( PORT WDATA_0[69] (2184) (2083) )
                    ( PORT WDATA_0[70] (2187) (2071) )
                    ( PORT WDATA_0[71] (2227) (2074) )
                    ( PORT WDATA_0[72] (2227) (2074) )
                    ( PORT WDATA_0[73] (2227) (2074) )
                    ( PORT WDATA_0[74] (2227) (2074) )
                    ( PORT WDATA_0[75] (2227) (2074) )
                    ( PORT WDATA_0[76] (2227) (2074) )
                    ( PORT WDATA_0[77] (2227) (2074) )
                    ( PORT WDATA_0[78] (2227) (2074) )
                    ( PORT WDATA_0[79] (2227) (2074) )
                    ( PORT WDATA_0[80] (2227) (2074) )
                    ( PORT WDATA_0[81] (2227) (2074) )
                    ( PORT WDATA_0[82] (2227) (2074) )
                    ( PORT WDATA_0[83] (2184) (2083) )
                    ( PORT WDATA_0[84] (2227) (2074) )
                    ( PORT WDATA_0[85] (2227) (2074) )
                    ( PORT WDATA_0[86] (2227) (2074) )
                    ( PORT WDATA_0[87] (2227) (2074) )
                    ( PORT WDATA_0[88] (2227) (2074) )
                    ( PORT WDATA_0[89] (2074) (1946) )
                    ( PORT WDATA_0[90] (2074) (1946) )
                    ( PORT WDATA_0[91] (2074) (1946) )
                    ( PORT WDATA_0[92] (2074) (1946) )
                    ( PORT WDATA_0[93] (2074) (1946) )
                    ( PORT WDATA_0[94] (2074) (1946) )
                    ( PORT WDATA_0[95] (2074) (1946) )
                    ( PORT WDATA_0[96] (2074) (1946) )
                    ( PORT WDATA_0[97] (2074) (1946) )
                    ( PORT WDATA_0[98] (2074) (1946) )
                    ( PORT WDATA_0[99] (2074) (1946) )
                    ( PORT WDATA_0[100] (2031) (1955) )
                    ( PORT WDATA_0[101] (2074) (1946) )
                    ( PORT WDATA_0[102] (2074) (1946) )
                    ( PORT WDATA_0[103] (2074) (1946) )
                    ( PORT WDATA_0[104] (2074) (1946) )
                    ( PORT WDATA_0[105] (2031) (1955) )
                    ( PORT WDATA_0[106] (2034) (1943) )
                    ( PORT WDATA_0[107] (2074) (1946) )
                    ( PORT WDATA_0[108] (2074) (1946) )
                    ( PORT WDATA_0[109] (1941) (1858) )
                    ( PORT WDATA_0[110] (2074) (1946) )
                    ( PORT WDATA_0[111] (2074) (1946) )
                    ( PORT WDATA_0[112] (2074) (1946) )
                    ( PORT WDATA_0[113] (2074) (1946) )
                    ( PORT WDATA_0[114] (2074) (1946) )
                    ( PORT WDATA_0[115] (2074) (1946) )
                    ( PORT WDATA_0[116] (2074) (1946) )
                    ( PORT WDATA_0[117] (2074) (1946) )
                    ( PORT WDATA_0[118] (2074) (1946) )
                    ( PORT WDATA_0[119] (2031) (1955) )
                    ( PORT WDATA_0[120] (2074) (1946) )
                    ( PORT WDATA_0[121] (2074) (1946) )
                    ( PORT WDATA_0[122] (2074) (1946) )
                    ( PORT WDATA_0[123] (2074) (1946) )
                    ( PORT WDATA_0[124] (2031) (1955) )
                    ( PORT WDATA_0[125] (2034) (1943) )
                    ( PORT WDATA_0[126] (2074) (1946) )
                    ( PORT WDATA_0[127] (1790) (1697) )
                    ( PORT WDATA_1[0] (1254) (1059) )
                    ( PORT WDATA_1[1] (1255) (1069) )
                    ( PORT WDATA_1[2] (1108) (930) )
                    ( PORT WDATA_1[3] (1409) (1240) )
                    ( PORT WDATA_1[4] (1096) (944) )
                    ( PORT WDATA_1[5] (1264) (1082) )
                    ( PORT WDATA_1[6] (1083) (886) )
                    ( PORT WDATA_1[7] (912) (833) )
                    ( PORT WDATA_1[8] (1221) (1046) )
                    ( PORT WDATA_1[9] (1088) (897) )
                    ( PORT WDATA_1[10] (932) (810) )
                    ( PORT WDATA_1[11] (1227) (1006) )
                    ( PORT WDATA_1[12] (1199) (1049) )
                    ( PORT WDATA_1[13] (898) (815) )
                    ( PORT WDATA_1[14] (1263) (1053) )
                    ( PORT WDATA_1[15] (1069) (888) )
                    ( PORT WDATA_1[16] (1065) (839) )
                    ( PORT WDATA_1[17] (768) (658) )
                    ( PORT WDATA_1[18] (1064) (873) )
                    ( PORT WDATA_1[19] (776) (661) )
                    ( PORT WDATA_1[20] (754) (638) )
                    ( PORT WDATA_1[21] (1079) (914) )
                    ( PORT WDATA_1[22] (914) (733) )
                    ( PORT WDATA_1[23] (899) (720) )
                    ( PORT WDATA_1[24] (788) (639) )
                    ( PORT WDATA_1[25] (765) (649) )
                    ( PORT WDATA_1[26] (1163) (989) )
                    ( PORT WDATA_1[27] (752) (606) )
                    ( PORT WDATA_1[28] (618) (517) )
                    ( PORT WDATA_1[29] (909) (768) )
                    ( PORT WDATA_1[30] (898) (737) )
                    ( PORT WDATA_1[31] (760) (632) )
                    ( PORT WDATA_1[32] (927) (801) )
                    ( PORT WDATA_1[33] (932) (765) )
                    ( PORT WDATA_1[34] (1223) (985) )
                    ( PORT WDATA_1[35] (1388) (1190) )
                    ( PORT WDATA_1[36] (1115) (946) )
                    ( PORT WDATA_1[37] (1101) (952) )
                    ( PORT WDATA_1[38] (797) (671) )
                    ( PORT WDATA_1[39] (1100) (968) )
                    ( PORT WDATA_1[40] (913) (744) )
                    ( PORT WDATA_1[41] (1096) (938) )
                    ( PORT WDATA_1[42] (899) (756) )
                    ( PORT WDATA_1[43] (883) (787) )
                    ( PORT WDATA_1[44] (929) (751) )
                    ( PORT WDATA_1[45] (920) (767) )
                    ( PORT WDATA_1[46] (1209) (1050) )
                    ( PORT WDATA_1[47] (900) (764) )
                    ( PORT WDATA_1[48] (731) (640) )
                    ( PORT WDATA_1[49] (709) (603) )
                    ( PORT WDATA_1[50] (757) (590) )
                    ( PORT WDATA_1[51] (746) (603) )
                    ( PORT WDATA_1[52] (757) (614) )
                    ( PORT WDATA_1[53] (1052) (820) )
                    ( PORT WDATA_1[54] (904) (694) )
                    ( PORT WDATA_1[55] (897) (693) )
                    ( PORT WDATA_1[56] (766) (619) )
                    ( PORT WDATA_1[57] (854) (695) )
                    ( PORT WDATA_1[58] (778) (647) )
                    ( PORT WDATA_1[59] (614) (478) )
                    ( PORT WDATA_1[60] (607) (475) )
                    ( PORT WDATA_1[61] (734) (572) )
                    ( PORT WDATA_1[62] (551) (471) )
                    ( PORT WDATA_1[63] (723) (572) )
                    ( PORT WDATA_2[0] (1521) (1329) )
                    ( PORT WDATA_2[1] (1521) (1329) )
                    ( PORT WDATA_2[2] (1521) (1329) )
                    ( PORT WDATA_2[3] (1521) (1329) )
                    ( PORT WDATA_2[4] (1521) (1329) )
                    ( PORT WDATA_2[5] (1521) (1329) )
                    ( PORT WDATA_2[6] (1521) (1329) )
                    ( PORT WDATA_2[7] (810) (778) )
                    ( PORT WDATA_2[8] (1521) (1329) )
                    ( PORT WDATA_2[9] (1521) (1329) )
                    ( PORT WDATA_2[10] (1521) (1329) )
                    ( PORT WDATA_2[11] (1521) (1329) )
                    ( PORT WDATA_2[12] (810) (778) )
                    ( PORT WDATA_2[13] (721) (705) )
                    ( PORT WDATA_2[14] (1521) (1329) )
                    ( PORT WDATA_2[15] (1333) (1148) )
                    ( PORT WDATA_2[16] (1318) (1124) )
                    ( PORT WDATA_2[17] (1318) (1124) )
                    ( PORT WDATA_2[18] (1318) (1124) )
                    ( PORT WDATA_2[19] (1333) (1148) )
                    ( PORT WDATA_2[20] (1333) (1148) )
                    ( PORT WDATA_2[21] (1333) (1148) )
                    ( PORT WDATA_2[22] (1333) (1148) )
                    ( PORT WDATA_2[23] (1187) (1036) )
                    ( PORT WDATA_2[24] (1333) (1148) )
                    ( PORT WDATA_2[25] (1333) (1148) )
                    ( PORT WDATA_2[26] (795) (763) )
                    ( PORT WDATA_2[27] (1333) (1148) )
                    ( PORT WDATA_2[28] (1333) (1148) )
                    ( PORT WDATA_2[29] (1318) (1124) )
                    ( PORT WDATA_2[30] (1333) (1148) )
                    ( PORT WDATA_2[31] (1144) (1050) )
                    ( PORT WDATA_2[32] (706) (690) )
                    ( PORT WDATA_2[33] (1333) (1148) )
                    ( PORT WDATA_2[34] (1333) (1148) )
                    ( PORT WDATA_2[35] (1333) (1148) )
                    ( PORT WDATA_2[36] (1333) (1148) )
                    ( PORT WDATA_2[37] (1333) (1148) )
                    ( PORT WDATA_2[38] (1318) (1124) )
                    ( PORT WDATA_2[39] (1318) (1124) )
                    ( PORT WDATA_2[40] (1318) (1124) )
                    ( PORT WDATA_2[41] (1318) (1124) )
                    ( PORT WDATA_2[42] (1333) (1148) )
                    ( PORT WDATA_2[43] (1333) (1148) )
                    ( PORT WDATA_2[44] (1202) (1060) )
                    ( PORT WDATA_2[45] (795) (763) )
                    ( PORT WDATA_2[46] (1202) (1060) )
                    ( PORT WDATA_2[47] (1333) (1148) )
                    ( PORT WDATA_2[48] (1333) (1148) )
                    ( PORT WDATA_2[49] (1333) (1148) )
                    ( PORT WDATA_2[50] (1333) (1148) )
                    ( PORT WDATA_2[51] (1176) (1033) )
                    ( PORT WDATA_2[52] (1180) (1037) )
                    ( PORT WDATA_2[53] (1176) (1033) )
                    ( PORT WDATA_2[54] (1189) (1055) )
                    ( PORT WDATA_2[55] (1180) (1037) )
                    ( PORT WDATA_2[56] (1180) (1037) )
                    ( PORT WDATA_2[57] (1189) (1055) )
                    ( PORT WDATA_2[58] (1189) (1055) )
                    ( PORT WDATA_2[59] (1186) (1039) )
                    ( PORT WDATA_2[60] (1176) (1033) )
                    ( PORT WDATA_2[61] (1318) (1130) )
                    ( PORT WDATA_2[62] (790) (758) )
                    ( PORT WDATA_2[63] (1199) (1033) )
                    ( PORT WLAST_0 (1853) (1760) )
                    ( PORT WLAST_1 (745) (599) )
                    ( PORT WLAST_2 (1184) (1060) )
                    ( PORT WSTRB_0[0] (1900) (1789) )
                    ( PORT WSTRB_0[1] (1923) (1816) )
                    ( PORT WSTRB_0[2] (1744) (1670) )
                    ( PORT WSTRB_0[3] (1900) (1789) )
                    ( PORT WSTRB_0[4] (1900) (1789) )
                    ( PORT WSTRB_0[5] (1744) (1670) )
                    ( PORT WSTRB_0[6] (1744) (1670) )
                    ( PORT WSTRB_0[7] (1750) (1659) )
                    ( PORT WSTRB_0[8] (1923) (1816) )
                    ( PORT WSTRB_0[9] (1901) (1763) )
                    ( PORT WSTRB_0[10] (1850) (1772) )
                    ( PORT WSTRB_0[11] (1763) (1672) )
                    ( PORT WSTRB_0[12] (1898) (1773) )
                    ( PORT WSTRB_0[13] (1898) (1773) )
                    ( PORT WSTRB_0[14] (1783) (1681) )
                    ( PORT WSTRB_0[15] (1723) (1689) )
                    ( PORT WSTRB_1[0] (1176) (1027) )
                    ( PORT WSTRB_1[1] (1153) (970) )
                    ( PORT WSTRB_1[2] (1176) (1027) )
                    ( PORT WSTRB_1[3] (1252) (1082) )
                    ( PORT WSTRB_1[4] (1379) (1171) )
                    ( PORT WSTRB_1[5] (1442) (1199) )
                    ( PORT WSTRB_1[6] (1174) (942) )
                    ( PORT WSTRB_1[7] (1144) (941) )
                    ( PORT WSTRB_2[0] (1185) (1042) )
                    ( PORT WSTRB_2[1] (1185) (1042) )
                    ( PORT WSTRB_2[2] (1185) (1042) )
                    ( PORT WSTRB_2[3] (1159) (1050) )
                    ( PORT WSTRB_2[4] (1155) (1054) )
                    ( PORT WSTRB_2[5] (1176) (1033) )
                    ( PORT WSTRB_2[6] (1186) (1053) )
                    ( PORT WSTRB_2[7] (1198) (1074) )
                    ( PORT WVALID_0 (1790) (1697) )
                    ( PORT WVALID_1 (1011) (858) )
                    ( PORT WVALID_2 (1184) (1060) )
                    ( IOPATH PCLK PRDATA[1] (1761) (1761) )
                    ( IOPATH PCLK PRDATA[0] (1463) (1463) )
                    ( IOPATH PCLK PREADY (1230) (1230) )
                    ( IOPATH ACLK_1 RDATA_1[63] (1426) (1426) )
                    ( IOPATH ACLK_1 RDATA_1[62] (1367) (1367) )
                    ( IOPATH ACLK_1 RDATA_1[61] (1430) (1430) )
                    ( IOPATH ACLK_1 RDATA_1[60] (1402) (1402) )
                    ( IOPATH ACLK_1 RDATA_1[59] (1415) (1415) )
                    ( IOPATH ACLK_1 RDATA_1[58] (1420) (1420) )
                    ( IOPATH ACLK_1 RDATA_1[57] (1385) (1385) )
                    ( IOPATH ACLK_1 RDATA_1[56] (1368) (1368) )
                    ( IOPATH ACLK_1 RDATA_1[55] (1460) (1460) )
                    ( IOPATH ACLK_1 RDATA_1[54] (1416) (1416) )
                    ( IOPATH ACLK_1 RDATA_1[53] (1371) (1371) )
                    ( IOPATH ACLK_1 RDATA_1[52] (1408) (1408) )
                    ( IOPATH ACLK_1 RDATA_1[51] (1400) (1400) )
                    ( IOPATH ACLK_1 RDATA_1[50] (1420) (1420) )
                    ( IOPATH ACLK_1 RDATA_1[49] (1397) (1397) )
                    ( IOPATH ACLK_1 RDATA_1[48] (1412) (1412) )
                    ( IOPATH ACLK_1 RDATA_1[47] (1436) (1436) )
                    ( IOPATH ACLK_1 RDATA_1[46] (1391) (1391) )
                    ( IOPATH ACLK_1 RDATA_1[45] (1439) (1439) )
                    ( IOPATH ACLK_1 RDATA_1[44] (1423) (1423) )
                    ( IOPATH ACLK_1 RDATA_1[43] (1445) (1445) )
                    ( IOPATH ACLK_1 RDATA_1[42] (1434) (1434) )
                    ( IOPATH ACLK_1 RDATA_1[41] (1406) (1406) )
                    ( IOPATH ACLK_1 RDATA_1[40] (1443) (1443) )
                    ( IOPATH ACLK_1 RDATA_1[39] (1380) (1380) )
                    ( IOPATH ACLK_1 RDATA_1[38] (1465) (1465) )
                    ( IOPATH ACLK_1 RDATA_1[37] (1377) (1377) )
                    ( IOPATH ACLK_1 RDATA_1[36] (1349) (1349) )
                    ( IOPATH ACLK_1 RDATA_1[35] (1409) (1409) )
                    ( IOPATH ACLK_1 RDATA_1[34] (1386) (1386) )
                    ( IOPATH ACLK_1 RDATA_1[33] (1423) (1423) )
                    ( IOPATH ACLK_1 RDATA_1[32] (1409) (1409) )
                    ( IOPATH ACLK_1 RDATA_1[31] (1392) (1392) )
                    ( IOPATH ACLK_1 RDATA_1[30] (1405) (1405) )
                    ( IOPATH ACLK_1 RDATA_1[29] (1368) (1368) )
                    ( IOPATH ACLK_1 RDATA_1[28] (1392) (1392) )
                    ( IOPATH ACLK_1 RDATA_1[27] (1344) (1344) )
                    ( IOPATH ACLK_1 RDATA_1[26] (1440) (1440) )
                    ( IOPATH ACLK_1 RDATA_1[25] (1440) (1440) )
                    ( IOPATH ACLK_1 RDATA_1[24] (1423) (1423) )
                    ( IOPATH ACLK_1 RDATA_1[23] (1402) (1402) )
                    ( IOPATH ACLK_1 RDATA_1[22] (1434) (1434) )
                    ( IOPATH ACLK_1 RDATA_1[21] (1443) (1443) )
                    ( IOPATH ACLK_1 RDATA_1[20] (1445) (1445) )
                    ( IOPATH ACLK_1 RDATA_1[19] (1379) (1379) )
                    ( IOPATH ACLK_1 RDATA_1[18] (1441) (1441) )
                    ( IOPATH ACLK_1 RDATA_1[17] (1420) (1420) )
                    ( IOPATH ACLK_1 RDATA_1[16] (1359) (1359) )
                    ( IOPATH ACLK_1 RDATA_1[15] (1400) (1400) )
                    ( IOPATH ACLK_1 RDATA_1[14] (1424) (1424) )
                    ( IOPATH ACLK_1 RDATA_1[13] (1357) (1357) )
                    ( IOPATH ACLK_1 RDATA_1[12] (1376) (1376) )
                    ( IOPATH ACLK_1 RDATA_1[11] (1415) (1415) )
                    ( IOPATH ACLK_1 RDATA_1[10] (1413) (1413) )
                    ( IOPATH ACLK_1 RDATA_1[9] (1395) (1395) )
                    ( IOPATH ACLK_1 RDATA_1[8] (1362) (1362) )
                    ( IOPATH ACLK_1 RDATA_1[7] (1343) (1343) )
                    ( IOPATH ACLK_1 RDATA_1[6] (1389) (1389) )
                    ( IOPATH ACLK_1 RDATA_1[5] (1370) (1370) )
                    ( IOPATH ACLK_1 RDATA_1[4] (1377) (1377) )
                    ( IOPATH ACLK_1 RDATA_1[3] (1393) (1393) )
                    ( IOPATH ACLK_1 RDATA_1[2] (1385) (1385) )
                    ( IOPATH ACLK_1 RDATA_1[1] (1346) (1346) )
                    ( IOPATH ACLK_1 RDATA_1[0] (1411) (1411) )
                    ( IOPATH ACLK_1 ARREADY_1 (1087) (1087) )
                    ( IOPATH ACLK_1 AWREADY_1 (988) (988) )
                    ( IOPATH ACLK_1 BVALID_1 (730) (730) )
                    ( IOPATH ACLK_1 RLAST_1 (1338) (1338) )
                    ( IOPATH ACLK_1 RVALID_1 (784) (784) )
                    ( IOPATH ACLK_1 WREADY_1 (968) (968) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CORE_DDRC_CORE_CLK) (1680) )
                ( WIDTH  (negedge CORE_DDRC_CORE_CLK) (1680) )
                ( SETUPHOLD (posedge PSEL) (posedge PCLK) (3222) (141) )
                ( SETUPHOLD (negedge PSEL) (posedge PCLK) (3222) (141) )
                ( SETUPHOLD (posedge PENABLE) (posedge PCLK) (3248) (238) )
                ( SETUPHOLD (negedge PENABLE) (posedge PCLK) (3248) (238) )
                ( SETUPHOLD (posedge PWRITE) (posedge PCLK) (3218) (32) )
                ( SETUPHOLD (negedge PWRITE) (posedge PCLK) (3218) (32) )
                ( SETUPHOLD (posedge PWDATA[31]) (posedge PCLK) (389) (188) )
                ( SETUPHOLD (negedge PWDATA[31]) (posedge PCLK) (389) (188) )
                ( SETUPHOLD (posedge PWDATA[29]) (posedge PCLK) (565) (285) )
                ( SETUPHOLD (negedge PWDATA[29]) (posedge PCLK) (565) (285) )
                ( SETUPHOLD (posedge PWDATA[30]) (posedge PCLK) (521) (267) )
                ( SETUPHOLD (negedge PWDATA[30]) (posedge PCLK) (521) (267) )
                ( SETUPHOLD (posedge PWDATA[27]) (posedge PCLK) (488) (337) )
                ( SETUPHOLD (negedge PWDATA[27]) (posedge PCLK) (488) (337) )
                ( SETUPHOLD (posedge PWDATA[28]) (posedge PCLK) (692) (318) )
                ( SETUPHOLD (negedge PWDATA[28]) (posedge PCLK) (692) (318) )
                ( SETUPHOLD (posedge PWDATA[26]) (posedge PCLK) (543) (44) )
                ( SETUPHOLD (negedge PWDATA[26]) (posedge PCLK) (543) (44) )
                ( SETUPHOLD (posedge PWDATA[25]) (posedge PCLK) (770) (289) )
                ( SETUPHOLD (negedge PWDATA[25]) (posedge PCLK) (770) (289) )
                ( SETUPHOLD (posedge PWDATA[17]) (posedge PCLK) (569) (198) )
                ( SETUPHOLD (negedge PWDATA[17]) (posedge PCLK) (569) (198) )
                ( SETUPHOLD (posedge PWDATA[23]) (posedge PCLK) (614) (216) )
                ( SETUPHOLD (negedge PWDATA[23]) (posedge PCLK) (614) (216) )
                ( SETUPHOLD (posedge PWDATA[20]) (posedge PCLK) (730) (173) )
                ( SETUPHOLD (negedge PWDATA[20]) (posedge PCLK) (730) (173) )
                ( SETUPHOLD (posedge PWDATA[15]) (posedge PCLK) (894) (138) )
                ( SETUPHOLD (negedge PWDATA[15]) (posedge PCLK) (894) (138) )
                ( SETUPHOLD (posedge PWDATA[24]) (posedge PCLK) (454) (315) )
                ( SETUPHOLD (negedge PWDATA[24]) (posedge PCLK) (454) (315) )
                ( SETUPHOLD (posedge PWDATA[22]) (posedge PCLK) (626) (114) )
                ( SETUPHOLD (negedge PWDATA[22]) (posedge PCLK) (626) (114) )
                ( SETUPHOLD (posedge PWDATA[14]) (posedge PCLK) (809) (195) )
                ( SETUPHOLD (negedge PWDATA[14]) (posedge PCLK) (809) (195) )
                ( SETUPHOLD (posedge PWDATA[16]) (posedge PCLK) (1027) (223) )
                ( SETUPHOLD (negedge PWDATA[16]) (posedge PCLK) (1027) (223) )
                ( SETUPHOLD (posedge PWDATA[18]) (posedge PCLK) (748) (364) )
                ( SETUPHOLD (negedge PWDATA[18]) (posedge PCLK) (748) (364) )
                ( SETUPHOLD (posedge PWDATA[19]) (posedge PCLK) (651) (84) )
                ( SETUPHOLD (negedge PWDATA[19]) (posedge PCLK) (651) (84) )
                ( SETUPHOLD (posedge PWDATA[21]) (posedge PCLK) (581) (360) )
                ( SETUPHOLD (negedge PWDATA[21]) (posedge PCLK) (581) (360) )
                ( SETUPHOLD (posedge PWDATA[13]) (posedge PCLK) (913) (367) )
                ( SETUPHOLD (negedge PWDATA[13]) (posedge PCLK) (913) (367) )
                ( SETUPHOLD (posedge PWDATA[12]) (posedge PCLK) (1004) (35) )
                ( SETUPHOLD (negedge PWDATA[12]) (posedge PCLK) (1004) (35) )
                ( SETUPHOLD (posedge PWDATA[10]) (posedge PCLK) (1045) (-43) )
                ( SETUPHOLD (negedge PWDATA[10]) (posedge PCLK) (1045) (-43) )
                ( SETUPHOLD (posedge PWDATA[11]) (posedge PCLK) (934) (248) )
                ( SETUPHOLD (negedge PWDATA[11]) (posedge PCLK) (934) (248) )
                ( SETUPHOLD (posedge PWDATA[8]) (posedge PCLK) (842) (211) )
                ( SETUPHOLD (negedge PWDATA[8]) (posedge PCLK) (842) (211) )
                ( SETUPHOLD (posedge PWDATA[9]) (posedge PCLK) (813) (342) )
                ( SETUPHOLD (negedge PWDATA[9]) (posedge PCLK) (813) (342) )
                ( SETUPHOLD (posedge PWDATA[7]) (posedge PCLK) (942) (212) )
                ( SETUPHOLD (negedge PWDATA[7]) (posedge PCLK) (942) (212) )
                ( SETUPHOLD (posedge PWDATA[6]) (posedge PCLK) (1147) (-48) )
                ( SETUPHOLD (negedge PWDATA[6]) (posedge PCLK) (1147) (-48) )
                ( SETUPHOLD (posedge PWDATA[0]) (posedge PCLK) (1078) (-80) )
                ( SETUPHOLD (negedge PWDATA[0]) (posedge PCLK) (1078) (-80) )
                ( WIDTH  (posedge PCLK) (4250) )
                ( WIDTH  (negedge PCLK) (4250) )
                ( SETUPHOLD (posedge PWDATA[3]) (posedge PCLK) (1060) (117) )
                ( SETUPHOLD (negedge PWDATA[3]) (posedge PCLK) (1060) (117) )
                ( SETUPHOLD (posedge PADDR[10]) (posedge PCLK) (2004) (178) )
                ( SETUPHOLD (negedge PADDR[10]) (posedge PCLK) (2004) (178) )
                ( SETUPHOLD (posedge PWDATA[5]) (posedge PCLK) (783) (71) )
                ( SETUPHOLD (negedge PWDATA[5]) (posedge PCLK) (783) (71) )
                ( SETUPHOLD (posedge PADDR[9]) (posedge PCLK) (1805) (236) )
                ( SETUPHOLD (negedge PADDR[9]) (posedge PCLK) (1805) (236) )
                ( SETUPHOLD (posedge PADDR[11]) (posedge PCLK) (1944) (138) )
                ( SETUPHOLD (negedge PADDR[11]) (posedge PCLK) (1944) (138) )
                ( SETUPHOLD (posedge PWDATA[1]) (posedge PCLK) (882) (272) )
                ( SETUPHOLD (negedge PWDATA[1]) (posedge PCLK) (882) (272) )
                ( SETUPHOLD (posedge PWDATA[2]) (posedge PCLK) (835) (243) )
                ( SETUPHOLD (negedge PWDATA[2]) (posedge PCLK) (835) (243) )
                ( SETUPHOLD (posedge PWDATA[4]) (posedge PCLK) (912) (229) )
                ( SETUPHOLD (negedge PWDATA[4]) (posedge PCLK) (912) (229) )
                ( SETUPHOLD (posedge PADDR[8]) (posedge PCLK) (1843) (232) )
                ( SETUPHOLD (negedge PADDR[8]) (posedge PCLK) (1843) (232) )
                ( SETUPHOLD (posedge PADDR[7]) (posedge PCLK) (2033) (253) )
                ( SETUPHOLD (negedge PADDR[7]) (posedge PCLK) (2033) (253) )
                ( SETUPHOLD (posedge PADDR[5]) (posedge PCLK) (1873) (59) )
                ( SETUPHOLD (negedge PADDR[5]) (posedge PCLK) (1873) (59) )
                ( SETUPHOLD (posedge PADDR[6]) (posedge PCLK) (1792) (37) )
                ( SETUPHOLD (negedge PADDR[6]) (posedge PCLK) (1792) (37) )
                ( SETUPHOLD (posedge PADDR[3]) (posedge PCLK) (1736) (183) )
                ( SETUPHOLD (negedge PADDR[3]) (posedge PCLK) (1736) (183) )
                ( SETUPHOLD (posedge PADDR[4]) (posedge PCLK) (1855) (229) )
                ( SETUPHOLD (negedge PADDR[4]) (posedge PCLK) (1855) (229) )
                ( SETUPHOLD (posedge PADDR[2]) (posedge PCLK) (1911) (99) )
                ( SETUPHOLD (negedge PADDR[2]) (posedge PCLK) (1911) (99) )
                ( SETUPHOLD (posedge PADDR[1]) (posedge PCLK) (1900) (-109) )
                ( SETUPHOLD (negedge PADDR[1]) (posedge PCLK) (1900) (-109) )
                ( SETUPHOLD (posedge PADDR[0]) (posedge PCLK) (1727) (-67) )
                ( SETUPHOLD (negedge PADDR[0]) (posedge PCLK) (1727) (-67) )
                ( SETUPHOLD (posedge ARURGENT_2) (posedge ACLK_2) (785) (76) )
                ( SETUPHOLD (negedge ARURGENT_2) (posedge ACLK_2) (785) (76) )
                ( SETUPHOLD (posedge RREADY_2) (posedge ACLK_2) (2453) (-137) )
                ( SETUPHOLD (negedge RREADY_2) (posedge ACLK_2) (2453) (-137) )
                ( SETUPHOLD (posedge CSYSREQ_2) (posedge ACLK_2) (572) (78) )
                ( SETUPHOLD (negedge CSYSREQ_2) (posedge ACLK_2) (572) (78) )
                ( SETUPHOLD (posedge ARPOISON_2) (posedge ACLK_2) (1123) (103) )
                ( SETUPHOLD (negedge ARPOISON_2) (posedge ACLK_2) (1123) (103) )
                ( SETUPHOLD (posedge ARQOS_2[3]) (posedge ACLK_2) (2528) (118) )
                ( SETUPHOLD (negedge ARQOS_2[3]) (posedge ACLK_2) (2528) (118) )
                ( SETUPHOLD (posedge ARQOS_2[1]) (posedge ACLK_2) (2348) (108) )
                ( SETUPHOLD (negedge ARQOS_2[1]) (posedge ACLK_2) (2348) (108) )
                ( SETUPHOLD (posedge ARQOS_2[2]) (posedge ACLK_2) (2490) (117) )
                ( SETUPHOLD (negedge ARQOS_2[2]) (posedge ACLK_2) (2490) (117) )
                ( SETUPHOLD (posedge ARVALID_2) (posedge ACLK_2) (4806) (103) )
                ( SETUPHOLD (negedge ARVALID_2) (posedge ACLK_2) (4806) (103) )
                ( SETUPHOLD (posedge ARQOS_2[0]) (posedge ACLK_2) (2544) (77) )
                ( SETUPHOLD (negedge ARQOS_2[0]) (posedge ACLK_2) (2544) (77) )
                ( SETUPHOLD (posedge ARBURST_2[1]) (posedge ACLK_2) (1526) (-75) )
                ( SETUPHOLD (negedge ARBURST_2[1]) (posedge ACLK_2) (1526) (-75) )
                ( SETUPHOLD (posedge ARLEN_2[4]) (posedge ACLK_2) (1708) (20) )
                ( SETUPHOLD (negedge ARLEN_2[4]) (posedge ACLK_2) (1708) (20) )
                ( SETUPHOLD (posedge ARLEN_2[7]) (posedge ACLK_2) (2029) (123) )
                ( SETUPHOLD (negedge ARLEN_2[7]) (posedge ACLK_2) (2029) (123) )
                ( SETUPHOLD (posedge ARLEN_2[2]) (posedge ACLK_2) (2171) (52) )
                ( SETUPHOLD (negedge ARLEN_2[2]) (posedge ACLK_2) (2171) (52) )
                ( SETUPHOLD (posedge ARBURST_2[0]) (posedge ACLK_2) (1430) (-46) )
                ( SETUPHOLD (negedge ARBURST_2[0]) (posedge ACLK_2) (1430) (-46) )
                ( SETUPHOLD (posedge ARSIZE_2[1]) (posedge ACLK_2) (2741) (38) )
                ( SETUPHOLD (negedge ARSIZE_2[1]) (posedge ACLK_2) (2741) (38) )
                ( SETUPHOLD (posedge ARLEN_2[1]) (posedge ACLK_2) (1889) (120) )
                ( SETUPHOLD (negedge ARLEN_2[1]) (posedge ACLK_2) (1889) (120) )
                ( SETUPHOLD (posedge ARLEN_2[3]) (posedge ACLK_2) (1763) (122) )
                ( SETUPHOLD (negedge ARLEN_2[3]) (posedge ACLK_2) (1763) (122) )
                ( SETUPHOLD (posedge ARLEN_2[5]) (posedge ACLK_2) (2130) (142) )
                ( SETUPHOLD (negedge ARLEN_2[5]) (posedge ACLK_2) (2130) (142) )
                ( SETUPHOLD (posedge ARLEN_2[6]) (posedge ACLK_2) (2066) (91) )
                ( SETUPHOLD (negedge ARLEN_2[6]) (posedge ACLK_2) (2066) (91) )
                ( SETUPHOLD (posedge ARSIZE_2[0]) (posedge ACLK_2) (2748) (107) )
                ( SETUPHOLD (negedge ARSIZE_2[0]) (posedge ACLK_2) (2748) (107) )
                ( SETUPHOLD (posedge ARLEN_2[0]) (posedge ACLK_2) (2108) (108) )
                ( SETUPHOLD (negedge ARLEN_2[0]) (posedge ACLK_2) (2108) (108) )
                ( SETUPHOLD (posedge ARADDR_2[31]) (posedge ACLK_2) (1317) (114) )
                ( SETUPHOLD (negedge ARADDR_2[31]) (posedge ACLK_2) (1317) (114) )
                ( SETUPHOLD (posedge ARADDR_2[29]) (posedge ACLK_2) (1362) (109) )
                ( SETUPHOLD (negedge ARADDR_2[29]) (posedge ACLK_2) (1362) (109) )
                ( SETUPHOLD (posedge ARADDR_2[30]) (posedge ACLK_2) (1267) (100) )
                ( SETUPHOLD (negedge ARADDR_2[30]) (posedge ACLK_2) (1267) (100) )
                ( SETUPHOLD (posedge ARADDR_2[27]) (posedge ACLK_2) (1371) (124) )
                ( SETUPHOLD (negedge ARADDR_2[27]) (posedge ACLK_2) (1371) (124) )
                ( SETUPHOLD (posedge ARADDR_2[28]) (posedge ACLK_2) (1196) (135) )
                ( SETUPHOLD (negedge ARADDR_2[28]) (posedge ACLK_2) (1196) (135) )
                ( SETUPHOLD (posedge ARADDR_2[26]) (posedge ACLK_2) (1339) (134) )
                ( SETUPHOLD (negedge ARADDR_2[26]) (posedge ACLK_2) (1339) (134) )
                ( SETUPHOLD (posedge ARADDR_2[25]) (posedge ACLK_2) (1337) (101) )
                ( SETUPHOLD (negedge ARADDR_2[25]) (posedge ACLK_2) (1337) (101) )
                ( SETUPHOLD (posedge ARADDR_2[17]) (posedge ACLK_2) (1285) (92) )
                ( SETUPHOLD (negedge ARADDR_2[17]) (posedge ACLK_2) (1285) (92) )
                ( SETUPHOLD (posedge ARADDR_2[23]) (posedge ACLK_2) (1302) (111) )
                ( SETUPHOLD (negedge ARADDR_2[23]) (posedge ACLK_2) (1302) (111) )
                ( SETUPHOLD (posedge ARADDR_2[20]) (posedge ACLK_2) (1177) (104) )
                ( SETUPHOLD (negedge ARADDR_2[20]) (posedge ACLK_2) (1177) (104) )
                ( SETUPHOLD (posedge ARADDR_2[15]) (posedge ACLK_2) (1286) (103) )
                ( SETUPHOLD (negedge ARADDR_2[15]) (posedge ACLK_2) (1286) (103) )
                ( SETUPHOLD (posedge ARADDR_2[24]) (posedge ACLK_2) (1291) (115) )
                ( SETUPHOLD (negedge ARADDR_2[24]) (posedge ACLK_2) (1291) (115) )
                ( SETUPHOLD (posedge ARADDR_2[22]) (posedge ACLK_2) (1041) (110) )
                ( SETUPHOLD (negedge ARADDR_2[22]) (posedge ACLK_2) (1041) (110) )
                ( SETUPHOLD (posedge ARADDR_2[14]) (posedge ACLK_2) (980) (105) )
                ( SETUPHOLD (negedge ARADDR_2[14]) (posedge ACLK_2) (980) (105) )
                ( SETUPHOLD (posedge ARADDR_2[16]) (posedge ACLK_2) (1163) (106) )
                ( SETUPHOLD (negedge ARADDR_2[16]) (posedge ACLK_2) (1163) (106) )
                ( SETUPHOLD (posedge ARADDR_2[18]) (posedge ACLK_2) (1288) (100) )
                ( SETUPHOLD (negedge ARADDR_2[18]) (posedge ACLK_2) (1288) (100) )
                ( SETUPHOLD (posedge ARADDR_2[19]) (posedge ACLK_2) (1037) (86) )
                ( SETUPHOLD (negedge ARADDR_2[19]) (posedge ACLK_2) (1037) (86) )
                ( SETUPHOLD (posedge ARADDR_2[21]) (posedge ACLK_2) (1233) (77) )
                ( SETUPHOLD (negedge ARADDR_2[21]) (posedge ACLK_2) (1233) (77) )
                ( SETUPHOLD (posedge ARADDR_2[13]) (posedge ACLK_2) (1294) (100) )
                ( SETUPHOLD (negedge ARADDR_2[13]) (posedge ACLK_2) (1294) (100) )
                ( SETUPHOLD (posedge ARADDR_2[12]) (posedge ACLK_2) (1384) (93) )
                ( SETUPHOLD (negedge ARADDR_2[12]) (posedge ACLK_2) (1384) (93) )
                ( SETUPHOLD (posedge ARADDR_2[10]) (posedge ACLK_2) (1710) (110) )
                ( SETUPHOLD (negedge ARADDR_2[10]) (posedge ACLK_2) (1710) (110) )
                ( SETUPHOLD (posedge ARADDR_2[11]) (posedge ACLK_2) (1309) (99) )
                ( SETUPHOLD (negedge ARADDR_2[11]) (posedge ACLK_2) (1309) (99) )
                ( SETUPHOLD (posedge ARADDR_2[8]) (posedge ACLK_2) (1817) (131) )
                ( SETUPHOLD (negedge ARADDR_2[8]) (posedge ACLK_2) (1817) (131) )
                ( SETUPHOLD (posedge ARADDR_2[9]) (posedge ACLK_2) (1871) (106) )
                ( SETUPHOLD (negedge ARADDR_2[9]) (posedge ACLK_2) (1871) (106) )
                ( SETUPHOLD (posedge ARADDR_2[7]) (posedge ACLK_2) (2129) (111) )
                ( SETUPHOLD (negedge ARADDR_2[7]) (posedge ACLK_2) (2129) (111) )
                ( SETUPHOLD (posedge ARADDR_2[6]) (posedge ACLK_2) (2100) (90) )
                ( SETUPHOLD (negedge ARADDR_2[6]) (posedge ACLK_2) (2100) (90) )
                ( SETUPHOLD (posedge ARID_2[6]) (posedge ACLK_2) (1217) (75) )
                ( SETUPHOLD (negedge ARID_2[6]) (posedge ACLK_2) (1217) (75) )
                ( SETUPHOLD (posedge ARADDR_2[4]) (posedge ACLK_2) (2241) (113) )
                ( SETUPHOLD (negedge ARADDR_2[4]) (posedge ACLK_2) (2241) (113) )
                ( SETUPHOLD (posedge ARADDR_2[1]) (posedge ACLK_2) (2355) (96) )
                ( SETUPHOLD (negedge ARADDR_2[1]) (posedge ACLK_2) (2355) (96) )
                ( SETUPHOLD (posedge ARID_2[4]) (posedge ACLK_2) (1444) (72) )
                ( SETUPHOLD (negedge ARID_2[4]) (posedge ACLK_2) (1444) (72) )
                ( SETUPHOLD (posedge ARADDR_2[5]) (posedge ACLK_2) (2383) (80) )
                ( SETUPHOLD (negedge ARADDR_2[5]) (posedge ACLK_2) (2383) (80) )
                ( SETUPHOLD (posedge ARADDR_2[3]) (posedge ACLK_2) (2225) (120) )
                ( SETUPHOLD (negedge ARADDR_2[3]) (posedge ACLK_2) (2225) (120) )
                ( SETUPHOLD (posedge ARID_2[3]) (posedge ACLK_2) (1264) (106) )
                ( SETUPHOLD (negedge ARID_2[3]) (posedge ACLK_2) (1264) (106) )
                ( SETUPHOLD (posedge ARID_2[5]) (posedge ACLK_2) (1397) (62) )
                ( SETUPHOLD (negedge ARID_2[5]) (posedge ACLK_2) (1397) (62) )
                ( SETUPHOLD (posedge ARID_2[7]) (posedge ACLK_2) (1254) (117) )
                ( SETUPHOLD (negedge ARID_2[7]) (posedge ACLK_2) (1254) (117) )
                ( SETUPHOLD (posedge ARADDR_2[0]) (posedge ACLK_2) (2460) (-7) )
                ( SETUPHOLD (negedge ARADDR_2[0]) (posedge ACLK_2) (2460) (-7) )
                ( SETUPHOLD (posedge ARADDR_2[2]) (posedge ACLK_2) (2409) (97) )
                ( SETUPHOLD (negedge ARADDR_2[2]) (posedge ACLK_2) (2409) (97) )
                ( SETUPHOLD (posedge ARID_2[2]) (posedge ACLK_2) (1246) (103) )
                ( SETUPHOLD (negedge ARID_2[2]) (posedge ACLK_2) (1246) (103) )
                ( SETUPHOLD (posedge ARID_2[1]) (posedge ACLK_2) (1294) (87) )
                ( SETUPHOLD (negedge ARID_2[1]) (posedge ACLK_2) (1294) (87) )
                ( SETUPHOLD (posedge BREADY_2) (posedge ACLK_2) (2226) (-177) )
                ( SETUPHOLD (negedge BREADY_2) (posedge ACLK_2) (2226) (-177) )
                ( SETUPHOLD (posedge ARID_2[0]) (posedge ACLK_2) (1453) (72) )
                ( SETUPHOLD (negedge ARID_2[0]) (posedge ACLK_2) (1453) (72) )
                ( SETUPHOLD (posedge WLAST_2) (posedge ACLK_2) (617) (45) )
                ( SETUPHOLD (negedge WLAST_2) (posedge ACLK_2) (617) (45) )
                ( SETUPHOLD (posedge WVALID_2) (posedge ACLK_2) (803) (129) )
                ( SETUPHOLD (negedge WVALID_2) (posedge ACLK_2) (803) (129) )
                ( SETUPHOLD (posedge WSTRB_2[7]) (posedge ACLK_2) (448) (98) )
                ( SETUPHOLD (negedge WSTRB_2[7]) (posedge ACLK_2) (448) (98) )
                ( SETUPHOLD (posedge WSTRB_2[6]) (posedge ACLK_2) (417) (111) )
                ( SETUPHOLD (negedge WSTRB_2[6]) (posedge ACLK_2) (417) (111) )
                ( SETUPHOLD (posedge WDATA_2[62]) (posedge ACLK_2) (423) (100) )
                ( SETUPHOLD (negedge WDATA_2[62]) (posedge ACLK_2) (423) (100) )
                ( SETUPHOLD (posedge WSTRB_2[4]) (posedge ACLK_2) (453) (99) )
                ( SETUPHOLD (negedge WSTRB_2[4]) (posedge ACLK_2) (453) (99) )
                ( SETUPHOLD (posedge WSTRB_2[1]) (posedge ACLK_2) (453) (103) )
                ( SETUPHOLD (negedge WSTRB_2[1]) (posedge ACLK_2) (453) (103) )
                ( SETUPHOLD (posedge WDATA_2[60]) (posedge ACLK_2) (401) (99) )
                ( SETUPHOLD (negedge WDATA_2[60]) (posedge ACLK_2) (401) (99) )
                ( SETUPHOLD (posedge WSTRB_2[5]) (posedge ACLK_2) (461) (99) )
                ( SETUPHOLD (negedge WSTRB_2[5]) (posedge ACLK_2) (461) (99) )
                ( SETUPHOLD (posedge WSTRB_2[3]) (posedge ACLK_2) (439) (116) )
                ( SETUPHOLD (negedge WSTRB_2[3]) (posedge ACLK_2) (439) (116) )
                ( SETUPHOLD (posedge WDATA_2[59]) (posedge ACLK_2) (507) (101) )
                ( SETUPHOLD (negedge WDATA_2[59]) (posedge ACLK_2) (507) (101) )
                ( SETUPHOLD (posedge WDATA_2[61]) (posedge ACLK_2) (440) (97) )
                ( SETUPHOLD (negedge WDATA_2[61]) (posedge ACLK_2) (440) (97) )
                ( SETUPHOLD (posedge WDATA_2[63]) (posedge ACLK_2) (547) (58) )
                ( SETUPHOLD (negedge WDATA_2[63]) (posedge ACLK_2) (547) (58) )
                ( SETUPHOLD (posedge WSTRB_2[0]) (posedge ACLK_2) (393) (90) )
                ( SETUPHOLD (negedge WSTRB_2[0]) (posedge ACLK_2) (393) (90) )
                ( SETUPHOLD (posedge WSTRB_2[2]) (posedge ACLK_2) (522) (108) )
                ( SETUPHOLD (negedge WSTRB_2[2]) (posedge ACLK_2) (522) (108) )
                ( SETUPHOLD (posedge WDATA_2[58]) (posedge ACLK_2) (636) (111) )
                ( SETUPHOLD (negedge WDATA_2[58]) (posedge ACLK_2) (636) (111) )
                ( SETUPHOLD (posedge WDATA_2[57]) (posedge ACLK_2) (567) (64) )
                ( SETUPHOLD (negedge WDATA_2[57]) (posedge ACLK_2) (567) (64) )
                ( SETUPHOLD (posedge WDATA_2[55]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (negedge WDATA_2[55]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (posedge WDATA_2[56]) (posedge ACLK_2) (602) (0) )
                ( SETUPHOLD (negedge WDATA_2[56]) (posedge ACLK_2) (602) (0) )
                ( SETUPHOLD (posedge WDATA_2[53]) (posedge ACLK_2) (602) (35) )
                ( SETUPHOLD (negedge WDATA_2[53]) (posedge ACLK_2) (602) (35) )
                ( SETUPHOLD (posedge WDATA_2[54]) (posedge ACLK_2) (471) (115) )
                ( SETUPHOLD (negedge WDATA_2[54]) (posedge ACLK_2) (471) (115) )
                ( SETUPHOLD (posedge WDATA_2[52]) (posedge ACLK_2) (441) (106) )
                ( SETUPHOLD (negedge WDATA_2[52]) (posedge ACLK_2) (441) (106) )
                ( SETUPHOLD (posedge WDATA_2[51]) (posedge ACLK_2) (473) (99) )
                ( SETUPHOLD (negedge WDATA_2[51]) (posedge ACLK_2) (473) (99) )
                ( SETUPHOLD (posedge WDATA_2[45]) (posedge ACLK_2) (417) (106) )
                ( SETUPHOLD (negedge WDATA_2[45]) (posedge ACLK_2) (417) (106) )
                ( WIDTH  (posedge ACLK_2) (3500) )
                ( WIDTH  (negedge ACLK_2) (3500) )
                ( SETUPHOLD (posedge WDATA_2[48]) (posedge ACLK_2) (411) (110) )
                ( SETUPHOLD (negedge WDATA_2[48]) (posedge ACLK_2) (411) (110) )
                ( SETUPHOLD (posedge WDATA_2[43]) (posedge ACLK_2) (636) (102) )
                ( SETUPHOLD (negedge WDATA_2[43]) (posedge ACLK_2) (636) (102) )
                ( SETUPHOLD (posedge WDATA_2[50]) (posedge ACLK_2) (412) (97) )
                ( SETUPHOLD (negedge WDATA_2[50]) (posedge ACLK_2) (412) (97) )
                ( SETUPHOLD (posedge WDATA_2[42]) (posedge ACLK_2) (629) (46) )
                ( SETUPHOLD (negedge WDATA_2[42]) (posedge ACLK_2) (629) (46) )
                ( SETUPHOLD (posedge WDATA_2[44]) (posedge ACLK_2) (433) (121) )
                ( SETUPHOLD (negedge WDATA_2[44]) (posedge ACLK_2) (433) (121) )
                ( SETUPHOLD (posedge WDATA_2[46]) (posedge ACLK_2) (431) (97) )
                ( SETUPHOLD (negedge WDATA_2[46]) (posedge ACLK_2) (431) (97) )
                ( SETUPHOLD (posedge WDATA_2[47]) (posedge ACLK_2) (423) (107) )
                ( SETUPHOLD (negedge WDATA_2[47]) (posedge ACLK_2) (423) (107) )
                ( SETUPHOLD (posedge WDATA_2[49]) (posedge ACLK_2) (388) (124) )
                ( SETUPHOLD (negedge WDATA_2[49]) (posedge ACLK_2) (388) (124) )
                ( SETUPHOLD (posedge WDATA_2[41]) (posedge ACLK_2) (485) (66) )
                ( SETUPHOLD (negedge WDATA_2[41]) (posedge ACLK_2) (485) (66) )
                ( SETUPHOLD (posedge WDATA_2[40]) (posedge ACLK_2) (378) (99) )
                ( SETUPHOLD (negedge WDATA_2[40]) (posedge ACLK_2) (378) (99) )
                ( SETUPHOLD (posedge WDATA_2[38]) (posedge ACLK_2) (423) (86) )
                ( SETUPHOLD (negedge WDATA_2[38]) (posedge ACLK_2) (423) (86) )
                ( SETUPHOLD (posedge WDATA_2[39]) (posedge ACLK_2) (405) (108) )
                ( SETUPHOLD (negedge WDATA_2[39]) (posedge ACLK_2) (405) (108) )
                ( SETUPHOLD (posedge WDATA_2[36]) (posedge ACLK_2) (409) (108) )
                ( SETUPHOLD (negedge WDATA_2[36]) (posedge ACLK_2) (409) (108) )
                ( SETUPHOLD (posedge WDATA_2[37]) (posedge ACLK_2) (382) (111) )
                ( SETUPHOLD (negedge WDATA_2[37]) (posedge ACLK_2) (382) (111) )
                ( SETUPHOLD (posedge WDATA_2[35]) (posedge ACLK_2) (405) (120) )
                ( SETUPHOLD (negedge WDATA_2[35]) (posedge ACLK_2) (405) (120) )
                ( SETUPHOLD (posedge WDATA_2[34]) (posedge ACLK_2) (471) (108) )
                ( SETUPHOLD (negedge WDATA_2[34]) (posedge ACLK_2) (471) (108) )
                ( SETUPHOLD (posedge WDATA_2[26]) (posedge ACLK_2) (387) (102) )
                ( SETUPHOLD (negedge WDATA_2[26]) (posedge ACLK_2) (387) (102) )
                ( SETUPHOLD (posedge WDATA_2[32]) (posedge ACLK_2) (515) (78) )
                ( SETUPHOLD (negedge WDATA_2[32]) (posedge ACLK_2) (515) (78) )
                ( SETUPHOLD (posedge WDATA_2[29]) (posedge ACLK_2) (382) (105) )
                ( SETUPHOLD (negedge WDATA_2[29]) (posedge ACLK_2) (382) (105) )
                ( SETUPHOLD (posedge WDATA_2[24]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (negedge WDATA_2[24]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (posedge WDATA_2[33]) (posedge ACLK_2) (513) (40) )
                ( SETUPHOLD (negedge WDATA_2[33]) (posedge ACLK_2) (513) (40) )
                ( SETUPHOLD (posedge WDATA_2[31]) (posedge ACLK_2) (423) (104) )
                ( SETUPHOLD (negedge WDATA_2[31]) (posedge ACLK_2) (423) (104) )
                ( SETUPHOLD (posedge WDATA_2[23]) (posedge ACLK_2) (450) (67) )
                ( SETUPHOLD (negedge WDATA_2[23]) (posedge ACLK_2) (450) (67) )
                ( SETUPHOLD (posedge WDATA_2[25]) (posedge ACLK_2) (405) (103) )
                ( SETUPHOLD (negedge WDATA_2[25]) (posedge ACLK_2) (405) (103) )
                ( SETUPHOLD (posedge WDATA_2[27]) (posedge ACLK_2) (388) (120) )
                ( SETUPHOLD (negedge WDATA_2[27]) (posedge ACLK_2) (388) (120) )
                ( SETUPHOLD (posedge WDATA_2[28]) (posedge ACLK_2) (435) (76) )
                ( SETUPHOLD (negedge WDATA_2[28]) (posedge ACLK_2) (435) (76) )
                ( SETUPHOLD (posedge WDATA_2[30]) (posedge ACLK_2) (393) (100) )
                ( SETUPHOLD (negedge WDATA_2[30]) (posedge ACLK_2) (393) (100) )
                ( SETUPHOLD (posedge WDATA_2[22]) (posedge ACLK_2) (415) (115) )
                ( SETUPHOLD (negedge WDATA_2[22]) (posedge ACLK_2) (415) (115) )
                ( SETUPHOLD (posedge WDATA_2[21]) (posedge ACLK_2) (587) (11) )
                ( SETUPHOLD (negedge WDATA_2[21]) (posedge ACLK_2) (587) (11) )
                ( SETUPHOLD (posedge WDATA_2[19]) (posedge ACLK_2) (414) (97) )
                ( SETUPHOLD (negedge WDATA_2[19]) (posedge ACLK_2) (414) (97) )
                ( SETUPHOLD (posedge WDATA_2[20]) (posedge ACLK_2) (497) (51) )
                ( SETUPHOLD (negedge WDATA_2[20]) (posedge ACLK_2) (497) (51) )
                ( SETUPHOLD (posedge WDATA_2[17]) (posedge ACLK_2) (541) (44) )
                ( SETUPHOLD (negedge WDATA_2[17]) (posedge ACLK_2) (541) (44) )
                ( SETUPHOLD (posedge WDATA_2[18]) (posedge ACLK_2) (478) (46) )
                ( SETUPHOLD (negedge WDATA_2[18]) (posedge ACLK_2) (478) (46) )
                ( SETUPHOLD (posedge WDATA_2[16]) (posedge ACLK_2) (431) (84) )
                ( SETUPHOLD (negedge WDATA_2[16]) (posedge ACLK_2) (431) (84) )
                ( SETUPHOLD (posedge WDATA_2[15]) (posedge ACLK_2) (505) (94) )
                ( SETUPHOLD (negedge WDATA_2[15]) (posedge ACLK_2) (505) (94) )
                ( SETUPHOLD (posedge WDATA_2[7]) (posedge ACLK_2) (625) (-43) )
                ( SETUPHOLD (negedge WDATA_2[7]) (posedge ACLK_2) (625) (-43) )
                ( SETUPHOLD (posedge WDATA_2[13]) (posedge ACLK_2) (567) (48) )
                ( SETUPHOLD (negedge WDATA_2[13]) (posedge ACLK_2) (567) (48) )
                ( SETUPHOLD (posedge WDATA_2[10]) (posedge ACLK_2) (486) (68) )
                ( SETUPHOLD (negedge WDATA_2[10]) (posedge ACLK_2) (486) (68) )
                ( SETUPHOLD (posedge WDATA_2[5]) (posedge ACLK_2) (375) (101) )
                ( SETUPHOLD (negedge WDATA_2[5]) (posedge ACLK_2) (375) (101) )
                ( SETUPHOLD (posedge WDATA_2[14]) (posedge ACLK_2) (567) (26) )
                ( SETUPHOLD (negedge WDATA_2[14]) (posedge ACLK_2) (567) (26) )
                ( SETUPHOLD (posedge WDATA_2[12]) (posedge ACLK_2) (578) (4) )
                ( SETUPHOLD (negedge WDATA_2[12]) (posedge ACLK_2) (578) (4) )
                ( SETUPHOLD (posedge WDATA_2[4]) (posedge ACLK_2) (586) (37) )
                ( SETUPHOLD (negedge WDATA_2[4]) (posedge ACLK_2) (586) (37) )
                ( SETUPHOLD (posedge WDATA_2[6]) (posedge ACLK_2) (499) (20) )
                ( SETUPHOLD (negedge WDATA_2[6]) (posedge ACLK_2) (499) (20) )
                ( SETUPHOLD (posedge WDATA_2[8]) (posedge ACLK_2) (471) (61) )
                ( SETUPHOLD (negedge WDATA_2[8]) (posedge ACLK_2) (471) (61) )
                ( SETUPHOLD (posedge WDATA_2[9]) (posedge ACLK_2) (358) (121) )
                ( SETUPHOLD (negedge WDATA_2[9]) (posedge ACLK_2) (358) (121) )
                ( SETUPHOLD (posedge WDATA_2[11]) (posedge ACLK_2) (525) (30) )
                ( SETUPHOLD (negedge WDATA_2[11]) (posedge ACLK_2) (525) (30) )
                ( SETUPHOLD (posedge WDATA_2[3]) (posedge ACLK_2) (481) (71) )
                ( SETUPHOLD (negedge WDATA_2[3]) (posedge ACLK_2) (481) (71) )
                ( SETUPHOLD (posedge WDATA_2[2]) (posedge ACLK_2) (384) (113) )
                ( SETUPHOLD (negedge WDATA_2[2]) (posedge ACLK_2) (384) (113) )
                ( SETUPHOLD (posedge WDATA_2[0]) (posedge ACLK_2) (502) (65) )
                ( SETUPHOLD (negedge WDATA_2[0]) (posedge ACLK_2) (502) (65) )
                ( SETUPHOLD (posedge WDATA_2[1]) (posedge ACLK_2) (540) (33) )
                ( SETUPHOLD (negedge WDATA_2[1]) (posedge ACLK_2) (540) (33) )
                ( SETUPHOLD (posedge AWURGENT_2) (posedge ACLK_2) (465) (90) )
                ( SETUPHOLD (negedge AWURGENT_2) (posedge ACLK_2) (465) (90) )
                ( SETUPHOLD (posedge AWPOISON_2) (posedge ACLK_2) (920) (88) )
                ( SETUPHOLD (negedge AWPOISON_2) (posedge ACLK_2) (920) (88) )
                ( SETUPHOLD (posedge AWQOS_2[3]) (posedge ACLK_2) (2379) (120) )
                ( SETUPHOLD (negedge AWQOS_2[3]) (posedge ACLK_2) (2379) (120) )
                ( SETUPHOLD (posedge AWQOS_2[2]) (posedge ACLK_2) (2366) (117) )
                ( SETUPHOLD (negedge AWQOS_2[2]) (posedge ACLK_2) (2366) (117) )
                ( SETUPHOLD (posedge AWSIZE_2[1]) (posedge ACLK_2) (2224) (55) )
                ( SETUPHOLD (negedge AWSIZE_2[1]) (posedge ACLK_2) (2224) (55) )
                ( SETUPHOLD (posedge AWQOS_2[0]) (posedge ACLK_2) (2289) (113) )
                ( SETUPHOLD (negedge AWQOS_2[0]) (posedge ACLK_2) (2289) (113) )
                ( SETUPHOLD (posedge AWBURST_2[1]) (posedge ACLK_2) (1372) (37) )
                ( SETUPHOLD (negedge AWBURST_2[1]) (posedge ACLK_2) (1372) (37) )
                ( SETUPHOLD (posedge AWLEN_2[7]) (posedge ACLK_2) (1915) (119) )
                ( SETUPHOLD (negedge AWLEN_2[7]) (posedge ACLK_2) (1915) (119) )
                ( SETUPHOLD (posedge AWQOS_2[1]) (posedge ACLK_2) (2140) (117) )
                ( SETUPHOLD (negedge AWQOS_2[1]) (posedge ACLK_2) (2140) (117) )
                ( SETUPHOLD (posedge AWVALID_2) (posedge ACLK_2) (4503) (136) )
                ( SETUPHOLD (negedge AWVALID_2) (posedge ACLK_2) (4503) (136) )
                ( SETUPHOLD (posedge AWLEN_2[6]) (posedge ACLK_2) (1946) (136) )
                ( SETUPHOLD (negedge AWLEN_2[6]) (posedge ACLK_2) (1946) (136) )
                ( SETUPHOLD (posedge AWSIZE_2[0]) (posedge ACLK_2) (2287) (87) )
                ( SETUPHOLD (negedge AWSIZE_2[0]) (posedge ACLK_2) (2287) (87) )
                ( SETUPHOLD (posedge AWBURST_2[0]) (posedge ACLK_2) (1346) (76) )
                ( SETUPHOLD (negedge AWBURST_2[0]) (posedge ACLK_2) (1346) (76) )
                ( SETUPHOLD (posedge AWLEN_2[5]) (posedge ACLK_2) (2072) (110) )
                ( SETUPHOLD (negedge AWLEN_2[5]) (posedge ACLK_2) (2072) (110) )
                ( SETUPHOLD (posedge AWLEN_2[4]) (posedge ACLK_2) (2179) (110) )
                ( SETUPHOLD (negedge AWLEN_2[4]) (posedge ACLK_2) (2179) (110) )
                ( SETUPHOLD (posedge AWLEN_2[2]) (posedge ACLK_2) (2424) (97) )
                ( SETUPHOLD (negedge AWLEN_2[2]) (posedge ACLK_2) (2424) (97) )
                ( SETUPHOLD (posedge AWLEN_2[3]) (posedge ACLK_2) (2313) (102) )
                ( SETUPHOLD (negedge AWLEN_2[3]) (posedge ACLK_2) (2313) (102) )
                ( SETUPHOLD (posedge AWLEN_2[0]) (posedge ACLK_2) (2604) (123) )
                ( SETUPHOLD (negedge AWLEN_2[0]) (posedge ACLK_2) (2604) (123) )
                ( SETUPHOLD (posedge AWLEN_2[1]) (posedge ACLK_2) (2559) (83) )
                ( SETUPHOLD (negedge AWLEN_2[1]) (posedge ACLK_2) (2559) (83) )
                ( SETUPHOLD (posedge AWADDR_2[31]) (posedge ACLK_2) (858) (79) )
                ( SETUPHOLD (negedge AWADDR_2[31]) (posedge ACLK_2) (858) (79) )
                ( SETUPHOLD (posedge AWADDR_2[30]) (posedge ACLK_2) (876) (77) )
                ( SETUPHOLD (negedge AWADDR_2[30]) (posedge ACLK_2) (876) (77) )
                ( SETUPHOLD (posedge AWADDR_2[23]) (posedge ACLK_2) (785) (123) )
                ( SETUPHOLD (negedge AWADDR_2[23]) (posedge ACLK_2) (785) (123) )
                ( SETUPHOLD (posedge AWADDR_2[26]) (posedge ACLK_2) (792) (134) )
                ( SETUPHOLD (negedge AWADDR_2[26]) (posedge ACLK_2) (792) (134) )
                ( SETUPHOLD (posedge AWADDR_2[21]) (posedge ACLK_2) (782) (107) )
                ( SETUPHOLD (negedge AWADDR_2[21]) (posedge ACLK_2) (782) (107) )
                ( SETUPHOLD (posedge AWADDR_2[29]) (posedge ACLK_2) (734) (124) )
                ( SETUPHOLD (negedge AWADDR_2[29]) (posedge ACLK_2) (734) (124) )
                ( SETUPHOLD (posedge AWADDR_2[28]) (posedge ACLK_2) (813) (114) )
                ( SETUPHOLD (negedge AWADDR_2[28]) (posedge ACLK_2) (813) (114) )
                ( SETUPHOLD (posedge AWADDR_2[20]) (posedge ACLK_2) (868) (114) )
                ( SETUPHOLD (negedge AWADDR_2[20]) (posedge ACLK_2) (868) (114) )
                ( SETUPHOLD (posedge AWADDR_2[22]) (posedge ACLK_2) (847) (121) )
                ( SETUPHOLD (negedge AWADDR_2[22]) (posedge ACLK_2) (847) (121) )
                ( SETUPHOLD (posedge AWADDR_2[24]) (posedge ACLK_2) (790) (130) )
                ( SETUPHOLD (negedge AWADDR_2[24]) (posedge ACLK_2) (790) (130) )
                ( SETUPHOLD (posedge AWADDR_2[25]) (posedge ACLK_2) (809) (127) )
                ( SETUPHOLD (negedge AWADDR_2[25]) (posedge ACLK_2) (809) (127) )
                ( SETUPHOLD (posedge AWADDR_2[27]) (posedge ACLK_2) (826) (130) )
                ( SETUPHOLD (negedge AWADDR_2[27]) (posedge ACLK_2) (826) (130) )
                ( SETUPHOLD (posedge AWADDR_2[19]) (posedge ACLK_2) (819) (109) )
                ( SETUPHOLD (negedge AWADDR_2[19]) (posedge ACLK_2) (819) (109) )
                ( SETUPHOLD (posedge AWADDR_2[18]) (posedge ACLK_2) (835) (127) )
                ( SETUPHOLD (negedge AWADDR_2[18]) (posedge ACLK_2) (835) (127) )
                ( SETUPHOLD (posedge AWADDR_2[16]) (posedge ACLK_2) (800) (119) )
                ( SETUPHOLD (negedge AWADDR_2[16]) (posedge ACLK_2) (800) (119) )
                ( SETUPHOLD (posedge AWADDR_2[17]) (posedge ACLK_2) (829) (129) )
                ( SETUPHOLD (negedge AWADDR_2[17]) (posedge ACLK_2) (829) (129) )
                ( SETUPHOLD (posedge AWADDR_2[14]) (posedge ACLK_2) (861) (125) )
                ( SETUPHOLD (negedge AWADDR_2[14]) (posedge ACLK_2) (861) (125) )
                ( SETUPHOLD (posedge AWADDR_2[15]) (posedge ACLK_2) (860) (114) )
                ( SETUPHOLD (negedge AWADDR_2[15]) (posedge ACLK_2) (860) (114) )
                ( SETUPHOLD (posedge AWADDR_2[13]) (posedge ACLK_2) (808) (125) )
                ( SETUPHOLD (negedge AWADDR_2[13]) (posedge ACLK_2) (808) (125) )
                ( SETUPHOLD (posedge AWADDR_2[12]) (posedge ACLK_2) (798) (121) )
                ( SETUPHOLD (negedge AWADDR_2[12]) (posedge ACLK_2) (798) (121) )
                ( SETUPHOLD (posedge AWADDR_2[6]) (posedge ACLK_2) (1821) (19) )
                ( SETUPHOLD (negedge AWADDR_2[6]) (posedge ACLK_2) (1821) (19) )
                ( SETUPHOLD (posedge AWADDR_2[9]) (posedge ACLK_2) (1412) (129) )
                ( SETUPHOLD (negedge AWADDR_2[9]) (posedge ACLK_2) (1412) (129) )
                ( SETUPHOLD (posedge AWADDR_2[4]) (posedge ACLK_2) (1797) (109) )
                ( SETUPHOLD (negedge AWADDR_2[4]) (posedge ACLK_2) (1797) (109) )
                ( SETUPHOLD (posedge AWADDR_2[11]) (posedge ACLK_2) (827) (102) )
                ( SETUPHOLD (negedge AWADDR_2[11]) (posedge ACLK_2) (827) (102) )
                ( SETUPHOLD (posedge AWADDR_2[3]) (posedge ACLK_2) (1869) (119) )
                ( SETUPHOLD (negedge AWADDR_2[3]) (posedge ACLK_2) (1869) (119) )
                ( SETUPHOLD (posedge AWADDR_2[5]) (posedge ACLK_2) (1750) (101) )
                ( SETUPHOLD (negedge AWADDR_2[5]) (posedge ACLK_2) (1750) (101) )
                ( SETUPHOLD (posedge AWADDR_2[7]) (posedge ACLK_2) (1655) (87) )
                ( SETUPHOLD (negedge AWADDR_2[7]) (posedge ACLK_2) (1655) (87) )
                ( SETUPHOLD (posedge AWADDR_2[8]) (posedge ACLK_2) (1488) (82) )
                ( SETUPHOLD (negedge AWADDR_2[8]) (posedge ACLK_2) (1488) (82) )
                ( SETUPHOLD (posedge AWADDR_2[10]) (posedge ACLK_2) (1390) (121) )
                ( SETUPHOLD (negedge AWADDR_2[10]) (posedge ACLK_2) (1390) (121) )
                ( SETUPHOLD (posedge AWADDR_2[2]) (posedge ACLK_2) (2030) (49) )
                ( SETUPHOLD (negedge AWADDR_2[2]) (posedge ACLK_2) (2030) (49) )
                ( SETUPHOLD (posedge AWADDR_2[1]) (posedge ACLK_2) (1950) (107) )
                ( SETUPHOLD (negedge AWADDR_2[1]) (posedge ACLK_2) (1950) (107) )
                ( SETUPHOLD (posedge AWID_2[7]) (posedge ACLK_2) (799) (133) )
                ( SETUPHOLD (negedge AWID_2[7]) (posedge ACLK_2) (799) (133) )
                ( SETUPHOLD (posedge AWADDR_2[0]) (posedge ACLK_2) (1958) (1) )
                ( SETUPHOLD (negedge AWADDR_2[0]) (posedge ACLK_2) (1958) (1) )
                ( SETUPHOLD (posedge AWID_2[5]) (posedge ACLK_2) (812) (60) )
                ( SETUPHOLD (negedge AWID_2[5]) (posedge ACLK_2) (812) (60) )
                ( SETUPHOLD (posedge AWID_2[6]) (posedge ACLK_2) (723) (71) )
                ( SETUPHOLD (negedge AWID_2[6]) (posedge ACLK_2) (723) (71) )
                ( SETUPHOLD (posedge AWID_2[4]) (posedge ACLK_2) (808) (123) )
                ( SETUPHOLD (negedge AWID_2[4]) (posedge ACLK_2) (808) (123) )
                ( SETUPHOLD (posedge AWID_2[3]) (posedge ACLK_2) (792) (60) )
                ( SETUPHOLD (negedge AWID_2[3]) (posedge ACLK_2) (792) (60) )
                ( SETUPHOLD (posedge AWID_2[1]) (posedge ACLK_2) (745) (122) )
                ( SETUPHOLD (negedge AWID_2[1]) (posedge ACLK_2) (745) (122) )
                ( SETUPHOLD (posedge ARURGENT_1) (posedge ACLK_1) (440) (109) )
                ( SETUPHOLD (negedge ARURGENT_1) (posedge ACLK_1) (440) (109) )
                ( SETUPHOLD (posedge AWID_2[2]) (posedge ACLK_2) (770) (130) )
                ( SETUPHOLD (negedge AWID_2[2]) (posedge ACLK_2) (770) (130) )
                ( SETUPHOLD (posedge AWID_2[0]) (posedge ACLK_2) (788) (112) )
                ( SETUPHOLD (negedge AWID_2[0]) (posedge ACLK_2) (788) (112) )
                ( SETUPHOLD (posedge RREADY_1) (posedge ACLK_1) (1702) (19) )
                ( SETUPHOLD (negedge RREADY_1) (posedge ACLK_1) (1702) (19) )
                ( SETUPHOLD (posedge CSYSREQ_1) (posedge ACLK_1) (456) (112) )
                ( SETUPHOLD (negedge CSYSREQ_1) (posedge ACLK_1) (456) (112) )
                ( SETUPHOLD (posedge ARPOISON_1) (posedge ACLK_1) (927) (109) )
                ( SETUPHOLD (negedge ARPOISON_1) (posedge ACLK_1) (927) (109) )
                ( SETUPHOLD (posedge ARQOS_1[3]) (posedge ACLK_1) (2420) (128) )
                ( SETUPHOLD (negedge ARQOS_1[3]) (posedge ACLK_1) (2420) (128) )
                ( SETUPHOLD (posedge ARQOS_1[1]) (posedge ACLK_1) (2224) (137) )
                ( SETUPHOLD (negedge ARQOS_1[1]) (posedge ACLK_1) (2224) (137) )
                ( SETUPHOLD (posedge ARQOS_1[2]) (posedge ACLK_1) (2418) (131) )
                ( SETUPHOLD (negedge ARQOS_1[2]) (posedge ACLK_1) (2418) (131) )
                ( SETUPHOLD (posedge ARVALID_1) (posedge ACLK_1) (4568) (141) )
                ( SETUPHOLD (negedge ARVALID_1) (posedge ACLK_1) (4568) (141) )
                ( SETUPHOLD (posedge ARQOS_1[0]) (posedge ACLK_1) (2364) (136) )
                ( SETUPHOLD (negedge ARQOS_1[0]) (posedge ACLK_1) (2364) (136) )
                ( SETUPHOLD (posedge ARBURST_1[1]) (posedge ACLK_1) (1364) (-100) )
                ( SETUPHOLD (negedge ARBURST_1[1]) (posedge ACLK_1) (1364) (-100) )
                ( SETUPHOLD (posedge ARLEN_1[4]) (posedge ACLK_1) (1876) (14) )
                ( SETUPHOLD (negedge ARLEN_1[4]) (posedge ACLK_1) (1876) (14) )
                ( SETUPHOLD (posedge ARLEN_1[7]) (posedge ACLK_1) (1982) (116) )
                ( SETUPHOLD (negedge ARLEN_1[7]) (posedge ACLK_1) (1982) (116) )
                ( SETUPHOLD (posedge ARLEN_1[2]) (posedge ACLK_1) (1942) (49) )
                ( SETUPHOLD (negedge ARLEN_1[2]) (posedge ACLK_1) (1942) (49) )
                ( SETUPHOLD (posedge ARBURST_1[0]) (posedge ACLK_1) (1363) (-65) )
                ( SETUPHOLD (negedge ARBURST_1[0]) (posedge ACLK_1) (1363) (-65) )
                ( SETUPHOLD (posedge ARSIZE_1[1]) (posedge ACLK_1) (2637) (41) )
                ( SETUPHOLD (negedge ARSIZE_1[1]) (posedge ACLK_1) (2637) (41) )
                ( SETUPHOLD (posedge ARLEN_1[1]) (posedge ACLK_1) (1973) (134) )
                ( SETUPHOLD (negedge ARLEN_1[1]) (posedge ACLK_1) (1973) (134) )
                ( SETUPHOLD (posedge ARLEN_1[3]) (posedge ACLK_1) (1788) (108) )
                ( SETUPHOLD (negedge ARLEN_1[3]) (posedge ACLK_1) (1788) (108) )
                ( SETUPHOLD (posedge ARLEN_1[5]) (posedge ACLK_1) (1956) (125) )
                ( SETUPHOLD (negedge ARLEN_1[5]) (posedge ACLK_1) (1956) (125) )
                ( SETUPHOLD (posedge ARLEN_1[6]) (posedge ACLK_1) (1922) (84) )
                ( SETUPHOLD (negedge ARLEN_1[6]) (posedge ACLK_1) (1922) (84) )
                ( SETUPHOLD (posedge ARSIZE_1[0]) (posedge ACLK_1) (2639) (129) )
                ( SETUPHOLD (negedge ARSIZE_1[0]) (posedge ACLK_1) (2639) (129) )
                ( SETUPHOLD (posedge ARLEN_1[0]) (posedge ACLK_1) (1978) (137) )
                ( SETUPHOLD (negedge ARLEN_1[0]) (posedge ACLK_1) (1978) (137) )
                ( SETUPHOLD (posedge ARADDR_1[31]) (posedge ACLK_1) (1020) (130) )
                ( SETUPHOLD (negedge ARADDR_1[31]) (posedge ACLK_1) (1020) (130) )
                ( SETUPHOLD (posedge ARADDR_1[29]) (posedge ACLK_1) (973) (128) )
                ( SETUPHOLD (negedge ARADDR_1[29]) (posedge ACLK_1) (973) (128) )
                ( SETUPHOLD (posedge ARADDR_1[30]) (posedge ACLK_1) (974) (116) )
                ( SETUPHOLD (negedge ARADDR_1[30]) (posedge ACLK_1) (974) (116) )
                ( SETUPHOLD (posedge ARADDR_1[27]) (posedge ACLK_1) (966) (113) )
                ( SETUPHOLD (negedge ARADDR_1[27]) (posedge ACLK_1) (966) (113) )
                ( SETUPHOLD (posedge ARADDR_1[28]) (posedge ACLK_1) (1006) (113) )
                ( SETUPHOLD (negedge ARADDR_1[28]) (posedge ACLK_1) (1006) (113) )
                ( SETUPHOLD (posedge ARADDR_1[26]) (posedge ACLK_1) (1006) (127) )
                ( SETUPHOLD (negedge ARADDR_1[26]) (posedge ACLK_1) (1006) (127) )
                ( SETUPHOLD (posedge ARADDR_1[25]) (posedge ACLK_1) (1013) (121) )
                ( SETUPHOLD (negedge ARADDR_1[25]) (posedge ACLK_1) (1013) (121) )
                ( SETUPHOLD (posedge ARADDR_1[17]) (posedge ACLK_1) (1027) (120) )
                ( SETUPHOLD (negedge ARADDR_1[17]) (posedge ACLK_1) (1027) (120) )
                ( SETUPHOLD (posedge ARADDR_1[23]) (posedge ACLK_1) (939) (139) )
                ( SETUPHOLD (negedge ARADDR_1[23]) (posedge ACLK_1) (939) (139) )
                ( SETUPHOLD (posedge ARADDR_1[20]) (posedge ACLK_1) (923) (122) )
                ( SETUPHOLD (negedge ARADDR_1[20]) (posedge ACLK_1) (923) (122) )
                ( SETUPHOLD (posedge ARADDR_1[15]) (posedge ACLK_1) (915) (111) )
                ( SETUPHOLD (negedge ARADDR_1[15]) (posedge ACLK_1) (915) (111) )
                ( SETUPHOLD (posedge ARADDR_1[24]) (posedge ACLK_1) (918) (133) )
                ( SETUPHOLD (negedge ARADDR_1[24]) (posedge ACLK_1) (918) (133) )
                ( SETUPHOLD (posedge ARADDR_1[22]) (posedge ACLK_1) (905) (132) )
                ( SETUPHOLD (negedge ARADDR_1[22]) (posedge ACLK_1) (905) (132) )
                ( SETUPHOLD (posedge ARADDR_1[14]) (posedge ACLK_1) (948) (118) )
                ( SETUPHOLD (negedge ARADDR_1[14]) (posedge ACLK_1) (948) (118) )
                ( SETUPHOLD (posedge ARADDR_1[16]) (posedge ACLK_1) (960) (109) )
                ( SETUPHOLD (negedge ARADDR_1[16]) (posedge ACLK_1) (960) (109) )
                ( SETUPHOLD (posedge ARADDR_1[18]) (posedge ACLK_1) (997) (108) )
                ( SETUPHOLD (negedge ARADDR_1[18]) (posedge ACLK_1) (997) (108) )
                ( SETUPHOLD (posedge ARADDR_1[19]) (posedge ACLK_1) (923) (125) )
                ( SETUPHOLD (negedge ARADDR_1[19]) (posedge ACLK_1) (923) (125) )
                ( SETUPHOLD (posedge ARADDR_1[21]) (posedge ACLK_1) (928) (128) )
                ( SETUPHOLD (negedge ARADDR_1[21]) (posedge ACLK_1) (928) (128) )
                ( SETUPHOLD (posedge ARADDR_1[13]) (posedge ACLK_1) (934) (100) )
                ( SETUPHOLD (negedge ARADDR_1[13]) (posedge ACLK_1) (934) (100) )
                ( SETUPHOLD (posedge ARADDR_1[12]) (posedge ACLK_1) (961) (100) )
                ( SETUPHOLD (negedge ARADDR_1[12]) (posedge ACLK_1) (961) (100) )
                ( SETUPHOLD (posedge ARADDR_1[10]) (posedge ACLK_1) (1543) (136) )
                ( SETUPHOLD (negedge ARADDR_1[10]) (posedge ACLK_1) (1543) (136) )
                ( SETUPHOLD (posedge ARADDR_1[11]) (posedge ACLK_1) (911) (111) )
                ( SETUPHOLD (negedge ARADDR_1[11]) (posedge ACLK_1) (911) (111) )
                ( SETUPHOLD (posedge ARADDR_1[8]) (posedge ACLK_1) (1756) (130) )
                ( SETUPHOLD (negedge ARADDR_1[8]) (posedge ACLK_1) (1756) (130) )
                ( SETUPHOLD (posedge ARADDR_1[9]) (posedge ACLK_1) (1590) (127) )
                ( SETUPHOLD (negedge ARADDR_1[9]) (posedge ACLK_1) (1590) (127) )
                ( SETUPHOLD (posedge ARADDR_1[7]) (posedge ACLK_1) (2085) (115) )
                ( SETUPHOLD (negedge ARADDR_1[7]) (posedge ACLK_1) (2085) (115) )
                ( SETUPHOLD (posedge ARADDR_1[6]) (posedge ACLK_1) (1983) (103) )
                ( SETUPHOLD (negedge ARADDR_1[6]) (posedge ACLK_1) (1983) (103) )
                ( SETUPHOLD (posedge ARID_1[6]) (posedge ACLK_1) (867) (126) )
                ( SETUPHOLD (negedge ARID_1[6]) (posedge ACLK_1) (867) (126) )
                ( SETUPHOLD (posedge ARADDR_1[4]) (posedge ACLK_1) (2142) (108) )
                ( SETUPHOLD (negedge ARADDR_1[4]) (posedge ACLK_1) (2142) (108) )
                ( SETUPHOLD (posedge ARADDR_1[1]) (posedge ACLK_1) (2178) (95) )
                ( SETUPHOLD (negedge ARADDR_1[1]) (posedge ACLK_1) (2178) (95) )
                ( SETUPHOLD (posedge ARID_1[4]) (posedge ACLK_1) (870) (131) )
                ( SETUPHOLD (negedge ARID_1[4]) (posedge ACLK_1) (870) (131) )
                ( SETUPHOLD (posedge ARADDR_1[5]) (posedge ACLK_1) (2239) (105) )
                ( SETUPHOLD (negedge ARADDR_1[5]) (posedge ACLK_1) (2239) (105) )
                ( SETUPHOLD (posedge ARADDR_1[3]) (posedge ACLK_1) (2159) (134) )
                ( SETUPHOLD (negedge ARADDR_1[3]) (posedge ACLK_1) (2159) (134) )
                ( SETUPHOLD (posedge ARID_1[3]) (posedge ACLK_1) (991) (135) )
                ( SETUPHOLD (negedge ARID_1[3]) (posedge ACLK_1) (991) (135) )
                ( SETUPHOLD (posedge ARID_1[5]) (posedge ACLK_1) (950) (124) )
                ( SETUPHOLD (negedge ARID_1[5]) (posedge ACLK_1) (950) (124) )
                ( SETUPHOLD (posedge ARID_1[7]) (posedge ACLK_1) (897) (128) )
                ( SETUPHOLD (negedge ARID_1[7]) (posedge ACLK_1) (897) (128) )
                ( SETUPHOLD (posedge ARADDR_1[0]) (posedge ACLK_1) (2192) (12) )
                ( SETUPHOLD (negedge ARADDR_1[0]) (posedge ACLK_1) (2192) (12) )
                ( SETUPHOLD (posedge ARADDR_1[2]) (posedge ACLK_1) (2191) (117) )
                ( SETUPHOLD (negedge ARADDR_1[2]) (posedge ACLK_1) (2191) (117) )
                ( SETUPHOLD (posedge ARID_1[2]) (posedge ACLK_1) (963) (127) )
                ( SETUPHOLD (negedge ARID_1[2]) (posedge ACLK_1) (963) (127) )
                ( SETUPHOLD (posedge ARID_1[1]) (posedge ACLK_1) (863) (79) )
                ( SETUPHOLD (negedge ARID_1[1]) (posedge ACLK_1) (863) (79) )
                ( SETUPHOLD (posedge BREADY_1) (posedge ACLK_1) (2363) (-14) )
                ( SETUPHOLD (negedge BREADY_1) (posedge ACLK_1) (2363) (-14) )
                ( SETUPHOLD (posedge ARID_1[0]) (posedge ACLK_1) (915) (118) )
                ( SETUPHOLD (negedge ARID_1[0]) (posedge ACLK_1) (915) (118) )
                ( SETUPHOLD (posedge WLAST_1) (posedge ACLK_1) (477) (99) )
                ( SETUPHOLD (negedge WLAST_1) (posedge ACLK_1) (477) (99) )
                ( SETUPHOLD (posedge WVALID_1) (posedge ACLK_1) (778) (142) )
                ( SETUPHOLD (negedge WVALID_1) (posedge ACLK_1) (778) (142) )
                ( SETUPHOLD (posedge WSTRB_1[7]) (posedge ACLK_1) (435) (82) )
                ( SETUPHOLD (negedge WSTRB_1[7]) (posedge ACLK_1) (435) (82) )
                ( SETUPHOLD (posedge WSTRB_1[6]) (posedge ACLK_1) (515) (64) )
                ( SETUPHOLD (negedge WSTRB_1[6]) (posedge ACLK_1) (515) (64) )
                ( SETUPHOLD (posedge WDATA_1[62]) (posedge ACLK_1) (413) (74) )
                ( SETUPHOLD (negedge WDATA_1[62]) (posedge ACLK_1) (413) (74) )
                ( SETUPHOLD (posedge WSTRB_1[4]) (posedge ACLK_1) (439) (81) )
                ( SETUPHOLD (negedge WSTRB_1[4]) (posedge ACLK_1) (439) (81) )
                ( SETUPHOLD (posedge WSTRB_1[1]) (posedge ACLK_1) (452) (85) )
                ( SETUPHOLD (negedge WSTRB_1[1]) (posedge ACLK_1) (452) (85) )
                ( SETUPHOLD (posedge WDATA_1[60]) (posedge ACLK_1) (402) (83) )
                ( SETUPHOLD (negedge WDATA_1[60]) (posedge ACLK_1) (402) (83) )
                ( SETUPHOLD (posedge WSTRB_1[5]) (posedge ACLK_1) (410) (76) )
                ( SETUPHOLD (negedge WSTRB_1[5]) (posedge ACLK_1) (410) (76) )
                ( SETUPHOLD (posedge WSTRB_1[3]) (posedge ACLK_1) (462) (81) )
                ( SETUPHOLD (negedge WSTRB_1[3]) (posedge ACLK_1) (462) (81) )
                ( SETUPHOLD (posedge WDATA_1[59]) (posedge ACLK_1) (443) (79) )
                ( SETUPHOLD (negedge WDATA_1[59]) (posedge ACLK_1) (443) (79) )
                ( SETUPHOLD (posedge WDATA_1[61]) (posedge ACLK_1) (428) (88) )
                ( SETUPHOLD (negedge WDATA_1[61]) (posedge ACLK_1) (428) (88) )
                ( SETUPHOLD (posedge WDATA_1[63]) (posedge ACLK_1) (426) (87) )
                ( SETUPHOLD (negedge WDATA_1[63]) (posedge ACLK_1) (426) (87) )
                ( SETUPHOLD (posedge WSTRB_1[0]) (posedge ACLK_1) (456) (92) )
                ( SETUPHOLD (negedge WSTRB_1[0]) (posedge ACLK_1) (456) (92) )
                ( SETUPHOLD (posedge WSTRB_1[2]) (posedge ACLK_1) (446) (78) )
                ( SETUPHOLD (negedge WSTRB_1[2]) (posedge ACLK_1) (446) (78) )
                ( SETUPHOLD (posedge WDATA_1[58]) (posedge ACLK_1) (521) (95) )
                ( SETUPHOLD (negedge WDATA_1[58]) (posedge ACLK_1) (521) (95) )
                ( SETUPHOLD (posedge WDATA_1[57]) (posedge ACLK_1) (386) (113) )
                ( SETUPHOLD (negedge WDATA_1[57]) (posedge ACLK_1) (386) (113) )
                ( SETUPHOLD (posedge WDATA_1[55]) (posedge ACLK_1) (548) (110) )
                ( SETUPHOLD (negedge WDATA_1[55]) (posedge ACLK_1) (548) (110) )
                ( SETUPHOLD (posedge WDATA_1[56]) (posedge ACLK_1) (459) (102) )
                ( SETUPHOLD (negedge WDATA_1[56]) (posedge ACLK_1) (459) (102) )
                ( SETUPHOLD (posedge WDATA_1[53]) (posedge ACLK_1) (443) (92) )
                ( SETUPHOLD (negedge WDATA_1[53]) (posedge ACLK_1) (443) (92) )
                ( SETUPHOLD (posedge WDATA_1[54]) (posedge ACLK_1) (439) (101) )
                ( SETUPHOLD (negedge WDATA_1[54]) (posedge ACLK_1) (439) (101) )
                ( SETUPHOLD (posedge WDATA_1[52]) (posedge ACLK_1) (492) (99) )
                ( SETUPHOLD (negedge WDATA_1[52]) (posedge ACLK_1) (492) (99) )
                ( SETUPHOLD (posedge WDATA_1[51]) (posedge ACLK_1) (409) (96) )
                ( SETUPHOLD (negedge WDATA_1[51]) (posedge ACLK_1) (409) (96) )
                ( SETUPHOLD (posedge WDATA_1[43]) (posedge ACLK_1) (388) (119) )
                ( SETUPHOLD (negedge WDATA_1[43]) (posedge ACLK_1) (388) (119) )
                ( SETUPHOLD (posedge WDATA_1[49]) (posedge ACLK_1) (383) (106) )
                ( SETUPHOLD (negedge WDATA_1[49]) (posedge ACLK_1) (383) (106) )
                ( SETUPHOLD (posedge WDATA_1[46]) (posedge ACLK_1) (452) (77) )
                ( SETUPHOLD (negedge WDATA_1[46]) (posedge ACLK_1) (452) (77) )
                ( SETUPHOLD (posedge WDATA_1[41]) (posedge ACLK_1) (482) (100) )
                ( SETUPHOLD (negedge WDATA_1[41]) (posedge ACLK_1) (482) (100) )
                ( SETUPHOLD (posedge WDATA_1[50]) (posedge ACLK_1) (385) (105) )
                ( SETUPHOLD (negedge WDATA_1[50]) (posedge ACLK_1) (385) (105) )
                ( SETUPHOLD (posedge WDATA_1[48]) (posedge ACLK_1) (386) (102) )
                ( SETUPHOLD (negedge WDATA_1[48]) (posedge ACLK_1) (386) (102) )
                ( SETUPHOLD (posedge WDATA_1[40]) (posedge ACLK_1) (467) (62) )
                ( SETUPHOLD (negedge WDATA_1[40]) (posedge ACLK_1) (467) (62) )
                ( SETUPHOLD (posedge WDATA_1[42]) (posedge ACLK_1) (413) (93) )
                ( SETUPHOLD (negedge WDATA_1[42]) (posedge ACLK_1) (413) (93) )
                ( SETUPHOLD (posedge WDATA_1[44]) (posedge ACLK_1) (498) (49) )
                ( SETUPHOLD (negedge WDATA_1[44]) (posedge ACLK_1) (498) (49) )
                ( SETUPHOLD (posedge WDATA_1[45]) (posedge ACLK_1) (538) (-2) )
                ( SETUPHOLD (negedge WDATA_1[45]) (posedge ACLK_1) (538) (-2) )
                ( SETUPHOLD (posedge WDATA_1[47]) (posedge ACLK_1) (385) (103) )
                ( SETUPHOLD (negedge WDATA_1[47]) (posedge ACLK_1) (385) (103) )
                ( SETUPHOLD (posedge WDATA_1[39]) (posedge ACLK_1) (433) (86) )
                ( SETUPHOLD (negedge WDATA_1[39]) (posedge ACLK_1) (433) (86) )
                ( SETUPHOLD (posedge WDATA_1[38]) (posedge ACLK_1) (473) (88) )
                ( SETUPHOLD (negedge WDATA_1[38]) (posedge ACLK_1) (473) (88) )
                ( SETUPHOLD (posedge WDATA_1[36]) (posedge ACLK_1) (577) (67) )
                ( SETUPHOLD (negedge WDATA_1[36]) (posedge ACLK_1) (577) (67) )
                ( SETUPHOLD (posedge WDATA_1[37]) (posedge ACLK_1) (454) (98) )
                ( SETUPHOLD (negedge WDATA_1[37]) (posedge ACLK_1) (454) (98) )
                ( SETUPHOLD (posedge WDATA_1[34]) (posedge ACLK_1) (406) (99) )
                ( SETUPHOLD (negedge WDATA_1[34]) (posedge ACLK_1) (406) (99) )
                ( SETUPHOLD (posedge WDATA_1[35]) (posedge ACLK_1) (409) (82) )
                ( SETUPHOLD (negedge WDATA_1[35]) (posedge ACLK_1) (409) (82) )
                ( SETUPHOLD (posedge WDATA_1[33]) (posedge ACLK_1) (467) (97) )
                ( SETUPHOLD (negedge WDATA_1[33]) (posedge ACLK_1) (467) (97) )
                ( SETUPHOLD (posedge WDATA_1[32]) (posedge ACLK_1) (455) (92) )
                ( SETUPHOLD (negedge WDATA_1[32]) (posedge ACLK_1) (455) (92) )
                ( SETUPHOLD (posedge WDATA_1[26]) (posedge ACLK_1) (386) (114) )
                ( SETUPHOLD (negedge WDATA_1[26]) (posedge ACLK_1) (386) (114) )
                ( WIDTH  (posedge ACLK_1) (3250) )
                ( WIDTH  (negedge ACLK_1) (3250) )
                ( SETUPHOLD (posedge WDATA_1[29]) (posedge ACLK_1) (469) (96) )
                ( SETUPHOLD (negedge WDATA_1[29]) (posedge ACLK_1) (469) (96) )
                ( SETUPHOLD (posedge WDATA_1[24]) (posedge ACLK_1) (370) (121) )
                ( SETUPHOLD (negedge WDATA_1[24]) (posedge ACLK_1) (370) (121) )
                ( SETUPHOLD (posedge WDATA_1[31]) (posedge ACLK_1) (548) (60) )
                ( SETUPHOLD (negedge WDATA_1[31]) (posedge ACLK_1) (548) (60) )
                ( SETUPHOLD (posedge WDATA_1[23]) (posedge ACLK_1) (400) (118) )
                ( SETUPHOLD (negedge WDATA_1[23]) (posedge ACLK_1) (400) (118) )
                ( SETUPHOLD (posedge WDATA_1[25]) (posedge ACLK_1) (432) (93) )
                ( SETUPHOLD (negedge WDATA_1[25]) (posedge ACLK_1) (432) (93) )
                ( SETUPHOLD (posedge WDATA_1[27]) (posedge ACLK_1) (447) (94) )
                ( SETUPHOLD (negedge WDATA_1[27]) (posedge ACLK_1) (447) (94) )
                ( SETUPHOLD (posedge WDATA_1[28]) (posedge ACLK_1) (463) (130) )
                ( SETUPHOLD (negedge WDATA_1[28]) (posedge ACLK_1) (463) (130) )
                ( SETUPHOLD (posedge WDATA_1[30]) (posedge ACLK_1) (472) (44) )
                ( SETUPHOLD (negedge WDATA_1[30]) (posedge ACLK_1) (472) (44) )
                ( SETUPHOLD (posedge WDATA_1[22]) (posedge ACLK_1) (413) (119) )
                ( SETUPHOLD (negedge WDATA_1[22]) (posedge ACLK_1) (413) (119) )
                ( SETUPHOLD (posedge WDATA_1[21]) (posedge ACLK_1) (395) (116) )
                ( SETUPHOLD (negedge WDATA_1[21]) (posedge ACLK_1) (395) (116) )
                ( SETUPHOLD (posedge WDATA_1[19]) (posedge ACLK_1) (374) (115) )
                ( SETUPHOLD (negedge WDATA_1[19]) (posedge ACLK_1) (374) (115) )
                ( SETUPHOLD (posedge WDATA_1[20]) (posedge ACLK_1) (391) (118) )
                ( SETUPHOLD (negedge WDATA_1[20]) (posedge ACLK_1) (391) (118) )
                ( SETUPHOLD (posedge WDATA_1[17]) (posedge ACLK_1) (447) (125) )
                ( SETUPHOLD (negedge WDATA_1[17]) (posedge ACLK_1) (447) (125) )
                ( SETUPHOLD (posedge WDATA_1[18]) (posedge ACLK_1) (378) (110) )
                ( SETUPHOLD (negedge WDATA_1[18]) (posedge ACLK_1) (378) (110) )
                ( SETUPHOLD (posedge WDATA_1[16]) (posedge ACLK_1) (393) (120) )
                ( SETUPHOLD (negedge WDATA_1[16]) (posedge ACLK_1) (393) (120) )
                ( SETUPHOLD (posedge WDATA_1[15]) (posedge ACLK_1) (384) (110) )
                ( SETUPHOLD (negedge WDATA_1[15]) (posedge ACLK_1) (384) (110) )
                ( SETUPHOLD (posedge WDATA_1[7]) (posedge ACLK_1) (373) (110) )
                ( SETUPHOLD (negedge WDATA_1[7]) (posedge ACLK_1) (373) (110) )
                ( SETUPHOLD (posedge WDATA_1[13]) (posedge ACLK_1) (371) (112) )
                ( SETUPHOLD (negedge WDATA_1[13]) (posedge ACLK_1) (371) (112) )
                ( SETUPHOLD (posedge WDATA_1[10]) (posedge ACLK_1) (430) (113) )
                ( SETUPHOLD (negedge WDATA_1[10]) (posedge ACLK_1) (430) (113) )
                ( SETUPHOLD (posedge WDATA_1[5]) (posedge ACLK_1) (676) (101) )
                ( SETUPHOLD (negedge WDATA_1[5]) (posedge ACLK_1) (676) (101) )
                ( SETUPHOLD (posedge WDATA_1[14]) (posedge ACLK_1) (434) (115) )
                ( SETUPHOLD (negedge WDATA_1[14]) (posedge ACLK_1) (434) (115) )
                ( SETUPHOLD (posedge WDATA_1[12]) (posedge ACLK_1) (382) (109) )
                ( SETUPHOLD (negedge WDATA_1[12]) (posedge ACLK_1) (382) (109) )
                ( SETUPHOLD (posedge WDATA_1[4]) (posedge ACLK_1) (374) (118) )
                ( SETUPHOLD (negedge WDATA_1[4]) (posedge ACLK_1) (374) (118) )
                ( SETUPHOLD (posedge WDATA_1[6]) (posedge ACLK_1) (365) (112) )
                ( SETUPHOLD (negedge WDATA_1[6]) (posedge ACLK_1) (365) (112) )
                ( SETUPHOLD (posedge WDATA_1[8]) (posedge ACLK_1) (692) (87) )
                ( SETUPHOLD (negedge WDATA_1[8]) (posedge ACLK_1) (692) (87) )
                ( SETUPHOLD (posedge WDATA_1[9]) (posedge ACLK_1) (422) (113) )
                ( SETUPHOLD (negedge WDATA_1[9]) (posedge ACLK_1) (422) (113) )
                ( SETUPHOLD (posedge WDATA_1[11]) (posedge ACLK_1) (376) (109) )
                ( SETUPHOLD (negedge WDATA_1[11]) (posedge ACLK_1) (376) (109) )
                ( SETUPHOLD (posedge WDATA_1[3]) (posedge ACLK_1) (488) (125) )
                ( SETUPHOLD (negedge WDATA_1[3]) (posedge ACLK_1) (488) (125) )
                ( SETUPHOLD (posedge WDATA_1[2]) (posedge ACLK_1) (468) (116) )
                ( SETUPHOLD (negedge WDATA_1[2]) (posedge ACLK_1) (468) (116) )
                ( SETUPHOLD (posedge WDATA_1[0]) (posedge ACLK_1) (379) (110) )
                ( SETUPHOLD (negedge WDATA_1[0]) (posedge ACLK_1) (379) (110) )
                ( SETUPHOLD (posedge WDATA_1[1]) (posedge ACLK_1) (477) (112) )
                ( SETUPHOLD (negedge WDATA_1[1]) (posedge ACLK_1) (477) (112) )
                ( SETUPHOLD (posedge AWURGENT_1) (posedge ACLK_1) (429) (129) )
                ( SETUPHOLD (negedge AWURGENT_1) (posedge ACLK_1) (429) (129) )
                ( SETUPHOLD (posedge AWPOISON_1) (posedge ACLK_1) (865) (77) )
                ( SETUPHOLD (negedge AWPOISON_1) (posedge ACLK_1) (865) (77) )
                ( SETUPHOLD (posedge AWQOS_1[3]) (posedge ACLK_1) (2584) (100) )
                ( SETUPHOLD (negedge AWQOS_1[3]) (posedge ACLK_1) (2584) (100) )
                ( SETUPHOLD (posedge AWQOS_1[2]) (posedge ACLK_1) (2553) (98) )
                ( SETUPHOLD (negedge AWQOS_1[2]) (posedge ACLK_1) (2553) (98) )
                ( SETUPHOLD (posedge AWSIZE_1[1]) (posedge ACLK_1) (2344) (82) )
                ( SETUPHOLD (negedge AWSIZE_1[1]) (posedge ACLK_1) (2344) (82) )
                ( SETUPHOLD (posedge AWQOS_1[0]) (posedge ACLK_1) (2368) (91) )
                ( SETUPHOLD (negedge AWQOS_1[0]) (posedge ACLK_1) (2368) (91) )
                ( SETUPHOLD (posedge AWBURST_1[1]) (posedge ACLK_1) (1209) (-118) )
                ( SETUPHOLD (negedge AWBURST_1[1]) (posedge ACLK_1) (1209) (-118) )
                ( SETUPHOLD (posedge AWLEN_1[7]) (posedge ACLK_1) (1972) (116) )
                ( SETUPHOLD (negedge AWLEN_1[7]) (posedge ACLK_1) (1972) (116) )
                ( SETUPHOLD (posedge AWQOS_1[1]) (posedge ACLK_1) (2317) (137) )
                ( SETUPHOLD (negedge AWQOS_1[1]) (posedge ACLK_1) (2317) (137) )
                ( SETUPHOLD (posedge AWVALID_1) (posedge ACLK_1) (4557) (129) )
                ( SETUPHOLD (negedge AWVALID_1) (posedge ACLK_1) (4557) (129) )
                ( SETUPHOLD (posedge AWLEN_1[6]) (posedge ACLK_1) (1995) (137) )
                ( SETUPHOLD (negedge AWLEN_1[6]) (posedge ACLK_1) (1995) (137) )
                ( SETUPHOLD (posedge AWSIZE_1[0]) (posedge ACLK_1) (2491) (112) )
                ( SETUPHOLD (negedge AWSIZE_1[0]) (posedge ACLK_1) (2491) (112) )
                ( SETUPHOLD (posedge AWBURST_1[0]) (posedge ACLK_1) (1222) (-80) )
                ( SETUPHOLD (negedge AWBURST_1[0]) (posedge ACLK_1) (1222) (-80) )
                ( SETUPHOLD (posedge AWLEN_1[5]) (posedge ACLK_1) (2037) (64) )
                ( SETUPHOLD (negedge AWLEN_1[5]) (posedge ACLK_1) (2037) (64) )
                ( SETUPHOLD (posedge AWLEN_1[4]) (posedge ACLK_1) (2153) (94) )
                ( SETUPHOLD (negedge AWLEN_1[4]) (posedge ACLK_1) (2153) (94) )
                ( SETUPHOLD (posedge AWLEN_1[2]) (posedge ACLK_1) (2414) (99) )
                ( SETUPHOLD (negedge AWLEN_1[2]) (posedge ACLK_1) (2414) (99) )
                ( SETUPHOLD (posedge AWLEN_1[3]) (posedge ACLK_1) (2270) (78) )
                ( SETUPHOLD (negedge AWLEN_1[3]) (posedge ACLK_1) (2270) (78) )
                ( SETUPHOLD (posedge AWLEN_1[0]) (posedge ACLK_1) (2601) (130) )
                ( SETUPHOLD (negedge AWLEN_1[0]) (posedge ACLK_1) (2601) (130) )
                ( SETUPHOLD (posedge AWLEN_1[1]) (posedge ACLK_1) (2468) (70) )
                ( SETUPHOLD (negedge AWLEN_1[1]) (posedge ACLK_1) (2468) (70) )
                ( SETUPHOLD (posedge AWADDR_1[31]) (posedge ACLK_1) (732) (82) )
                ( SETUPHOLD (negedge AWADDR_1[31]) (posedge ACLK_1) (732) (82) )
                ( SETUPHOLD (posedge AWADDR_1[30]) (posedge ACLK_1) (760) (80) )
                ( SETUPHOLD (negedge AWADDR_1[30]) (posedge ACLK_1) (760) (80) )
                ( SETUPHOLD (posedge AWADDR_1[22]) (posedge ACLK_1) (871) (132) )
                ( SETUPHOLD (negedge AWADDR_1[22]) (posedge ACLK_1) (871) (132) )
                ( SETUPHOLD (posedge AWADDR_1[28]) (posedge ACLK_1) (779) (83) )
                ( SETUPHOLD (negedge AWADDR_1[28]) (posedge ACLK_1) (779) (83) )
                ( SETUPHOLD (posedge AWADDR_1[25]) (posedge ACLK_1) (876) (127) )
                ( SETUPHOLD (negedge AWADDR_1[25]) (posedge ACLK_1) (876) (127) )
                ( SETUPHOLD (posedge AWADDR_1[20]) (posedge ACLK_1) (717) (87) )
                ( SETUPHOLD (negedge AWADDR_1[20]) (posedge ACLK_1) (717) (87) )
                ( SETUPHOLD (posedge AWADDR_1[29]) (posedge ACLK_1) (766) (129) )
                ( SETUPHOLD (negedge AWADDR_1[29]) (posedge ACLK_1) (766) (129) )
                ( SETUPHOLD (posedge AWADDR_1[27]) (posedge ACLK_1) (752) (70) )
                ( SETUPHOLD (negedge AWADDR_1[27]) (posedge ACLK_1) (752) (70) )
                ( SETUPHOLD (posedge AWADDR_1[19]) (posedge ACLK_1) (824) (97) )
                ( SETUPHOLD (negedge AWADDR_1[19]) (posedge ACLK_1) (824) (97) )
                ( SETUPHOLD (posedge AWADDR_1[21]) (posedge ACLK_1) (796) (89) )
                ( SETUPHOLD (negedge AWADDR_1[21]) (posedge ACLK_1) (796) (89) )
                ( SETUPHOLD (posedge AWADDR_1[23]) (posedge ACLK_1) (868) (76) )
                ( SETUPHOLD (negedge AWADDR_1[23]) (posedge ACLK_1) (868) (76) )
                ( SETUPHOLD (posedge AWADDR_1[24]) (posedge ACLK_1) (744) (135) )
                ( SETUPHOLD (negedge AWADDR_1[24]) (posedge ACLK_1) (744) (135) )
                ( SETUPHOLD (posedge AWADDR_1[26]) (posedge ACLK_1) (821) (123) )
                ( SETUPHOLD (negedge AWADDR_1[26]) (posedge ACLK_1) (821) (123) )
                ( SETUPHOLD (posedge AWADDR_1[18]) (posedge ACLK_1) (732) (97) )
                ( SETUPHOLD (negedge AWADDR_1[18]) (posedge ACLK_1) (732) (97) )
                ( SETUPHOLD (posedge AWADDR_1[17]) (posedge ACLK_1) (791) (92) )
                ( SETUPHOLD (negedge AWADDR_1[17]) (posedge ACLK_1) (791) (92) )
                ( SETUPHOLD (posedge AWADDR_1[15]) (posedge ACLK_1) (745) (65) )
                ( SETUPHOLD (negedge AWADDR_1[15]) (posedge ACLK_1) (745) (65) )
                ( SETUPHOLD (posedge AWADDR_1[16]) (posedge ACLK_1) (742) (76) )
                ( SETUPHOLD (negedge AWADDR_1[16]) (posedge ACLK_1) (742) (76) )
                ( SETUPHOLD (posedge AWADDR_1[13]) (posedge ACLK_1) (747) (132) )
                ( SETUPHOLD (negedge AWADDR_1[13]) (posedge ACLK_1) (747) (132) )
                ( SETUPHOLD (posedge AWADDR_1[14]) (posedge ACLK_1) (744) (86) )
                ( SETUPHOLD (negedge AWADDR_1[14]) (posedge ACLK_1) (744) (86) )
                ( SETUPHOLD (posedge AWADDR_1[12]) (posedge ACLK_1) (832) (89) )
                ( SETUPHOLD (negedge AWADDR_1[12]) (posedge ACLK_1) (832) (89) )
                ( SETUPHOLD (posedge AWADDR_1[11]) (posedge ACLK_1) (834) (126) )
                ( SETUPHOLD (negedge AWADDR_1[11]) (posedge ACLK_1) (834) (126) )
                ( SETUPHOLD (posedge AWADDR_1[3]) (posedge ACLK_1) (1966) (92) )
                ( SETUPHOLD (negedge AWADDR_1[3]) (posedge ACLK_1) (1966) (92) )
                ( SETUPHOLD (posedge AWADDR_1[9]) (posedge ACLK_1) (1447) (134) )
                ( SETUPHOLD (negedge AWADDR_1[9]) (posedge ACLK_1) (1447) (134) )
                ( SETUPHOLD (posedge AWADDR_1[6]) (posedge ACLK_1) (1924) (115) )
                ( SETUPHOLD (negedge AWADDR_1[6]) (posedge ACLK_1) (1924) (115) )
                ( SETUPHOLD (posedge AWADDR_1[1]) (posedge ACLK_1) (1955) (76) )
                ( SETUPHOLD (negedge AWADDR_1[1]) (posedge ACLK_1) (1955) (76) )
                ( SETUPHOLD (posedge AWADDR_1[10]) (posedge ACLK_1) (1382) (126) )
                ( SETUPHOLD (negedge AWADDR_1[10]) (posedge ACLK_1) (1382) (126) )
                ( SETUPHOLD (posedge AWADDR_1[8]) (posedge ACLK_1) (1476) (98) )
                ( SETUPHOLD (negedge AWADDR_1[8]) (posedge ACLK_1) (1476) (98) )
                ( SETUPHOLD (posedge AWADDR_1[0]) (posedge ACLK_1) (1920) (46) )
                ( SETUPHOLD (negedge AWADDR_1[0]) (posedge ACLK_1) (1920) (46) )
                ( SETUPHOLD (posedge AWADDR_1[2]) (posedge ACLK_1) (2075) (96) )
                ( SETUPHOLD (negedge AWADDR_1[2]) (posedge ACLK_1) (2075) (96) )
                ( SETUPHOLD (posedge AWADDR_1[4]) (posedge ACLK_1) (1806) (99) )
                ( SETUPHOLD (negedge AWADDR_1[4]) (posedge ACLK_1) (1806) (99) )
                ( SETUPHOLD (posedge AWADDR_1[5]) (posedge ACLK_1) (1781) (124) )
                ( SETUPHOLD (negedge AWADDR_1[5]) (posedge ACLK_1) (1781) (124) )
                ( SETUPHOLD (posedge AWADDR_1[7]) (posedge ACLK_1) (1556) (124) )
                ( SETUPHOLD (negedge AWADDR_1[7]) (posedge ACLK_1) (1556) (124) )
                ( SETUPHOLD (posedge AWID_1[7]) (posedge ACLK_1) (771) (94) )
                ( SETUPHOLD (negedge AWID_1[7]) (posedge ACLK_1) (771) (94) )
                ( SETUPHOLD (posedge AWID_1[6]) (posedge ACLK_1) (818) (97) )
                ( SETUPHOLD (negedge AWID_1[6]) (posedge ACLK_1) (818) (97) )
                ( SETUPHOLD (posedge AWID_1[4]) (posedge ACLK_1) (806) (106) )
                ( SETUPHOLD (negedge AWID_1[4]) (posedge ACLK_1) (806) (106) )
                ( SETUPHOLD (posedge AWID_1[5]) (posedge ACLK_1) (813) (96) )
                ( SETUPHOLD (negedge AWID_1[5]) (posedge ACLK_1) (813) (96) )
                ( SETUPHOLD (posedge AWID_1[2]) (posedge ACLK_1) (894) (100) )
                ( SETUPHOLD (negedge AWID_1[2]) (posedge ACLK_1) (894) (100) )
                ( SETUPHOLD (posedge AWID_1[3]) (posedge ACLK_1) (823) (101) )
                ( SETUPHOLD (negedge AWID_1[3]) (posedge ACLK_1) (823) (101) )
                ( SETUPHOLD (posedge AWID_1[1]) (posedge ACLK_1) (856) (86) )
                ( SETUPHOLD (negedge AWID_1[1]) (posedge ACLK_1) (856) (86) )
                ( SETUPHOLD (posedge AWID_1[0]) (posedge ACLK_1) (925) (97) )
                ( SETUPHOLD (negedge AWID_1[0]) (posedge ACLK_1) (925) (97) )
                ( SETUPHOLD (posedge CSYSREQ_0) (posedge ACLK_0) (505) (70) )
                ( SETUPHOLD (negedge CSYSREQ_0) (posedge ACLK_0) (505) (70) )
                ( SETUPHOLD (posedge RREADY_0) (posedge ACLK_0) (1782) (-74) )
                ( SETUPHOLD (negedge RREADY_0) (posedge ACLK_0) (1782) (-74) )
                ( SETUPHOLD (posedge ARURGENT_0) (posedge ACLK_0) (608) (76) )
                ( SETUPHOLD (negedge ARURGENT_0) (posedge ACLK_0) (608) (76) )
                ( SETUPHOLD (posedge ARQOS_0[3]) (posedge ACLK_0) (2468) (85) )
                ( SETUPHOLD (negedge ARQOS_0[3]) (posedge ACLK_0) (2468) (85) )
                ( SETUPHOLD (posedge ARPOISON_0) (posedge ACLK_0) (911) (73) )
                ( SETUPHOLD (negedge ARPOISON_0) (posedge ACLK_0) (911) (73) )
                ( SETUPHOLD (posedge ARQOS_0[2]) (posedge ACLK_0) (2467) (92) )
                ( SETUPHOLD (negedge ARQOS_0[2]) (posedge ACLK_0) (2467) (92) )
                ( SETUPHOLD (posedge ARQOS_0[1]) (posedge ACLK_0) (2464) (65) )
                ( SETUPHOLD (negedge ARQOS_0[1]) (posedge ACLK_0) (2464) (65) )
                ( SETUPHOLD (posedge ARSIZE_0[0]) (posedge ACLK_0) (2545) (84) )
                ( SETUPHOLD (negedge ARSIZE_0[0]) (posedge ACLK_0) (2545) (84) )
                ( SETUPHOLD (posedge ARVALID_0) (posedge ACLK_0) (4567) (47) )
                ( SETUPHOLD (negedge ARVALID_0) (posedge ACLK_0) (4567) (47) )
                ( SETUPHOLD (posedge ARBURST_0[0]) (posedge ACLK_0) (1481) (36) )
                ( SETUPHOLD (negedge ARBURST_0[0]) (posedge ACLK_0) (1481) (36) )
                ( SETUPHOLD (posedge ARLEN_0[6]) (posedge ACLK_0) (1951) (79) )
                ( SETUPHOLD (negedge ARLEN_0[6]) (posedge ACLK_0) (1951) (79) )
                ( SETUPHOLD (posedge ARQOS_0[0]) (posedge ACLK_0) (2587) (78) )
                ( SETUPHOLD (negedge ARQOS_0[0]) (posedge ACLK_0) (2587) (78) )
                ( SETUPHOLD (posedge ARLEN_0[5]) (posedge ACLK_0) (1631) (86) )
                ( SETUPHOLD (negedge ARLEN_0[5]) (posedge ACLK_0) (1631) (86) )
                ( SETUPHOLD (posedge ARLEN_0[7]) (posedge ACLK_0) (1908) (65) )
                ( SETUPHOLD (negedge ARLEN_0[7]) (posedge ACLK_0) (1908) (65) )
                ( SETUPHOLD (posedge ARSIZE_0[1]) (posedge ACLK_0) (2533) (57) )
                ( SETUPHOLD (negedge ARSIZE_0[1]) (posedge ACLK_0) (2533) (57) )
                ( SETUPHOLD (posedge ARSIZE_0[2]) (posedge ACLK_0) (2509) (60) )
                ( SETUPHOLD (negedge ARSIZE_0[2]) (posedge ACLK_0) (2509) (60) )
                ( SETUPHOLD (posedge ARBURST_0[1]) (posedge ACLK_0) (1470) (-1) )
                ( SETUPHOLD (negedge ARBURST_0[1]) (posedge ACLK_0) (1470) (-1) )
                ( SETUPHOLD (posedge ARLEN_0[4]) (posedge ACLK_0) (1905) (57) )
                ( SETUPHOLD (negedge ARLEN_0[4]) (posedge ACLK_0) (1905) (57) )
                ( SETUPHOLD (posedge ARLEN_0[3]) (posedge ACLK_0) (1930) (80) )
                ( SETUPHOLD (negedge ARLEN_0[3]) (posedge ACLK_0) (1930) (80) )
                ( SETUPHOLD (posedge ARLEN_0[1]) (posedge ACLK_0) (1739) (93) )
                ( SETUPHOLD (negedge ARLEN_0[1]) (posedge ACLK_0) (1739) (93) )
                ( SETUPHOLD (posedge ARLEN_0[2]) (posedge ACLK_0) (1751) (24) )
                ( SETUPHOLD (negedge ARLEN_0[2]) (posedge ACLK_0) (1751) (24) )
                ( SETUPHOLD (posedge ARADDR_0[31]) (posedge ACLK_0) (940) (77) )
                ( SETUPHOLD (negedge ARADDR_0[31]) (posedge ACLK_0) (940) (77) )
                ( SETUPHOLD (posedge ARLEN_0[0]) (posedge ACLK_0) (1867) (57) )
                ( SETUPHOLD (negedge ARLEN_0[0]) (posedge ACLK_0) (1867) (57) )
                ( SETUPHOLD (posedge ARADDR_0[30]) (posedge ACLK_0) (946) (79) )
                ( SETUPHOLD (negedge ARADDR_0[30]) (posedge ACLK_0) (946) (79) )
                ( SETUPHOLD (posedge ARADDR_0[29]) (posedge ACLK_0) (928) (71) )
                ( SETUPHOLD (negedge ARADDR_0[29]) (posedge ACLK_0) (928) (71) )
                ( SETUPHOLD (posedge ARADDR_0[21]) (posedge ACLK_0) (971) (70) )
                ( SETUPHOLD (negedge ARADDR_0[21]) (posedge ACLK_0) (971) (70) )
                ( SETUPHOLD (posedge ARADDR_0[27]) (posedge ACLK_0) (971) (78) )
                ( SETUPHOLD (negedge ARADDR_0[27]) (posedge ACLK_0) (971) (78) )
                ( SETUPHOLD (posedge ARADDR_0[24]) (posedge ACLK_0) (918) (63) )
                ( SETUPHOLD (negedge ARADDR_0[24]) (posedge ACLK_0) (918) (63) )
                ( SETUPHOLD (posedge ARADDR_0[19]) (posedge ACLK_0) (1019) (69) )
                ( SETUPHOLD (negedge ARADDR_0[19]) (posedge ACLK_0) (1019) (69) )
                ( SETUPHOLD (posedge ARADDR_0[28]) (posedge ACLK_0) (1065) (70) )
                ( SETUPHOLD (negedge ARADDR_0[28]) (posedge ACLK_0) (1065) (70) )
                ( SETUPHOLD (posedge ARADDR_0[26]) (posedge ACLK_0) (1030) (60) )
                ( SETUPHOLD (negedge ARADDR_0[26]) (posedge ACLK_0) (1030) (60) )
                ( SETUPHOLD (posedge ARADDR_0[18]) (posedge ACLK_0) (924) (73) )
                ( SETUPHOLD (negedge ARADDR_0[18]) (posedge ACLK_0) (924) (73) )
                ( SETUPHOLD (posedge ARADDR_0[20]) (posedge ACLK_0) (951) (64) )
                ( SETUPHOLD (negedge ARADDR_0[20]) (posedge ACLK_0) (951) (64) )
                ( SETUPHOLD (posedge ARADDR_0[22]) (posedge ACLK_0) (1025) (71) )
                ( SETUPHOLD (negedge ARADDR_0[22]) (posedge ACLK_0) (1025) (71) )
                ( SETUPHOLD (posedge ARADDR_0[23]) (posedge ACLK_0) (938) (62) )
                ( SETUPHOLD (negedge ARADDR_0[23]) (posedge ACLK_0) (938) (62) )
                ( SETUPHOLD (posedge ARADDR_0[25]) (posedge ACLK_0) (1077) (82) )
                ( SETUPHOLD (negedge ARADDR_0[25]) (posedge ACLK_0) (1077) (82) )
                ( SETUPHOLD (posedge ARADDR_0[17]) (posedge ACLK_0) (1010) (60) )
                ( SETUPHOLD (negedge ARADDR_0[17]) (posedge ACLK_0) (1010) (60) )
                ( SETUPHOLD (posedge ARADDR_0[16]) (posedge ACLK_0) (957) (72) )
                ( SETUPHOLD (negedge ARADDR_0[16]) (posedge ACLK_0) (957) (72) )
                ( SETUPHOLD (posedge ARADDR_0[14]) (posedge ACLK_0) (977) (75) )
                ( SETUPHOLD (negedge ARADDR_0[14]) (posedge ACLK_0) (977) (75) )
                ( SETUPHOLD (posedge ARADDR_0[15]) (posedge ACLK_0) (962) (74) )
                ( SETUPHOLD (negedge ARADDR_0[15]) (posedge ACLK_0) (962) (74) )
                ( SETUPHOLD (posedge ARADDR_0[12]) (posedge ACLK_0) (928) (79) )
                ( SETUPHOLD (negedge ARADDR_0[12]) (posedge ACLK_0) (928) (79) )
                ( SETUPHOLD (posedge ARADDR_0[13]) (posedge ACLK_0) (994) (77) )
                ( SETUPHOLD (negedge ARADDR_0[13]) (posedge ACLK_0) (994) (77) )
                ( SETUPHOLD (posedge ARADDR_0[11]) (posedge ACLK_0) (1436) (74) )
                ( SETUPHOLD (negedge ARADDR_0[11]) (posedge ACLK_0) (1436) (74) )
                ( SETUPHOLD (posedge ARADDR_0[10]) (posedge ACLK_0) (1595) (92) )
                ( SETUPHOLD (negedge ARADDR_0[10]) (posedge ACLK_0) (1595) (92) )
                ( SETUPHOLD (posedge ARADDR_0[2]) (posedge ACLK_0) (1981) (7) )
                ( SETUPHOLD (negedge ARADDR_0[2]) (posedge ACLK_0) (1981) (7) )
                ( SETUPHOLD (posedge ARADDR_0[8]) (posedge ACLK_0) (1822) (88) )
                ( SETUPHOLD (negedge ARADDR_0[8]) (posedge ACLK_0) (1822) (88) )
                ( SETUPHOLD (posedge ARADDR_0[5]) (posedge ACLK_0) (1987) (89) )
                ( SETUPHOLD (negedge ARADDR_0[5]) (posedge ACLK_0) (1987) (89) )
                ( SETUPHOLD (posedge ARADDR_0[0]) (posedge ACLK_0) (1863) (82) )
                ( SETUPHOLD (negedge ARADDR_0[0]) (posedge ACLK_0) (1863) (82) )
                ( SETUPHOLD (posedge ARADDR_0[9]) (posedge ACLK_0) (1559) (99) )
                ( SETUPHOLD (negedge ARADDR_0[9]) (posedge ACLK_0) (1559) (99) )
                ( SETUPHOLD (posedge ARADDR_0[7]) (posedge ACLK_0) (1917) (32) )
                ( SETUPHOLD (negedge ARADDR_0[7]) (posedge ACLK_0) (1917) (32) )
                ( SETUPHOLD (posedge ARID_0[7]) (posedge ACLK_0) (1038) (61) )
                ( SETUPHOLD (negedge ARID_0[7]) (posedge ACLK_0) (1038) (61) )
                ( SETUPHOLD (posedge ARADDR_0[1]) (posedge ACLK_0) (1927) (88) )
                ( SETUPHOLD (negedge ARADDR_0[1]) (posedge ACLK_0) (1927) (88) )
                ( SETUPHOLD (posedge ARADDR_0[3]) (posedge ACLK_0) (1966) (66) )
                ( SETUPHOLD (negedge ARADDR_0[3]) (posedge ACLK_0) (1966) (66) )
                ( SETUPHOLD (posedge ARADDR_0[4]) (posedge ACLK_0) (2037) (70) )
                ( SETUPHOLD (negedge ARADDR_0[4]) (posedge ACLK_0) (2037) (70) )
                ( SETUPHOLD (posedge ARADDR_0[6]) (posedge ACLK_0) (1992) (50) )
                ( SETUPHOLD (negedge ARADDR_0[6]) (posedge ACLK_0) (1992) (50) )
                ( SETUPHOLD (posedge ARID_0[6]) (posedge ACLK_0) (987) (78) )
                ( SETUPHOLD (negedge ARID_0[6]) (posedge ACLK_0) (987) (78) )
                ( SETUPHOLD (posedge ARID_0[5]) (posedge ACLK_0) (980) (75) )
                ( SETUPHOLD (negedge ARID_0[5]) (posedge ACLK_0) (980) (75) )
                ( SETUPHOLD (posedge ARID_0[3]) (posedge ACLK_0) (968) (73) )
                ( SETUPHOLD (negedge ARID_0[3]) (posedge ACLK_0) (968) (73) )
                ( SETUPHOLD (posedge ARID_0[4]) (posedge ACLK_0) (974) (75) )
                ( SETUPHOLD (negedge ARID_0[4]) (posedge ACLK_0) (974) (75) )
                ( SETUPHOLD (posedge ARID_0[1]) (posedge ACLK_0) (1003) (89) )
                ( SETUPHOLD (negedge ARID_0[1]) (posedge ACLK_0) (1003) (89) )
                ( SETUPHOLD (posedge ARID_0[2]) (posedge ACLK_0) (1016) (76) )
                ( SETUPHOLD (negedge ARID_0[2]) (posedge ACLK_0) (1016) (76) )
                ( SETUPHOLD (posedge ARID_0[0]) (posedge ACLK_0) (936) (83) )
                ( SETUPHOLD (negedge ARID_0[0]) (posedge ACLK_0) (936) (83) )
                ( SETUPHOLD (posedge BREADY_0) (posedge ACLK_0) (2148) (-128) )
                ( SETUPHOLD (negedge BREADY_0) (posedge ACLK_0) (2148) (-128) )
                ( SETUPHOLD (posedge WSTRB_0[10]) (posedge ACLK_0) (600) (-51) )
                ( SETUPHOLD (negedge WSTRB_0[10]) (posedge ACLK_0) (600) (-51) )
                ( SETUPHOLD (posedge WLAST_0) (posedge ACLK_0) (618) (38) )
                ( SETUPHOLD (negedge WLAST_0) (posedge ACLK_0) (618) (38) )
                ( SETUPHOLD (posedge WSTRB_0[13]) (posedge ACLK_0) (581) (2) )
                ( SETUPHOLD (negedge WSTRB_0[13]) (posedge ACLK_0) (581) (2) )
                ( SETUPHOLD (posedge WSTRB_0[8]) (posedge ACLK_0) (598) (0) )
                ( SETUPHOLD (negedge WSTRB_0[8]) (posedge ACLK_0) (598) (0) )
                ( SETUPHOLD (posedge WVALID_0) (posedge ACLK_0) (4629) (-15) )
                ( SETUPHOLD (negedge WVALID_0) (posedge ACLK_0) (4629) (-15) )
                ( SETUPHOLD (posedge WSTRB_0[15]) (posedge ACLK_0) (664) (-29) )
                ( SETUPHOLD (negedge WSTRB_0[15]) (posedge ACLK_0) (664) (-29) )
                ( SETUPHOLD (posedge WSTRB_0[7]) (posedge ACLK_0) (622) (-41) )
                ( SETUPHOLD (negedge WSTRB_0[7]) (posedge ACLK_0) (622) (-41) )
                ( SETUPHOLD (posedge WSTRB_0[9]) (posedge ACLK_0) (616) (0) )
                ( SETUPHOLD (negedge WSTRB_0[9]) (posedge ACLK_0) (616) (0) )
                ( SETUPHOLD (posedge WSTRB_0[11]) (posedge ACLK_0) (563) (26) )
                ( SETUPHOLD (negedge WSTRB_0[11]) (posedge ACLK_0) (563) (26) )
                ( SETUPHOLD (posedge WSTRB_0[12]) (posedge ACLK_0) (586) (35) )
                ( SETUPHOLD (negedge WSTRB_0[12]) (posedge ACLK_0) (586) (35) )
                ( SETUPHOLD (posedge WSTRB_0[14]) (posedge ACLK_0) (571) (-30) )
                ( SETUPHOLD (negedge WSTRB_0[14]) (posedge ACLK_0) (571) (-30) )
                ( SETUPHOLD (posedge WSTRB_0[6]) (posedge ACLK_0) (568) (29) )
                ( SETUPHOLD (negedge WSTRB_0[6]) (posedge ACLK_0) (568) (29) )
                ( SETUPHOLD (posedge WSTRB_0[5]) (posedge ACLK_0) (619) (-64) )
                ( SETUPHOLD (negedge WSTRB_0[5]) (posedge ACLK_0) (619) (-64) )
                ( SETUPHOLD (posedge WSTRB_0[3]) (posedge ACLK_0) (614) (-47) )
                ( SETUPHOLD (negedge WSTRB_0[3]) (posedge ACLK_0) (614) (-47) )
                ( SETUPHOLD (posedge WSTRB_0[4]) (posedge ACLK_0) (560) (2) )
                ( SETUPHOLD (negedge WSTRB_0[4]) (posedge ACLK_0) (560) (2) )
                ( SETUPHOLD (posedge WSTRB_0[1]) (posedge ACLK_0) (622) (-4) )
                ( SETUPHOLD (negedge WSTRB_0[1]) (posedge ACLK_0) (622) (-4) )
                ( SETUPHOLD (posedge WSTRB_0[2]) (posedge ACLK_0) (616) (-7) )
                ( SETUPHOLD (negedge WSTRB_0[2]) (posedge ACLK_0) (616) (-7) )
                ( SETUPHOLD (posedge WSTRB_0[0]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (negedge WSTRB_0[0]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (posedge WDATA_0[127]) (posedge ACLK_0) (634) (-7) )
                ( SETUPHOLD (negedge WDATA_0[127]) (posedge ACLK_0) (634) (-7) )
                ( SETUPHOLD (posedge WDATA_0[119]) (posedge ACLK_0) (596) (1) )
                ( SETUPHOLD (negedge WDATA_0[119]) (posedge ACLK_0) (596) (1) )
                ( SETUPHOLD (posedge WDATA_0[125]) (posedge ACLK_0) (578) (18) )
                ( SETUPHOLD (negedge WDATA_0[125]) (posedge ACLK_0) (578) (18) )
                ( SETUPHOLD (posedge WDATA_0[122]) (posedge ACLK_0) (659) (-48) )
                ( SETUPHOLD (negedge WDATA_0[122]) (posedge ACLK_0) (659) (-48) )
                ( SETUPHOLD (posedge WDATA_0[117]) (posedge ACLK_0) (627) (-11) )
                ( SETUPHOLD (negedge WDATA_0[117]) (posedge ACLK_0) (627) (-11) )
                ( SETUPHOLD (posedge WDATA_0[126]) (posedge ACLK_0) (559) (9) )
                ( SETUPHOLD (negedge WDATA_0[126]) (posedge ACLK_0) (559) (9) )
                ( SETUPHOLD (posedge WDATA_0[124]) (posedge ACLK_0) (586) (4) )
                ( SETUPHOLD (negedge WDATA_0[124]) (posedge ACLK_0) (586) (4) )
                ( SETUPHOLD (posedge WDATA_0[116]) (posedge ACLK_0) (688) (-47) )
                ( SETUPHOLD (negedge WDATA_0[116]) (posedge ACLK_0) (688) (-47) )
                ( SETUPHOLD (posedge WDATA_0[118]) (posedge ACLK_0) (579) (30) )
                ( SETUPHOLD (negedge WDATA_0[118]) (posedge ACLK_0) (579) (30) )
                ( SETUPHOLD (posedge WDATA_0[120]) (posedge ACLK_0) (550) (38) )
                ( SETUPHOLD (negedge WDATA_0[120]) (posedge ACLK_0) (550) (38) )
                ( SETUPHOLD (posedge WDATA_0[121]) (posedge ACLK_0) (521) (20) )
                ( SETUPHOLD (negedge WDATA_0[121]) (posedge ACLK_0) (521) (20) )
                ( SETUPHOLD (posedge WDATA_0[123]) (posedge ACLK_0) (646) (27) )
                ( SETUPHOLD (negedge WDATA_0[123]) (posedge ACLK_0) (646) (27) )
                ( SETUPHOLD (posedge WDATA_0[115]) (posedge ACLK_0) (793) (-34) )
                ( SETUPHOLD (negedge WDATA_0[115]) (posedge ACLK_0) (793) (-34) )
                ( SETUPHOLD (posedge WDATA_0[114]) (posedge ACLK_0) (597) (35) )
                ( SETUPHOLD (negedge WDATA_0[114]) (posedge ACLK_0) (597) (35) )
                ( SETUPHOLD (posedge WDATA_0[112]) (posedge ACLK_0) (588) (39) )
                ( SETUPHOLD (negedge WDATA_0[112]) (posedge ACLK_0) (588) (39) )
                ( SETUPHOLD (posedge WDATA_0[113]) (posedge ACLK_0) (586) (20) )
                ( SETUPHOLD (negedge WDATA_0[113]) (posedge ACLK_0) (586) (20) )
                ( SETUPHOLD (posedge WDATA_0[110]) (posedge ACLK_0) (592) (35) )
                ( SETUPHOLD (negedge WDATA_0[110]) (posedge ACLK_0) (592) (35) )
                ( SETUPHOLD (posedge WDATA_0[111]) (posedge ACLK_0) (654) (-23) )
                ( SETUPHOLD (negedge WDATA_0[111]) (posedge ACLK_0) (654) (-23) )
                ( SETUPHOLD (posedge WDATA_0[109]) (posedge ACLK_0) (600) (42) )
                ( SETUPHOLD (negedge WDATA_0[109]) (posedge ACLK_0) (600) (42) )
                ( SETUPHOLD (posedge WDATA_0[108]) (posedge ACLK_0) (601) (-33) )
                ( SETUPHOLD (negedge WDATA_0[108]) (posedge ACLK_0) (601) (-33) )
                ( SETUPHOLD (posedge WDATA_0[100]) (posedge ACLK_0) (597) (28) )
                ( SETUPHOLD (negedge WDATA_0[100]) (posedge ACLK_0) (597) (28) )
                ( SETUPHOLD (posedge WDATA_0[106]) (posedge ACLK_0) (562) (22) )
                ( SETUPHOLD (negedge WDATA_0[106]) (posedge ACLK_0) (562) (22) )
                ( SETUPHOLD (posedge WDATA_0[103]) (posedge ACLK_0) (571) (17) )
                ( SETUPHOLD (negedge WDATA_0[103]) (posedge ACLK_0) (571) (17) )
                ( SETUPHOLD (posedge WDATA_0[98]) (posedge ACLK_0) (611) (4) )
                ( SETUPHOLD (negedge WDATA_0[98]) (posedge ACLK_0) (611) (4) )
                ( SETUPHOLD (posedge WDATA_0[107]) (posedge ACLK_0) (541) (22) )
                ( SETUPHOLD (negedge WDATA_0[107]) (posedge ACLK_0) (541) (22) )
                ( SETUPHOLD (posedge WDATA_0[105]) (posedge ACLK_0) (581) (23) )
                ( SETUPHOLD (negedge WDATA_0[105]) (posedge ACLK_0) (581) (23) )
                ( SETUPHOLD (posedge WDATA_0[97]) (posedge ACLK_0) (730) (-20) )
                ( SETUPHOLD (negedge WDATA_0[97]) (posedge ACLK_0) (730) (-20) )
                ( SETUPHOLD (posedge WDATA_0[99]) (posedge ACLK_0) (549) (13) )
                ( SETUPHOLD (negedge WDATA_0[99]) (posedge ACLK_0) (549) (13) )
                ( SETUPHOLD (posedge WDATA_0[101]) (posedge ACLK_0) (522) (31) )
                ( SETUPHOLD (negedge WDATA_0[101]) (posedge ACLK_0) (522) (31) )
                ( SETUPHOLD (posedge WDATA_0[102]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (negedge WDATA_0[102]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (posedge WDATA_0[104]) (posedge ACLK_0) (608) (41) )
                ( SETUPHOLD (negedge WDATA_0[104]) (posedge ACLK_0) (608) (41) )
                ( SETUPHOLD (posedge WDATA_0[96]) (posedge ACLK_0) (754) (-29) )
                ( SETUPHOLD (negedge WDATA_0[96]) (posedge ACLK_0) (754) (-29) )
                ( SETUPHOLD (posedge WDATA_0[95]) (posedge ACLK_0) (1111) (-118) )
                ( SETUPHOLD (negedge WDATA_0[95]) (posedge ACLK_0) (1111) (-118) )
                ( SETUPHOLD (posedge WDATA_0[93]) (posedge ACLK_0) (643) (10) )
                ( SETUPHOLD (negedge WDATA_0[93]) (posedge ACLK_0) (643) (10) )
                ( SETUPHOLD (posedge WDATA_0[94]) (posedge ACLK_0) (565) (52) )
                ( SETUPHOLD (negedge WDATA_0[94]) (posedge ACLK_0) (565) (52) )
                ( SETUPHOLD (posedge WDATA_0[91]) (posedge ACLK_0) (644) (-17) )
                ( SETUPHOLD (negedge WDATA_0[91]) (posedge ACLK_0) (644) (-17) )
                ( SETUPHOLD (posedge WDATA_0[92]) (posedge ACLK_0) (539) (48) )
                ( SETUPHOLD (negedge WDATA_0[92]) (posedge ACLK_0) (539) (48) )
                ( SETUPHOLD (posedge WDATA_0[90]) (posedge ACLK_0) (698) (-44) )
                ( SETUPHOLD (negedge WDATA_0[90]) (posedge ACLK_0) (698) (-44) )
                ( SETUPHOLD (posedge WDATA_0[89]) (posedge ACLK_0) (648) (-20) )
                ( SETUPHOLD (negedge WDATA_0[89]) (posedge ACLK_0) (648) (-20) )
                ( SETUPHOLD (posedge WDATA_0[83]) (posedge ACLK_0) (535) (12) )
                ( SETUPHOLD (negedge WDATA_0[83]) (posedge ACLK_0) (535) (12) )
                ( WIDTH  (posedge ACLK_0) (3375) )
                ( WIDTH  (negedge ACLK_0) (3375) )
                ( SETUPHOLD (posedge WDATA_0[86]) (posedge ACLK_0) (576) (-19) )
                ( SETUPHOLD (negedge WDATA_0[86]) (posedge ACLK_0) (576) (-19) )
                ( SETUPHOLD (posedge WDATA_0[81]) (posedge ACLK_0) (674) (-6) )
                ( SETUPHOLD (negedge WDATA_0[81]) (posedge ACLK_0) (674) (-6) )
                ( SETUPHOLD (posedge WDATA_0[88]) (posedge ACLK_0) (518) (-5) )
                ( SETUPHOLD (negedge WDATA_0[88]) (posedge ACLK_0) (518) (-5) )
                ( SETUPHOLD (posedge WDATA_0[80]) (posedge ACLK_0) (657) (30) )
                ( SETUPHOLD (negedge WDATA_0[80]) (posedge ACLK_0) (657) (30) )
                ( SETUPHOLD (posedge WDATA_0[82]) (posedge ACLK_0) (593) (30) )
                ( SETUPHOLD (negedge WDATA_0[82]) (posedge ACLK_0) (593) (30) )
                ( SETUPHOLD (posedge WDATA_0[84]) (posedge ACLK_0) (718) (30) )
                ( SETUPHOLD (negedge WDATA_0[84]) (posedge ACLK_0) (718) (30) )
                ( SETUPHOLD (posedge WDATA_0[85]) (posedge ACLK_0) (599) (-14) )
                ( SETUPHOLD (negedge WDATA_0[85]) (posedge ACLK_0) (599) (-14) )
                ( SETUPHOLD (posedge WDATA_0[87]) (posedge ACLK_0) (710) (0) )
                ( SETUPHOLD (negedge WDATA_0[87]) (posedge ACLK_0) (710) (0) )
                ( SETUPHOLD (posedge WDATA_0[79]) (posedge ACLK_0) (572) (31) )
                ( SETUPHOLD (negedge WDATA_0[79]) (posedge ACLK_0) (572) (31) )
                ( SETUPHOLD (posedge WDATA_0[78]) (posedge ACLK_0) (593) (33) )
                ( SETUPHOLD (negedge WDATA_0[78]) (posedge ACLK_0) (593) (33) )
                ( SETUPHOLD (posedge WDATA_0[76]) (posedge ACLK_0) (575) (38) )
                ( SETUPHOLD (negedge WDATA_0[76]) (posedge ACLK_0) (575) (38) )
                ( SETUPHOLD (posedge WDATA_0[77]) (posedge ACLK_0) (595) (33) )
                ( SETUPHOLD (negedge WDATA_0[77]) (posedge ACLK_0) (595) (33) )
                ( SETUPHOLD (posedge WDATA_0[74]) (posedge ACLK_0) (547) (30) )
                ( SETUPHOLD (negedge WDATA_0[74]) (posedge ACLK_0) (547) (30) )
                ( SETUPHOLD (posedge WDATA_0[75]) (posedge ACLK_0) (623) (-17) )
                ( SETUPHOLD (negedge WDATA_0[75]) (posedge ACLK_0) (623) (-17) )
                ( SETUPHOLD (posedge WDATA_0[73]) (posedge ACLK_0) (590) (22) )
                ( SETUPHOLD (negedge WDATA_0[73]) (posedge ACLK_0) (590) (22) )
                ( SETUPHOLD (posedge WDATA_0[72]) (posedge ACLK_0) (614) (-14) )
                ( SETUPHOLD (negedge WDATA_0[72]) (posedge ACLK_0) (614) (-14) )
                ( SETUPHOLD (posedge WDATA_0[64]) (posedge ACLK_0) (555) (32) )
                ( SETUPHOLD (negedge WDATA_0[64]) (posedge ACLK_0) (555) (32) )
                ( SETUPHOLD (posedge WDATA_0[70]) (posedge ACLK_0) (667) (-31) )
                ( SETUPHOLD (negedge WDATA_0[70]) (posedge ACLK_0) (667) (-31) )
                ( SETUPHOLD (posedge WDATA_0[67]) (posedge ACLK_0) (564) (36) )
                ( SETUPHOLD (negedge WDATA_0[67]) (posedge ACLK_0) (564) (36) )
                ( SETUPHOLD (posedge WDATA_0[62]) (posedge ACLK_0) (553) (23) )
                ( SETUPHOLD (negedge WDATA_0[62]) (posedge ACLK_0) (553) (23) )
                ( SETUPHOLD (posedge WDATA_0[71]) (posedge ACLK_0) (573) (45) )
                ( SETUPHOLD (negedge WDATA_0[71]) (posedge ACLK_0) (573) (45) )
                ( SETUPHOLD (posedge WDATA_0[69]) (posedge ACLK_0) (560) (21) )
                ( SETUPHOLD (negedge WDATA_0[69]) (posedge ACLK_0) (560) (21) )
                ( SETUPHOLD (posedge WDATA_0[61]) (posedge ACLK_0) (657) (-1) )
                ( SETUPHOLD (negedge WDATA_0[61]) (posedge ACLK_0) (657) (-1) )
                ( SETUPHOLD (posedge WDATA_0[63]) (posedge ACLK_0) (555) (27) )
                ( SETUPHOLD (negedge WDATA_0[63]) (posedge ACLK_0) (555) (27) )
                ( SETUPHOLD (posedge WDATA_0[65]) (posedge ACLK_0) (579) (29) )
                ( SETUPHOLD (negedge WDATA_0[65]) (posedge ACLK_0) (579) (29) )
                ( SETUPHOLD (posedge WDATA_0[66]) (posedge ACLK_0) (567) (11) )
                ( SETUPHOLD (negedge WDATA_0[66]) (posedge ACLK_0) (567) (11) )
                ( SETUPHOLD (posedge WDATA_0[68]) (posedge ACLK_0) (580) (23) )
                ( SETUPHOLD (negedge WDATA_0[68]) (posedge ACLK_0) (580) (23) )
                ( SETUPHOLD (posedge WDATA_0[60]) (posedge ACLK_0) (575) (9) )
                ( SETUPHOLD (negedge WDATA_0[60]) (posedge ACLK_0) (575) (9) )
                ( SETUPHOLD (posedge WDATA_0[59]) (posedge ACLK_0) (599) (21) )
                ( SETUPHOLD (negedge WDATA_0[59]) (posedge ACLK_0) (599) (21) )
                ( SETUPHOLD (posedge WDATA_0[57]) (posedge ACLK_0) (558) (15) )
                ( SETUPHOLD (negedge WDATA_0[57]) (posedge ACLK_0) (558) (15) )
                ( SETUPHOLD (posedge WDATA_0[58]) (posedge ACLK_0) (581) (17) )
                ( SETUPHOLD (negedge WDATA_0[58]) (posedge ACLK_0) (581) (17) )
                ( SETUPHOLD (posedge WDATA_0[55]) (posedge ACLK_0) (547) (7) )
                ( SETUPHOLD (negedge WDATA_0[55]) (posedge ACLK_0) (547) (7) )
                ( SETUPHOLD (posedge WDATA_0[56]) (posedge ACLK_0) (685) (32) )
                ( SETUPHOLD (negedge WDATA_0[56]) (posedge ACLK_0) (685) (32) )
                ( SETUPHOLD (posedge WDATA_0[54]) (posedge ACLK_0) (693) (55) )
                ( SETUPHOLD (negedge WDATA_0[54]) (posedge ACLK_0) (693) (55) )
                ( SETUPHOLD (posedge WDATA_0[53]) (posedge ACLK_0) (588) (-10) )
                ( SETUPHOLD (negedge WDATA_0[53]) (posedge ACLK_0) (588) (-10) )
                ( SETUPHOLD (posedge WDATA_0[45]) (posedge ACLK_0) (399) (87) )
                ( SETUPHOLD (negedge WDATA_0[45]) (posedge ACLK_0) (399) (87) )
                ( SETUPHOLD (posedge WDATA_0[51]) (posedge ACLK_0) (557) (36) )
                ( SETUPHOLD (negedge WDATA_0[51]) (posedge ACLK_0) (557) (36) )
                ( SETUPHOLD (posedge WDATA_0[48]) (posedge ACLK_0) (595) (-9) )
                ( SETUPHOLD (negedge WDATA_0[48]) (posedge ACLK_0) (595) (-9) )
                ( SETUPHOLD (posedge WDATA_0[43]) (posedge ACLK_0) (556) (25) )
                ( SETUPHOLD (negedge WDATA_0[43]) (posedge ACLK_0) (556) (25) )
                ( SETUPHOLD (posedge WDATA_0[52]) (posedge ACLK_0) (647) (-54) )
                ( SETUPHOLD (negedge WDATA_0[52]) (posedge ACLK_0) (647) (-54) )
                ( SETUPHOLD (posedge WDATA_0[50]) (posedge ACLK_0) (563) (-21) )
                ( SETUPHOLD (negedge WDATA_0[50]) (posedge ACLK_0) (563) (-21) )
                ( SETUPHOLD (posedge WDATA_0[42]) (posedge ACLK_0) (565) (-19) )
                ( SETUPHOLD (negedge WDATA_0[42]) (posedge ACLK_0) (565) (-19) )
                ( SETUPHOLD (posedge WDATA_0[44]) (posedge ACLK_0) (571) (-31) )
                ( SETUPHOLD (negedge WDATA_0[44]) (posedge ACLK_0) (571) (-31) )
                ( SETUPHOLD (posedge WDATA_0[46]) (posedge ACLK_0) (533) (8) )
                ( SETUPHOLD (negedge WDATA_0[46]) (posedge ACLK_0) (533) (8) )
                ( SETUPHOLD (posedge WDATA_0[47]) (posedge ACLK_0) (544) (-6) )
                ( SETUPHOLD (negedge WDATA_0[47]) (posedge ACLK_0) (544) (-6) )
                ( SETUPHOLD (posedge WDATA_0[49]) (posedge ACLK_0) (599) (-21) )
                ( SETUPHOLD (negedge WDATA_0[49]) (posedge ACLK_0) (599) (-21) )
                ( SETUPHOLD (posedge WDATA_0[41]) (posedge ACLK_0) (697) (-24) )
                ( SETUPHOLD (negedge WDATA_0[41]) (posedge ACLK_0) (697) (-24) )
                ( SETUPHOLD (posedge WDATA_0[40]) (posedge ACLK_0) (599) (29) )
                ( SETUPHOLD (negedge WDATA_0[40]) (posedge ACLK_0) (599) (29) )
                ( SETUPHOLD (posedge WDATA_0[38]) (posedge ACLK_0) (528) (45) )
                ( SETUPHOLD (negedge WDATA_0[38]) (posedge ACLK_0) (528) (45) )
                ( SETUPHOLD (posedge WDATA_0[39]) (posedge ACLK_0) (573) (65) )
                ( SETUPHOLD (negedge WDATA_0[39]) (posedge ACLK_0) (573) (65) )
                ( SETUPHOLD (posedge WDATA_0[36]) (posedge ACLK_0) (445) (62) )
                ( SETUPHOLD (negedge WDATA_0[36]) (posedge ACLK_0) (445) (62) )
                ( SETUPHOLD (posedge WDATA_0[37]) (posedge ACLK_0) (569) (3) )
                ( SETUPHOLD (negedge WDATA_0[37]) (posedge ACLK_0) (569) (3) )
                ( SETUPHOLD (posedge WDATA_0[35]) (posedge ACLK_0) (868) (-204) )
                ( SETUPHOLD (negedge WDATA_0[35]) (posedge ACLK_0) (868) (-204) )
                ( SETUPHOLD (posedge WDATA_0[34]) (posedge ACLK_0) (494) (63) )
                ( SETUPHOLD (negedge WDATA_0[34]) (posedge ACLK_0) (494) (63) )
                ( SETUPHOLD (posedge WDATA_0[26]) (posedge ACLK_0) (532) (35) )
                ( SETUPHOLD (negedge WDATA_0[26]) (posedge ACLK_0) (532) (35) )
                ( SETUPHOLD (posedge WDATA_0[32]) (posedge ACLK_0) (563) (58) )
                ( SETUPHOLD (negedge WDATA_0[32]) (posedge ACLK_0) (563) (58) )
                ( SETUPHOLD (posedge WDATA_0[29]) (posedge ACLK_0) (615) (-2) )
                ( SETUPHOLD (negedge WDATA_0[29]) (posedge ACLK_0) (615) (-2) )
                ( SETUPHOLD (posedge WDATA_0[24]) (posedge ACLK_0) (687) (34) )
                ( SETUPHOLD (negedge WDATA_0[24]) (posedge ACLK_0) (687) (34) )
                ( SETUPHOLD (posedge WDATA_0[33]) (posedge ACLK_0) (484) (0) )
                ( SETUPHOLD (negedge WDATA_0[33]) (posedge ACLK_0) (484) (0) )
                ( SETUPHOLD (posedge WDATA_0[31]) (posedge ACLK_0) (638) (87) )
                ( SETUPHOLD (negedge WDATA_0[31]) (posedge ACLK_0) (638) (87) )
                ( SETUPHOLD (posedge WDATA_0[23]) (posedge ACLK_0) (522) (29) )
                ( SETUPHOLD (negedge WDATA_0[23]) (posedge ACLK_0) (522) (29) )
                ( SETUPHOLD (posedge WDATA_0[25]) (posedge ACLK_0) (536) (39) )
                ( SETUPHOLD (negedge WDATA_0[25]) (posedge ACLK_0) (536) (39) )
                ( SETUPHOLD (posedge WDATA_0[27]) (posedge ACLK_0) (600) (-37) )
                ( SETUPHOLD (negedge WDATA_0[27]) (posedge ACLK_0) (600) (-37) )
                ( SETUPHOLD (posedge WDATA_0[28]) (posedge ACLK_0) (650) (48) )
                ( SETUPHOLD (negedge WDATA_0[28]) (posedge ACLK_0) (650) (48) )
                ( SETUPHOLD (posedge WDATA_0[30]) (posedge ACLK_0) (538) (60) )
                ( SETUPHOLD (negedge WDATA_0[30]) (posedge ACLK_0) (538) (60) )
                ( SETUPHOLD (posedge WDATA_0[22]) (posedge ACLK_0) (665) (-10) )
                ( SETUPHOLD (negedge WDATA_0[22]) (posedge ACLK_0) (665) (-10) )
                ( SETUPHOLD (posedge WDATA_0[21]) (posedge ACLK_0) (473) (71) )
                ( SETUPHOLD (negedge WDATA_0[21]) (posedge ACLK_0) (473) (71) )
                ( SETUPHOLD (posedge WDATA_0[19]) (posedge ACLK_0) (694) (83) )
                ( SETUPHOLD (negedge WDATA_0[19]) (posedge ACLK_0) (694) (83) )
                ( SETUPHOLD (posedge WDATA_0[20]) (posedge ACLK_0) (517) (18) )
                ( SETUPHOLD (negedge WDATA_0[20]) (posedge ACLK_0) (517) (18) )
                ( SETUPHOLD (posedge WDATA_0[17]) (posedge ACLK_0) (671) (-83) )
                ( SETUPHOLD (negedge WDATA_0[17]) (posedge ACLK_0) (671) (-83) )
                ( SETUPHOLD (posedge WDATA_0[18]) (posedge ACLK_0) (982) (-10) )
                ( SETUPHOLD (negedge WDATA_0[18]) (posedge ACLK_0) (982) (-10) )
                ( SETUPHOLD (posedge WDATA_0[16]) (posedge ACLK_0) (527) (12) )
                ( SETUPHOLD (negedge WDATA_0[16]) (posedge ACLK_0) (527) (12) )
                ( SETUPHOLD (posedge WDATA_0[15]) (posedge ACLK_0) (575) (64) )
                ( SETUPHOLD (negedge WDATA_0[15]) (posedge ACLK_0) (575) (64) )
                ( SETUPHOLD (posedge WDATA_0[7]) (posedge ACLK_0) (468) (54) )
                ( SETUPHOLD (negedge WDATA_0[7]) (posedge ACLK_0) (468) (54) )
                ( SETUPHOLD (posedge WDATA_0[13]) (posedge ACLK_0) (529) (0) )
                ( SETUPHOLD (negedge WDATA_0[13]) (posedge ACLK_0) (529) (0) )
                ( SETUPHOLD (posedge WDATA_0[10]) (posedge ACLK_0) (559) (18) )
                ( SETUPHOLD (negedge WDATA_0[10]) (posedge ACLK_0) (559) (18) )
                ( SETUPHOLD (posedge WDATA_0[5]) (posedge ACLK_0) (647) (-16) )
                ( SETUPHOLD (negedge WDATA_0[5]) (posedge ACLK_0) (647) (-16) )
                ( SETUPHOLD (posedge WDATA_0[14]) (posedge ACLK_0) (502) (51) )
                ( SETUPHOLD (negedge WDATA_0[14]) (posedge ACLK_0) (502) (51) )
                ( SETUPHOLD (posedge WDATA_0[12]) (posedge ACLK_0) (526) (-4) )
                ( SETUPHOLD (negedge WDATA_0[12]) (posedge ACLK_0) (526) (-4) )
                ( SETUPHOLD (posedge WDATA_0[4]) (posedge ACLK_0) (536) (-12) )
                ( SETUPHOLD (negedge WDATA_0[4]) (posedge ACLK_0) (536) (-12) )
                ( SETUPHOLD (posedge WDATA_0[6]) (posedge ACLK_0) (526) (38) )
                ( SETUPHOLD (negedge WDATA_0[6]) (posedge ACLK_0) (526) (38) )
                ( SETUPHOLD (posedge WDATA_0[8]) (posedge ACLK_0) (506) (37) )
                ( SETUPHOLD (negedge WDATA_0[8]) (posedge ACLK_0) (506) (37) )
                ( SETUPHOLD (posedge WDATA_0[9]) (posedge ACLK_0) (559) (63) )
                ( SETUPHOLD (negedge WDATA_0[9]) (posedge ACLK_0) (559) (63) )
                ( SETUPHOLD (posedge WDATA_0[11]) (posedge ACLK_0) (562) (57) )
                ( SETUPHOLD (negedge WDATA_0[11]) (posedge ACLK_0) (562) (57) )
                ( SETUPHOLD (posedge WDATA_0[3]) (posedge ACLK_0) (514) (38) )
                ( SETUPHOLD (negedge WDATA_0[3]) (posedge ACLK_0) (514) (38) )
                ( SETUPHOLD (posedge WDATA_0[2]) (posedge ACLK_0) (480) (29) )
                ( SETUPHOLD (negedge WDATA_0[2]) (posedge ACLK_0) (480) (29) )
                ( SETUPHOLD (posedge WDATA_0[0]) (posedge ACLK_0) (527) (43) )
                ( SETUPHOLD (negedge WDATA_0[0]) (posedge ACLK_0) (527) (43) )
                ( SETUPHOLD (posedge WDATA_0[1]) (posedge ACLK_0) (533) (2) )
                ( SETUPHOLD (negedge WDATA_0[1]) (posedge ACLK_0) (533) (2) )
                ( SETUPHOLD (posedge AWURGENT_0) (posedge ACLK_0) (438) (64) )
                ( SETUPHOLD (negedge AWURGENT_0) (posedge ACLK_0) (438) (64) )
                ( SETUPHOLD (posedge AWPOISON_0) (posedge ACLK_0) (943) (78) )
                ( SETUPHOLD (negedge AWPOISON_0) (posedge ACLK_0) (943) (78) )
                ( SETUPHOLD (posedge AWQOS_0[3]) (posedge ACLK_0) (2522) (53) )
                ( SETUPHOLD (negedge AWQOS_0[3]) (posedge ACLK_0) (2522) (53) )
                ( SETUPHOLD (posedge AWQOS_0[2]) (posedge ACLK_0) (2459) (79) )
                ( SETUPHOLD (negedge AWQOS_0[2]) (posedge ACLK_0) (2459) (79) )
                ( SETUPHOLD (posedge AWSIZE_0[1]) (posedge ACLK_0) (2401) (37) )
                ( SETUPHOLD (negedge AWSIZE_0[1]) (posedge ACLK_0) (2401) (37) )
                ( SETUPHOLD (posedge AWQOS_0[0]) (posedge ACLK_0) (2452) (65) )
                ( SETUPHOLD (negedge AWQOS_0[0]) (posedge ACLK_0) (2452) (65) )
                ( SETUPHOLD (posedge AWBURST_0[1]) (posedge ACLK_0) (1419) (-69) )
                ( SETUPHOLD (negedge AWBURST_0[1]) (posedge ACLK_0) (1419) (-69) )
                ( SETUPHOLD (posedge AWLEN_0[7]) (posedge ACLK_0) (2052) (-40) )
                ( SETUPHOLD (negedge AWLEN_0[7]) (posedge ACLK_0) (2052) (-40) )
                ( SETUPHOLD (posedge AWQOS_0[1]) (posedge ACLK_0) (2500) (64) )
                ( SETUPHOLD (negedge AWQOS_0[1]) (posedge ACLK_0) (2500) (64) )
                ( SETUPHOLD (posedge AWVALID_0) (posedge ACLK_0) (4610) (-37) )
                ( SETUPHOLD (negedge AWVALID_0) (posedge ACLK_0) (4610) (-37) )
                ( SETUPHOLD (posedge AWLEN_0[6]) (posedge ACLK_0) (1962) (53) )
                ( SETUPHOLD (negedge AWLEN_0[6]) (posedge ACLK_0) (1962) (53) )
                ( SETUPHOLD (posedge AWSIZE_0[0]) (posedge ACLK_0) (2529) (52) )
                ( SETUPHOLD (negedge AWSIZE_0[0]) (posedge ACLK_0) (2529) (52) )
                ( SETUPHOLD (posedge AWSIZE_0[2]) (posedge ACLK_0) (2449) (49) )
                ( SETUPHOLD (negedge AWSIZE_0[2]) (posedge ACLK_0) (2449) (49) )
                ( SETUPHOLD (posedge AWBURST_0[0]) (posedge ACLK_0) (1430) (-30) )
                ( SETUPHOLD (negedge AWBURST_0[0]) (posedge ACLK_0) (1430) (-30) )
                ( SETUPHOLD (posedge AWLEN_0[5]) (posedge ACLK_0) (2307) (8) )
                ( SETUPHOLD (negedge AWLEN_0[5]) (posedge ACLK_0) (2307) (8) )
                ( SETUPHOLD (posedge AWLEN_0[4]) (posedge ACLK_0) (2198) (80) )
                ( SETUPHOLD (negedge AWLEN_0[4]) (posedge ACLK_0) (2198) (80) )
                ( SETUPHOLD (posedge AWLEN_0[2]) (posedge ACLK_0) (2432) (46) )
                ( SETUPHOLD (negedge AWLEN_0[2]) (posedge ACLK_0) (2432) (46) )
                ( SETUPHOLD (posedge AWLEN_0[3]) (posedge ACLK_0) (2419) (-13) )
                ( SETUPHOLD (negedge AWLEN_0[3]) (posedge ACLK_0) (2419) (-13) )
                ( SETUPHOLD (posedge AWLEN_0[0]) (posedge ACLK_0) (2673) (87) )
                ( SETUPHOLD (negedge AWLEN_0[0]) (posedge ACLK_0) (2673) (87) )
                ( SETUPHOLD (posedge AWLEN_0[1]) (posedge ACLK_0) (2652) (-6) )
                ( SETUPHOLD (negedge AWLEN_0[1]) (posedge ACLK_0) (2652) (-6) )
                ( SETUPHOLD (posedge AWADDR_0[31]) (posedge ACLK_0) (849) (71) )
                ( SETUPHOLD (negedge AWADDR_0[31]) (posedge ACLK_0) (849) (71) )
                ( SETUPHOLD (posedge AWADDR_0[30]) (posedge ACLK_0) (926) (62) )
                ( SETUPHOLD (negedge AWADDR_0[30]) (posedge ACLK_0) (926) (62) )
                ( SETUPHOLD (posedge AWADDR_0[22]) (posedge ACLK_0) (966) (23) )
                ( SETUPHOLD (negedge AWADDR_0[22]) (posedge ACLK_0) (966) (23) )
                ( SETUPHOLD (posedge AWADDR_0[28]) (posedge ACLK_0) (1018) (30) )
                ( SETUPHOLD (negedge AWADDR_0[28]) (posedge ACLK_0) (1018) (30) )
                ( SETUPHOLD (posedge AWADDR_0[25]) (posedge ACLK_0) (955) (52) )
                ( SETUPHOLD (negedge AWADDR_0[25]) (posedge ACLK_0) (955) (52) )
                ( SETUPHOLD (posedge AWADDR_0[20]) (posedge ACLK_0) (959) (78) )
                ( SETUPHOLD (negedge AWADDR_0[20]) (posedge ACLK_0) (959) (78) )
                ( SETUPHOLD (posedge AWADDR_0[29]) (posedge ACLK_0) (905) (60) )
                ( SETUPHOLD (negedge AWADDR_0[29]) (posedge ACLK_0) (905) (60) )
                ( SETUPHOLD (posedge AWADDR_0[27]) (posedge ACLK_0) (1043) (48) )
                ( SETUPHOLD (negedge AWADDR_0[27]) (posedge ACLK_0) (1043) (48) )
                ( SETUPHOLD (posedge AWADDR_0[19]) (posedge ACLK_0) (843) (79) )
                ( SETUPHOLD (negedge AWADDR_0[19]) (posedge ACLK_0) (843) (79) )
                ( SETUPHOLD (posedge AWADDR_0[21]) (posedge ACLK_0) (944) (62) )
                ( SETUPHOLD (negedge AWADDR_0[21]) (posedge ACLK_0) (944) (62) )
                ( SETUPHOLD (posedge AWADDR_0[23]) (posedge ACLK_0) (935) (75) )
                ( SETUPHOLD (negedge AWADDR_0[23]) (posedge ACLK_0) (935) (75) )
                ( SETUPHOLD (posedge AWADDR_0[24]) (posedge ACLK_0) (930) (63) )
                ( SETUPHOLD (negedge AWADDR_0[24]) (posedge ACLK_0) (930) (63) )
                ( SETUPHOLD (posedge AWADDR_0[26]) (posedge ACLK_0) (957) (60) )
                ( SETUPHOLD (negedge AWADDR_0[26]) (posedge ACLK_0) (957) (60) )
                ( SETUPHOLD (posedge AWADDR_0[18]) (posedge ACLK_0) (1075) (40) )
                ( SETUPHOLD (negedge AWADDR_0[18]) (posedge ACLK_0) (1075) (40) )
                ( SETUPHOLD (posedge AWADDR_0[17]) (posedge ACLK_0) (1019) (46) )
                ( SETUPHOLD (negedge AWADDR_0[17]) (posedge ACLK_0) (1019) (46) )
                ( SETUPHOLD (posedge AWADDR_0[15]) (posedge ACLK_0) (933) (37) )
                ( SETUPHOLD (negedge AWADDR_0[15]) (posedge ACLK_0) (933) (37) )
                ( SETUPHOLD (posedge AWADDR_0[16]) (posedge ACLK_0) (1050) (30) )
                ( SETUPHOLD (negedge AWADDR_0[16]) (posedge ACLK_0) (1050) (30) )
                ( SETUPHOLD (posedge AWADDR_0[13]) (posedge ACLK_0) (981) (83) )
                ( SETUPHOLD (negedge AWADDR_0[13]) (posedge ACLK_0) (981) (83) )
                ( SETUPHOLD (posedge AWADDR_0[14]) (posedge ACLK_0) (942) (65) )
                ( SETUPHOLD (negedge AWADDR_0[14]) (posedge ACLK_0) (942) (65) )
                ( SETUPHOLD (posedge AWADDR_0[12]) (posedge ACLK_0) (1055) (21) )
                ( SETUPHOLD (negedge AWADDR_0[12]) (posedge ACLK_0) (1055) (21) )
                ( SETUPHOLD (posedge AWADDR_0[11]) (posedge ACLK_0) (1874) (17) )
                ( SETUPHOLD (negedge AWADDR_0[11]) (posedge ACLK_0) (1874) (17) )
                ( SETUPHOLD (posedge AWADDR_0[3]) (posedge ACLK_0) (1883) (75) )
                ( SETUPHOLD (negedge AWADDR_0[3]) (posedge ACLK_0) (1883) (75) )
                ( SETUPHOLD (posedge AWADDR_0[9]) (posedge ACLK_0) (1664) (43) )
                ( SETUPHOLD (negedge AWADDR_0[9]) (posedge ACLK_0) (1664) (43) )
                ( SETUPHOLD (posedge AWADDR_0[6]) (posedge ACLK_0) (1913) (55) )
                ( SETUPHOLD (negedge AWADDR_0[6]) (posedge ACLK_0) (1913) (55) )
                ( SETUPHOLD (posedge AWADDR_0[1]) (posedge ACLK_0) (1806) (68) )
                ( SETUPHOLD (negedge AWADDR_0[1]) (posedge ACLK_0) (1806) (68) )
                ( SETUPHOLD (posedge AWADDR_0[10]) (posedge ACLK_0) (1663) (-50) )
                ( SETUPHOLD (negedge AWADDR_0[10]) (posedge ACLK_0) (1663) (-50) )
                ( SETUPHOLD (posedge AWADDR_0[8]) (posedge ACLK_0) (1696) (95) )
                ( SETUPHOLD (negedge AWADDR_0[8]) (posedge ACLK_0) (1696) (95) )
                ( SETUPHOLD (posedge AWADDR_0[0]) (posedge ACLK_0) (1840) (51) )
                ( SETUPHOLD (negedge AWADDR_0[0]) (posedge ACLK_0) (1840) (51) )
                ( SETUPHOLD (posedge AWADDR_0[2]) (posedge ACLK_0) (1845) (70) )
                ( SETUPHOLD (negedge AWADDR_0[2]) (posedge ACLK_0) (1845) (70) )
                ( SETUPHOLD (posedge AWADDR_0[4]) (posedge ACLK_0) (1960) (82) )
                ( SETUPHOLD (negedge AWADDR_0[4]) (posedge ACLK_0) (1960) (82) )
                ( SETUPHOLD (posedge AWADDR_0[5]) (posedge ACLK_0) (1954) (36) )
                ( SETUPHOLD (negedge AWADDR_0[5]) (posedge ACLK_0) (1954) (36) )
                ( SETUPHOLD (posedge AWADDR_0[7]) (posedge ACLK_0) (1791) (45) )
                ( SETUPHOLD (negedge AWADDR_0[7]) (posedge ACLK_0) (1791) (45) )
                ( SETUPHOLD (posedge AWID_0[7]) (posedge ACLK_0) (1257) (75) )
                ( SETUPHOLD (negedge AWID_0[7]) (posedge ACLK_0) (1257) (75) )
                ( SETUPHOLD (posedge AWID_0[6]) (posedge ACLK_0) (1165) (90) )
                ( SETUPHOLD (negedge AWID_0[6]) (posedge ACLK_0) (1165) (90) )
                ( SETUPHOLD (posedge AWID_0[4]) (posedge ACLK_0) (1102) (84) )
                ( SETUPHOLD (negedge AWID_0[4]) (posedge ACLK_0) (1102) (84) )
                ( SETUPHOLD (posedge AWID_0[5]) (posedge ACLK_0) (985) (89) )
                ( SETUPHOLD (negedge AWID_0[5]) (posedge ACLK_0) (985) (89) )
                ( SETUPHOLD (posedge AWID_0[2]) (posedge ACLK_0) (1071) (92) )
                ( SETUPHOLD (negedge AWID_0[2]) (posedge ACLK_0) (1071) (92) )
                ( SETUPHOLD (posedge AWID_0[3]) (posedge ACLK_0) (962) (76) )
                ( SETUPHOLD (negedge AWID_0[3]) (posedge ACLK_0) (962) (76) )
                ( SETUPHOLD (posedge AWID_0[1]) (posedge ACLK_0) (1099) (56) )
                ( SETUPHOLD (negedge AWID_0[1]) (posedge ACLK_0) (1099) (56) )
                ( SETUPHOLD (posedge AWID_0[0]) (posedge ACLK_0) (1085) (78) )
                ( SETUPHOLD (negedge AWID_0[0]) (posedge ACLK_0) (1085) (78) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDRPHY" )
        ( INSTANCE HMEMC_16_1\/V_DDRPHY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DDRPHY_CLKIN (0) (0) )
                    ( PORT DDRPHY_DGTS_H (15) (13) )
                    ( PORT DDRPHY_DGTS_L (15) (13) )
                    ( PORT DDRPHY_DLL_STEP[0] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[1] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[2] (284) (221) )
                    ( PORT DDRPHY_DLL_STEP[3] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[4] (284) (221) )
                    ( PORT DDRPHY_DLL_STEP[5] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[6] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[7] (157) (111) )
                    ( PORT DDRPHY_DQ_H[0] (0) (0) )
                    ( PORT DDRPHY_DQ_H[1] (0) (0) )
                    ( PORT DDRPHY_DQ_H[2] (0) (0) )
                    ( PORT DDRPHY_DQ_H[3] (0) (0) )
                    ( PORT DDRPHY_DQ_H[4] (0) (0) )
                    ( PORT DDRPHY_DQ_H[5] (0) (0) )
                    ( PORT DDRPHY_DQ_H[6] (0) (0) )
                    ( PORT DDRPHY_DQ_H[7] (0) (0) )
                    ( PORT DDRPHY_DQ_L[0] (0) (0) )
                    ( PORT DDRPHY_DQ_L[1] (0) (0) )
                    ( PORT DDRPHY_DQ_L[2] (0) (0) )
                    ( PORT DDRPHY_DQ_L[3] (0) (0) )
                    ( PORT DDRPHY_DQ_L[4] (0) (0) )
                    ( PORT DDRPHY_DQ_L[5] (0) (0) )
                    ( PORT DDRPHY_DQ_L[6] (0) (0) )
                    ( PORT DDRPHY_DQ_L[7] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[0] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[1] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[2] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[3] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[4] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[5] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[6] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[7] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[8] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[9] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[10] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[11] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[12] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[13] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[14] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[15] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[16] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[17] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[18] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[19] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[20] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[21] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[22] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[23] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[24] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[25] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[26] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[27] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[28] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[29] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[30] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[31] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[0] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[1] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[2] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[3] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[4] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[5] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[6] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[7] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[8] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[9] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[10] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[11] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[12] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[13] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[14] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[15] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[16] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[17] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[18] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[19] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[20] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[21] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[22] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[23] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[24] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[25] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[26] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[27] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[28] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[29] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[30] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[31] (0) (0) )
                    ( PORT DDRPHY_RDEL_OV_H (11) (10) )
                    ( PORT DDRPHY_RDEL_OV_L (22) (22) )
                    ( PORT DDRPHY_READ_VALID_H (21) (20) )
                    ( PORT DDRPHY_READ_VALID_L (10) (9) )
                    ( PORT DDRPHY_RST (956) (817) )
                    ( PORT DDRPHY_RST_ACK (600) (463) )
                    ( PORT DDRPHY_UPDATE (736) (566) )
                    ( PORT DDRPHY_UPDATE_COMP_DIR_H (698) (604) )
                    ( PORT DDRPHY_UPDATE_COMP_DIR_L (757) (623) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_H[0] (905) (733) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_H[1] (1166) (980) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_L[0] (729) (672) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_L[1] (1166) (980) )
                    ( PORT DDRPHY_UPDATE_TYPE[0] (782) (661) )
                    ( PORT DDRPHY_UPDATE_TYPE[1] (744) (616) )
                    ( PORT DDRPHY_WL_OV_H (20) (20) )
                    ( PORT DDRPHY_WL_OV_L (19) (18) )
                    ( PORT DFI_ADDRESS[0] (0) (0) )
                    ( PORT DFI_ADDRESS[1] (0) (0) )
                    ( PORT DFI_ADDRESS[2] (0) (0) )
                    ( PORT DFI_ADDRESS[3] (0) (0) )
                    ( PORT DFI_ADDRESS[4] (0) (0) )
                    ( PORT DFI_ADDRESS[5] (0) (0) )
                    ( PORT DFI_ADDRESS[6] (0) (0) )
                    ( PORT DFI_ADDRESS[7] (0) (0) )
                    ( PORT DFI_ADDRESS[8] (0) (0) )
                    ( PORT DFI_ADDRESS[9] (0) (0) )
                    ( PORT DFI_ADDRESS[10] (0) (0) )
                    ( PORT DFI_ADDRESS[11] (0) (0) )
                    ( PORT DFI_ADDRESS[12] (0) (0) )
                    ( PORT DFI_ADDRESS[13] (0) (0) )
                    ( PORT DFI_ADDRESS[14] (0) (0) )
                    ( PORT DFI_ADDRESS[15] (0) (0) )
                    ( PORT DFI_ADDRESS[16] (0) (0) )
                    ( PORT DFI_ADDRESS[17] (0) (0) )
                    ( PORT DFI_ADDRESS[18] (0) (0) )
                    ( PORT DFI_ADDRESS[19] (0) (0) )
                    ( PORT DFI_ADDRESS[20] (0) (0) )
                    ( PORT DFI_ADDRESS[21] (0) (0) )
                    ( PORT DFI_ADDRESS[22] (0) (0) )
                    ( PORT DFI_ADDRESS[23] (0) (0) )
                    ( PORT DFI_ADDRESS[24] (0) (0) )
                    ( PORT DFI_ADDRESS[25] (0) (0) )
                    ( PORT DFI_ADDRESS[26] (0) (0) )
                    ( PORT DFI_ADDRESS[27] (0) (0) )
                    ( PORT DFI_ADDRESS[28] (0) (0) )
                    ( PORT DFI_ADDRESS[29] (0) (0) )
                    ( PORT DFI_ADDRESS[30] (0) (0) )
                    ( PORT DFI_ADDRESS[31] (0) (0) )
                    ( PORT DFI_BANK[0] (0) (0) )
                    ( PORT DFI_BANK[1] (0) (0) )
                    ( PORT DFI_BANK[2] (0) (0) )
                    ( PORT DFI_BANK[3] (0) (0) )
                    ( PORT DFI_BANK[4] (0) (0) )
                    ( PORT DFI_BANK[5] (0) (0) )
                    ( PORT DFI_CAS_N[0] (0) (0) )
                    ( PORT DFI_CAS_N[1] (0) (0) )
                    ( PORT DFI_CKE[0] (0) (0) )
                    ( PORT DFI_CKE[1] (0) (0) )
                    ( PORT DFI_CS[0] (0) (0) )
                    ( PORT DFI_CS[1] (0) (0) )
                    ( PORT DFI_CTRLUPD_REQ (0) (0) )
                    ( PORT DFI_DRAM_CLK_DISABLE (0) (0) )
                    ( PORT DFI_FREQUENCY[0] (0) (0) )
                    ( PORT DFI_FREQUENCY[1] (0) (0) )
                    ( PORT DFI_FREQUENCY[2] (0) (0) )
                    ( PORT DFI_FREQUENCY[3] (0) (0) )
                    ( PORT DFI_FREQUENCY[4] (0) (0) )
                    ( PORT DFI_INIT_START (0) (0) )
                    ( PORT DFI_LP_REQ (0) (0) )
                    ( PORT DFI_LP_WAKEUP[0] (0) (0) )
                    ( PORT DFI_LP_WAKEUP[1] (0) (0) )
                    ( PORT DFI_LP_WAKEUP[2] (0) (0) )
                    ( PORT DFI_LP_WAKEUP[3] (0) (0) )
                    ( PORT DFI_ODT[0] (0) (0) )
                    ( PORT DFI_ODT[1] (0) (0) )
                    ( PORT DFI_PHYUPD_ACK (0) (0) )
                    ( PORT DFI_RAS_N[0] (0) (0) )
                    ( PORT DFI_RAS_N[1] (0) (0) )
                    ( PORT DFI_RDDATA_EN[0] (0) (0) )
                    ( PORT DFI_RDDATA_EN[1] (0) (0) )
                    ( PORT DFI_RDDATA_EN[2] (0) (0) )
                    ( PORT DFI_RDDATA_EN[3] (0) (0) )
                    ( PORT DFI_RESET_N[0] (0) (0) )
                    ( PORT DFI_RESET_N[1] (0) (0) )
                    ( PORT DFI_WE_N[0] (0) (0) )
                    ( PORT DFI_WE_N[1] (0) (0) )
                    ( PORT DFI_WRDATA[0] (0) (0) )
                    ( PORT DFI_WRDATA[1] (0) (0) )
                    ( PORT DFI_WRDATA[2] (0) (0) )
                    ( PORT DFI_WRDATA[3] (0) (0) )
                    ( PORT DFI_WRDATA[4] (0) (0) )
                    ( PORT DFI_WRDATA[5] (0) (0) )
                    ( PORT DFI_WRDATA[6] (0) (0) )
                    ( PORT DFI_WRDATA[7] (0) (0) )
                    ( PORT DFI_WRDATA[8] (0) (0) )
                    ( PORT DFI_WRDATA[9] (0) (0) )
                    ( PORT DFI_WRDATA[10] (0) (0) )
                    ( PORT DFI_WRDATA[11] (0) (0) )
                    ( PORT DFI_WRDATA[12] (0) (0) )
                    ( PORT DFI_WRDATA[13] (0) (0) )
                    ( PORT DFI_WRDATA[14] (0) (0) )
                    ( PORT DFI_WRDATA[15] (0) (0) )
                    ( PORT DFI_WRDATA[16] (0) (0) )
                    ( PORT DFI_WRDATA[17] (0) (0) )
                    ( PORT DFI_WRDATA[18] (0) (0) )
                    ( PORT DFI_WRDATA[19] (0) (0) )
                    ( PORT DFI_WRDATA[20] (0) (0) )
                    ( PORT DFI_WRDATA[21] (0) (0) )
                    ( PORT DFI_WRDATA[22] (0) (0) )
                    ( PORT DFI_WRDATA[23] (0) (0) )
                    ( PORT DFI_WRDATA[24] (0) (0) )
                    ( PORT DFI_WRDATA[25] (0) (0) )
                    ( PORT DFI_WRDATA[26] (0) (0) )
                    ( PORT DFI_WRDATA[27] (0) (0) )
                    ( PORT DFI_WRDATA[28] (0) (0) )
                    ( PORT DFI_WRDATA[29] (0) (0) )
                    ( PORT DFI_WRDATA[30] (0) (0) )
                    ( PORT DFI_WRDATA[31] (0) (0) )
                    ( PORT DFI_WRDATA[32] (0) (0) )
                    ( PORT DFI_WRDATA[33] (0) (0) )
                    ( PORT DFI_WRDATA[34] (0) (0) )
                    ( PORT DFI_WRDATA[35] (0) (0) )
                    ( PORT DFI_WRDATA[36] (0) (0) )
                    ( PORT DFI_WRDATA[37] (0) (0) )
                    ( PORT DFI_WRDATA[38] (0) (0) )
                    ( PORT DFI_WRDATA[39] (0) (0) )
                    ( PORT DFI_WRDATA[40] (0) (0) )
                    ( PORT DFI_WRDATA[41] (0) (0) )
                    ( PORT DFI_WRDATA[42] (0) (0) )
                    ( PORT DFI_WRDATA[43] (0) (0) )
                    ( PORT DFI_WRDATA[44] (0) (0) )
                    ( PORT DFI_WRDATA[45] (0) (0) )
                    ( PORT DFI_WRDATA[46] (0) (0) )
                    ( PORT DFI_WRDATA[47] (0) (0) )
                    ( PORT DFI_WRDATA[48] (0) (0) )
                    ( PORT DFI_WRDATA[49] (0) (0) )
                    ( PORT DFI_WRDATA[50] (0) (0) )
                    ( PORT DFI_WRDATA[51] (0) (0) )
                    ( PORT DFI_WRDATA[52] (0) (0) )
                    ( PORT DFI_WRDATA[53] (0) (0) )
                    ( PORT DFI_WRDATA[54] (0) (0) )
                    ( PORT DFI_WRDATA[55] (0) (0) )
                    ( PORT DFI_WRDATA[56] (0) (0) )
                    ( PORT DFI_WRDATA[57] (0) (0) )
                    ( PORT DFI_WRDATA[58] (0) (0) )
                    ( PORT DFI_WRDATA[59] (0) (0) )
                    ( PORT DFI_WRDATA[60] (0) (0) )
                    ( PORT DFI_WRDATA[61] (0) (0) )
                    ( PORT DFI_WRDATA[62] (0) (0) )
                    ( PORT DFI_WRDATA[63] (0) (0) )
                    ( PORT DFI_WRDATA_EN[0] (0) (0) )
                    ( PORT DFI_WRDATA_EN[1] (0) (0) )
                    ( PORT DFI_WRDATA_EN[2] (0) (0) )
                    ( PORT DFI_WRDATA_EN[3] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[0] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[1] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[2] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[3] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[4] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[5] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[6] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[7] (0) (0) )
                    ( PORT DLL_UPDATE_ACK (925) (756) )
                    ( PORT DLL_UPDATE_N (906) (765) )
                    ( PORT PADDR[0] (589) (445) )
                    ( PORT PADDR[1] (456) (357) )
                    ( PORT PADDR[2] (1277) (1078) )
                    ( PORT PADDR[3] (1199) (1017) )
                    ( PORT PADDR[4] (1204) (1057) )
                    ( PORT PADDR[5] (1150) (1004) )
                    ( PORT PADDR[6] (1367) (1157) )
                    ( PORT PADDR[7] (919) (778) )
                    ( PORT PADDR[8] (1169) (972) )
                    ( PORT PADDR[9] (1383) (1216) )
                    ( PORT PADDR[10] (875) (758) )
                    ( PORT PADDR[11] (588) (429) )
                    ( PORT PCLK (1850) (1826) )
                    ( PORT PENABLE (1166) (1052) )
                    ( PORT PRESET (1113) (1018) )
                    ( PORT PSEL (457) (345) )
                    ( PORT PWDATA[0] (717) (639) )
                    ( PORT PWDATA[1] (775) (680) )
                    ( PORT PWDATA[2] (1155) (1021) )
                    ( PORT PWDATA[3] (1122) (931) )
                    ( PORT PWDATA[4] (945) (778) )
                    ( PORT PWDATA[5] (914) (738) )
                    ( PORT PWDATA[6] (760) (611) )
                    ( PORT PWDATA[7] (1268) (1102) )
                    ( PORT PWDATA[8] (764) (634) )
                    ( PORT PWDATA[9] (1142) (948) )
                    ( PORT PWDATA[10] (1239) (1092) )
                    ( PORT PWDATA[11] (1164) (1017) )
                    ( PORT PWDATA[12] (925) (756) )
                    ( PORT PWDATA[13] (1249) (1086) )
                    ( PORT PWDATA[14] (1037) (906) )
                    ( PORT PWDATA[15] (1174) (1050) )
                    ( PORT PWDATA[16] (982) (836) )
                    ( PORT PWDATA[17] (1237) (1131) )
                    ( PORT PWDATA[18] (1403) (1245) )
                    ( PORT PWDATA[19] (1271) (1114) )
                    ( PORT PWDATA[20] (1240) (1081) )
                    ( PORT PWDATA[21] (1213) (1046) )
                    ( PORT PWDATA[22] (1065) (948) )
                    ( PORT PWDATA[23] (1170) (1039) )
                    ( PORT PWDATA[24] (1164) (989) )
                    ( PORT PWDATA[25] (928) (790) )
                    ( PORT PWDATA[26] (1121) (970) )
                    ( PORT PWDATA[27] (1139) (966) )
                    ( PORT PWDATA[28] (1285) (1121) )
                    ( PORT PWDATA[29] (1275) (1096) )
                    ( PORT PWDATA[30] (1287) (1085) )
                    ( PORT PWDATA[31] (1127) (993) )
                    ( PORT PWRITE (1302) (1155) )
                    ( PORT SRB_DLL_FREEZE (1137) (969) )
                    ( PORT SRB_DQS_RST (545) (450) )
                    ( PORT SRB_DQS_RST_TRAINING (1217) (1071) )
                    ( PORT SRB_IOL_RST (1562) (1378) )
                    ( PORT SRB_RST_DLL (1526) (1370) )
                    ( IOPATH DDRPHY_CLKIN DDRPHY_RST_REQ (1404) (1404) )
                    ( IOPATH DDRPHY_CLKIN DDRPHY_UPDATE_DONE (1320) (1320) )
                    ( IOPATH DDRPHY_CLKIN DLL_UPDATE_REQ (1404) (1404) )
                    ( IOPATH DDRPHY_CLKIN DFI_PHYUPD_TYPE[1] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_PHYUPD_TYPE[0] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[63] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[62] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[61] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[60] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[59] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[58] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[57] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[56] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[55] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[54] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[53] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[52] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[51] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[50] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[49] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[48] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[47] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[46] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[45] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[44] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[43] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[42] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[41] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[40] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[39] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[38] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[37] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[36] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[35] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[34] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[33] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[32] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[31] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[30] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[29] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[28] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[27] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[26] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[25] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[24] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[23] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[22] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[21] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[20] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[19] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[18] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[17] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[16] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[15] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[14] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[13] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[12] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[11] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[10] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[9] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[8] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[7] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[6] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[5] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[4] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[3] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[2] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[1] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[0] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[3] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[2] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[1] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[0] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_CTRLUPD_ACK (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_INIT_COMPLETE (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_LP_ACK (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_PHYUPD_REQ (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge PSEL) (posedge PCLK) (1659) (354) )
                ( SETUPHOLD (negedge PSEL) (posedge PCLK) (1659) (354) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (posedge DDRPHY_RST_ACK) (posedge DDRPHY_CLKIN) (-31) (600) )
                ( SETUPHOLD (negedge DDRPHY_RST_ACK) (posedge DDRPHY_CLKIN) (-31) (600) )
                ( SETUPHOLD (posedge DLL_UPDATE_ACK) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (negedge DLL_UPDATE_ACK) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_TYPE[1]) (posedge DDRPHY_CLKIN) (564) (520) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_TYPE[1]) (posedge DDRPHY_CLKIN) (564) (520) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_TYPE[0]) (posedge DDRPHY_CLKIN) (568) (532) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_TYPE[0]) (posedge DDRPHY_CLKIN) (568) (532) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_L[0]) (posedge DDRPHY_CLKIN) (-139) (674) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_L[0]) (posedge DDRPHY_CLKIN) (-139) (674) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_H[0]) (posedge DDRPHY_CLKIN) (-79) (683) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_H[0]) (posedge DDRPHY_CLKIN) (-79) (683) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_DIR_H) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_DIR_H) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_L[1]) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_L[1]) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_DIR_L) (posedge DDRPHY_CLKIN) (-175) (651) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_DIR_L) (posedge DDRPHY_CLKIN) (-175) (651) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_H[1]) (posedge DDRPHY_CLKIN) (-146) (671) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_H[1]) (posedge DDRPHY_CLKIN) (-146) (671) )
                ( WIDTH  (posedge DDRPHY_CLKIN) (1680) )
                ( WIDTH  (negedge DDRPHY_CLKIN) (1680) )
                ( SETUPHOLD (posedge PENABLE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PENABLE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWRITE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWRITE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[31]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[31]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[29]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[29]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[30]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[30]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[27]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[27]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[28]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[28]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[26]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[26]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[25]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[25]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[17]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[17]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[23]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[23]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[20]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[20]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[15]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[15]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[24]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[24]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[22]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[22]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[14]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[14]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[16]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[16]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[18]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[18]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[19]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[19]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[21]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[21]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[13]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[13]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[12]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[12]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[0]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[0]) (posedge PCLK) (25) (25) )
                ( WIDTH  (posedge PCLK) (4250) )
                ( WIDTH  (negedge PCLK) (4250) )
                ( SETUPHOLD (posedge PWDATA[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[0]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[0]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge DFI_ADDRESS[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CKE[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CKE[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CKE[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CKE[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ODT[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ODT[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ODT[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ODT[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RESET_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RESET_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RESET_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RESET_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WE_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WE_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WE_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WE_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[63]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[63]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[62]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[62]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[61]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[61]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[60]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[60]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[59]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[59]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[58]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[58]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[57]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[57]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[56]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[56]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[55]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[55]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[54]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[54]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[53]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[53]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[52]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[52]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[51]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[51]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[50]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[50]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[49]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[49]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[48]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[48]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[47]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[47]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[46]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[46]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[45]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[45]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[44]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[44]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[43]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[43]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[42]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[42]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[41]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[41]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[40]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[40]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[39]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[39]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[38]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[38]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[37]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[37]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[36]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[36]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[35]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[35]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[34]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[34]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[33]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[33]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[32]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[32]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CTRLUPD_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CTRLUPD_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_DRAM_CLK_DISABLE) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_DRAM_CLK_DISABLE) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_INIT_START) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_INIT_START) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_PHYUPD_ACK) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_PHYUPD_ACK) (posedge DDRPHY_CLKIN) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_0_6\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_10\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_10\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_14\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_14\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_18\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_18\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUFDS" )
        ( INSTANCE IOBD_0_22\/ibufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT IB (0) (0) )
                    ( IOPATH IB O (772) (580) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFTDS" )
        ( INSTANCE IOBD_0_22\/obufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_34\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_34\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_46\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_50\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_74\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_78\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_82\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_86\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_86\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_90\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_90\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUFDS" )
        ( INSTANCE IOBD_0_102\/ibufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT IB (0) (0) )
                    ( IOPATH IB O (772) (580) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFTDS" )
        ( INSTANCE IOBD_0_102\/obufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_106\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_106\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_110\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_110\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_114\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_0_118\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_130\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_134\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_138\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_142\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_146\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_158\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_166\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_170\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_174\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_298\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_74\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_86\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_90\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_106\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_298\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_322\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_338\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_350\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_5\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_9\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_13\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_13\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_17\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_17\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOBS_0_21\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_21\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_33\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_33\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_37\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_37\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_45\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_49\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_73\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_77\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_81\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_89\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_89\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOBS_0_101\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_101\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_105\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_105\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_109\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_109\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_113\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_113\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_117\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_129\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_133\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_137\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_141\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_145\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_157\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_161\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_169\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_173\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_297\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_321\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_337\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_349\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IOCLKDIV" )
        ( INSTANCE IOCKDIV_6_64\/V_IOCLKDIV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (0) (0) )
                    ( PORT RST_N (1651) (1435) )
                    ( IOPATH CLKIN CLKDIVOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IOCLKBUF" )
        ( INSTANCE IOCKGATE_6_56\/V_IOCLKBUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (487) (493) )
                    ( PORT DI (584) (437) )
                    ( IOPATH CLKIN CLKOUT (306) (306) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IOCLKBUF" )
        ( INSTANCE IOCKGATE_6_181\/V_IOCLKBUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (487) (493) )
                    ( PORT DI (940) (790) )
                    ( IOPATH CLKIN CLKOUT (306) (306) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_6\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_6\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_6\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (120) (125) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_9\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_9\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_9\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_10\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_10\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_10\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_10\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_10\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_13\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_13\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_13\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_13\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_13\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_14\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_14\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_14\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_14\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_14\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_17\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_17\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_17\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_17\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_17\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_18\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_18\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_18\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_18\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_18\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_21\/DO_IN_REVERSE\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (61) (75) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_21\/ntTO )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (66) (62) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_22\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_22\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_22\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK TO (289) (276) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (0) (0) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_33\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_33\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_33\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_33\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_33\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_34\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_34\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_34\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_34\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_34\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_37\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_37\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_37\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_37\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_37\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_45\/DO_IN_REVERSE\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (61) (75) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_45\/ntTO )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (66) (62) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_46\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_46\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_46\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK TO (289) (276) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_49\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_49\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_49\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_50\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_50\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_50\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_73\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_73\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_73\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_74\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_74\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_74\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_77\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_77\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_77\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_78\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_78\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_78\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_81\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_81\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_81\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_82\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_82\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_82\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_86\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_86\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_86\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_86\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_86\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_89\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_89\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_89\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_89\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_89\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_90\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_90\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_90\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_90\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_90\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_101\/DO_IN_REVERSE\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (61) (75) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_101\/ntTO )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (66) (62) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_102\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_102\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_102\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK TO (289) (276) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (0) (0) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_105\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_105\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_105\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_105\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_105\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_106\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_106\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_106\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_106\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_106\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_109\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_109\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_109\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_109\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_109\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_110\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_110\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_110\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_110\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_110\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_113\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_113\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_113\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_113\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_113\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_114\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_114\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_114\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_118\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_118\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_118\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (120) (125) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_129\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_129\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_129\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_130\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_130\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_130\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_133\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_133\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_133\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_134\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_134\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_134\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_137\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_137\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_137\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_138\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_138\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_138\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_141\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_141\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_141\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_142\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_142\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_142\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_145\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_145\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_145\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_146\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_146\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_146\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_157\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_157\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_157\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_157\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (129) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_158\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_158\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_158\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_161\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_161\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_161\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_166\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_166\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_166\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_169\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_169\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_169\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_170\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_170\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_170\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_173\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_173\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_173\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_174\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_174\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_174\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_298\/ntDI )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (67) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_74\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_74\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1296) (1133) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_74\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_86\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_86\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2366) (2049) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_86\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_90\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_90\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2368) (2119) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_90\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_106\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_297\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_297\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (282) (215) )
                    ( PORT DI[1] (415) (303) )
                    ( PORT DI[7] (590) (503) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (681) (587) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (591) (495) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_297\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_297\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_297\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_298\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_298\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (565) (422) )
                    ( PORT DI[1] (426) (298) )
                    ( PORT DI[7] (610) (500) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (681) (587) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (610) (500) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_298\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_298\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_298\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_321\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_321\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (443) (333) )
                    ( PORT DI[1] (582) (433) )
                    ( PORT DI[7] (767) (621) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (724) (630) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (634) (533) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_321\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_321\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_321\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_322\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_322\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (1337) (1190) )
                    ( PORT DI[1] (1474) (1279) )
                    ( PORT DI[7] (767) (621) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (724) (630) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (767) (621) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_322\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_322\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_322\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_337\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_337\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (414) (285) )
                    ( PORT DI[1] (415) (285) )
                    ( PORT DI[7] (599) (463) )
                    ( PORT OCLK (1853) (1820) )
                    ( PORT RCLK (1853) (1820) )
                    ( PORT RST (556) (472) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (466) (375) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_337\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_337\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_337\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_338\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_338\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (748) (602) )
                    ( PORT DI[1] (750) (598) )
                    ( PORT DI[7] (599) (463) )
                    ( PORT OCLK (1853) (1820) )
                    ( PORT RCLK (1853) (1820) )
                    ( PORT RST (556) (472) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (599) (463) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_338\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_338\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_338\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_349\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_349\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (415) (303) )
                    ( PORT DI[1] (415) (303) )
                    ( PORT DI[7] (602) (492) )
                    ( PORT OCLK (1868) (1835) )
                    ( PORT RCLK (1868) (1835) )
                    ( PORT RST (691) (597) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (586) (487) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_349\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_349\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_349\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_350\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_350\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (584) (438) )
                    ( PORT DI[1] (577) (431) )
                    ( PORT DI[7] (585) (495) )
                    ( PORT OCLK (1868) (1835) )
                    ( PORT RCLK (1868) (1835) )
                    ( PORT RST (691) (597) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (583) (477) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_350\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_350\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_350\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_PLL_E1" )
        ( INSTANCE PLL_82_51\/V_PLL_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN1 (2006) (2021) )
                    ( PORT CLKIN2 (627) (588) )
                    ( PORT CLKIN_SEL (663) (517) )
                    ( PORT CLKIN_SEL_EN (663) (517) )
                    ( PORT CLKOUT0_EXT_SYN (481) (347) )
                    ( PORT CLKOUT0_SYN (481) (347) )
                    ( PORT CLKOUT1_SYN (481) (347) )
                    ( PORT CLKOUT2_SYN (481) (347) )
                    ( PORT CLKOUT3_SYN (397) (334) )
                    ( PORT CLKOUT4_SYN (663) (517) )
                    ( PORT CLKOUT5_SYN (476) (359) )
                    ( PORT CPHASE0[0] (521) (406) )
                    ( PORT CPHASE0[1] (521) (406) )
                    ( PORT CPHASE0[2] (547) (416) )
                    ( PORT CPHASE0[3] (504) (427) )
                    ( PORT CPHASE0[4] (663) (517) )
                    ( PORT CPHASE0[5] (663) (517) )
                    ( PORT CPHASE0[6] (663) (517) )
                    ( PORT CPHASE0[7] (449) (351) )
                    ( PORT CPHASE0[8] (453) (355) )
                    ( PORT CPHASE0[9] (472) (355) )
                    ( PORT CPHASE1[0] (476) (359) )
                    ( PORT CPHASE1[1] (476) (359) )
                    ( PORT CPHASE1[2] (476) (359) )
                    ( PORT CPHASE1[3] (476) (359) )
                    ( PORT CPHASE1[4] (476) (359) )
                    ( PORT CPHASE1[5] (476) (359) )
                    ( PORT CPHASE1[6] (476) (359) )
                    ( PORT CPHASE1[7] (476) (359) )
                    ( PORT CPHASE1[8] (476) (359) )
                    ( PORT CPHASE1[9] (476) (359) )
                    ( PORT CPHASE2[0] (476) (359) )
                    ( PORT CPHASE2[1] (476) (359) )
                    ( PORT CPHASE2[2] (476) (359) )
                    ( PORT CPHASE2[3] (481) (347) )
                    ( PORT CPHASE2[4] (476) (359) )
                    ( PORT CPHASE2[5] (476) (359) )
                    ( PORT CPHASE2[6] (476) (359) )
                    ( PORT CPHASE2[7] (685) (586) )
                    ( PORT CPHASE2[8] (476) (359) )
                    ( PORT CPHASE2[9] (476) (359) )
                    ( PORT CPHASE3[0] (509) (426) )
                    ( PORT CPHASE3[1] (481) (347) )
                    ( PORT CPHASE3[2] (476) (359) )
                    ( PORT CPHASE3[3] (476) (359) )
                    ( PORT CPHASE3[4] (476) (359) )
                    ( PORT CPHASE3[5] (481) (347) )
                    ( PORT CPHASE3[6] (436) (359) )
                    ( PORT CPHASE3[7] (481) (347) )
                    ( PORT CPHASE3[8] (476) (359) )
                    ( PORT CPHASE3[9] (349) (270) )
                    ( PORT CPHASE4[0] (390) (339) )
                    ( PORT CPHASE4[1] (472) (355) )
                    ( PORT CPHASE4[2] (472) (355) )
                    ( PORT CPHASE4[3] (472) (355) )
                    ( PORT CPHASE4[4] (472) (355) )
                    ( PORT CPHASE4[5] (472) (355) )
                    ( PORT CPHASE4[6] (472) (355) )
                    ( PORT CPHASE4[7] (390) (339) )
                    ( PORT CPHASE4[8] (472) (355) )
                    ( PORT CPHASE4[9] (472) (355) )
                    ( PORT DUTY0[0] (481) (347) )
                    ( PORT DUTY0[1] (599) (507) )
                    ( PORT DUTY0[2] (438) (392) )
                    ( PORT DUTY0[3] (579) (504) )
                    ( PORT DUTY0[4] (467) (399) )
                    ( PORT DUTY0[5] (542) (411) )
                    ( PORT DUTY0[6] (472) (355) )
                    ( PORT DUTY0[7] (436) (359) )
                    ( PORT DUTY0[8] (481) (347) )
                    ( PORT DUTY0[9] (472) (355) )
                    ( PORT DUTY1[0] (476) (359) )
                    ( PORT DUTY1[1] (618) (529) )
                    ( PORT DUTY1[2] (476) (359) )
                    ( PORT DUTY1[3] (472) (355) )
                    ( PORT DUTY1[4] (472) (355) )
                    ( PORT DUTY1[5] (481) (347) )
                    ( PORT DUTY1[6] (476) (359) )
                    ( PORT DUTY1[7] (476) (359) )
                    ( PORT DUTY1[8] (476) (359) )
                    ( PORT DUTY1[9] (481) (347) )
                    ( PORT DUTY2[0] (453) (355) )
                    ( PORT DUTY2[1] (481) (347) )
                    ( PORT DUTY2[2] (481) (347) )
                    ( PORT DUTY2[3] (481) (347) )
                    ( PORT DUTY2[4] (476) (359) )
                    ( PORT DUTY2[5] (394) (343) )
                    ( PORT DUTY2[6] (476) (359) )
                    ( PORT DUTY2[7] (476) (359) )
                    ( PORT DUTY2[8] (476) (359) )
                    ( PORT DUTY2[9] (481) (347) )
                    ( PORT DUTY3[0] (481) (347) )
                    ( PORT DUTY3[1] (663) (517) )
                    ( PORT DUTY3[2] (481) (347) )
                    ( PORT DUTY3[3] (531) (440) )
                    ( PORT DUTY3[4] (663) (517) )
                    ( PORT DUTY3[5] (481) (347) )
                    ( PORT DUTY3[6] (349) (270) )
                    ( PORT DUTY3[7] (663) (517) )
                    ( PORT DUTY3[8] (481) (347) )
                    ( PORT DUTY3[9] (343) (271) )
                    ( PORT DUTY4[0] (339) (267) )
                    ( PORT DUTY4[1] (390) (339) )
                    ( PORT DUTY4[2] (663) (517) )
                    ( PORT DUTY4[3] (663) (517) )
                    ( PORT DUTY4[4] (531) (440) )
                    ( PORT DUTY4[5] (472) (355) )
                    ( PORT DUTY4[6] (663) (517) )
                    ( PORT DUTY4[7] (685) (586) )
                    ( PORT DUTY4[8] (339) (267) )
                    ( PORT DUTY4[9] (472) (355) )
                    ( PORT PFDEN (579) (504) )
                    ( PORT PHASE0[0] (449) (351) )
                    ( PORT PHASE0[1] (663) (517) )
                    ( PORT PHASE0[2] (663) (517) )
                    ( PORT PHASE1[0] (343) (271) )
                    ( PORT PHASE1[1] (476) (359) )
                    ( PORT PHASE1[2] (476) (359) )
                    ( PORT PHASE2[0] (476) (359) )
                    ( PORT PHASE2[1] (394) (343) )
                    ( PORT PHASE2[2] (433) (368) )
                    ( PORT PHASE3[0] (343) (271) )
                    ( PORT PHASE3[1] (394) (343) )
                    ( PORT PHASE3[2] (433) (368) )
                    ( PORT PHASE4[0] (472) (355) )
                    ( PORT PHASE4[1] (390) (339) )
                    ( PORT PHASE4[2] (390) (339) )
                    ( PORT RATIO0[0] (397) (334) )
                    ( PORT RATIO0[1] (579) (504) )
                    ( PORT RATIO0[2] (579) (504) )
                    ( PORT RATIO0[3] (579) (504) )
                    ( PORT RATIO0[4] (663) (517) )
                    ( PORT RATIO0[5] (663) (517) )
                    ( PORT RATIO0[6] (521) (406) )
                    ( PORT RATIO0[7] (503) (418) )
                    ( PORT RATIO0[8] (472) (355) )
                    ( PORT RATIO0[9] (472) (355) )
                    ( PORT RATIO1[0] (481) (347) )
                    ( PORT RATIO1[1] (481) (347) )
                    ( PORT RATIO1[2] (343) (271) )
                    ( PORT RATIO1[3] (481) (347) )
                    ( PORT RATIO1[4] (481) (347) )
                    ( PORT RATIO1[5] (476) (359) )
                    ( PORT RATIO1[6] (394) (343) )
                    ( PORT RATIO1[7] (476) (359) )
                    ( PORT RATIO1[8] (481) (347) )
                    ( PORT RATIO1[9] (481) (347) )
                    ( PORT RATIO2[0] (481) (347) )
                    ( PORT RATIO2[1] (349) (270) )
                    ( PORT RATIO2[2] (472) (355) )
                    ( PORT RATIO2[3] (268) (245) )
                    ( PORT RATIO2[4] (481) (347) )
                    ( PORT RATIO2[5] (481) (347) )
                    ( PORT RATIO2[6] (481) (347) )
                    ( PORT RATIO2[7] (481) (347) )
                    ( PORT RATIO2[8] (481) (347) )
                    ( PORT RATIO2[9] (394) (343) )
                    ( PORT RATIO3[0] (481) (347) )
                    ( PORT RATIO3[1] (453) (355) )
                    ( PORT RATIO3[2] (472) (355) )
                    ( PORT RATIO3[3] (343) (271) )
                    ( PORT RATIO3[4] (343) (271) )
                    ( PORT RATIO3[5] (476) (359) )
                    ( PORT RATIO3[6] (472) (355) )
                    ( PORT RATIO3[7] (449) (351) )
                    ( PORT RATIO3[8] (481) (347) )
                    ( PORT RATIO3[9] (476) (359) )
                    ( PORT RATIO4[0] (472) (355) )
                    ( PORT RATIO4[1] (472) (355) )
                    ( PORT RATIO4[2] (472) (355) )
                    ( PORT RATIO4[3] (472) (355) )
                    ( PORT RATIO4[4] (472) (355) )
                    ( PORT RATIO4[5] (472) (355) )
                    ( PORT RATIO4[6] (472) (355) )
                    ( PORT RATIO4[7] (472) (355) )
                    ( PORT RATIO4[8] (481) (347) )
                    ( PORT RATIO4[9] (476) (359) )
                    ( PORT RATIOF[0] (429) (364) )
                    ( PORT RATIOF[1] (481) (347) )
                    ( PORT RATIOF[2] (481) (347) )
                    ( PORT RATIOF[3] (481) (347) )
                    ( PORT RATIOF[4] (263) (254) )
                    ( PORT RATIOF[5] (547) (416) )
                    ( PORT RATIOF[6] (397) (334) )
                    ( PORT RATIOF[7] (472) (355) )
                    ( PORT RATIOF[8] (481) (347) )
                    ( PORT RATIOF[9] (472) (355) )
                    ( PORT RATIOI[0] (663) (517) )
                    ( PORT RATIOI[1] (663) (517) )
                    ( PORT RATIOI[2] (663) (517) )
                    ( PORT RATIOI[3] (663) (517) )
                    ( PORT RATIOI[4] (663) (517) )
                    ( PORT RATIOI[5] (663) (517) )
                    ( PORT RATIOI[6] (663) (517) )
                    ( PORT RATIOI[7] (663) (517) )
                    ( PORT RATIOI[8] (663) (517) )
                    ( PORT RATIOI[9] (547) (416) )
                    ( PORT RST (618) (529) )
                    ( PORT RSTODIV_PHASE (618) (529) )
                    ( IOPATH CLKIN1 CLKOUT0 (521) (521) )
                    ( IOPATH CLKIN1 CLKOUT1 (523) (523) )
                    ( IOPATH CLKIN2 CLKOUT0 (521) (521) )
                    ( IOPATH CLKIN2 CLKOUT1 (523) (523) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_PLL_E1" )
        ( INSTANCE PLL_82_71\/V_PLL_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN1 (2006) (2021) )
                    ( PORT CLKIN2 (695) (681) )
                    ( PORT CLKIN_SEL (651) (497) )
                    ( PORT CLKIN_SEL_EN (651) (497) )
                    ( PORT CLKOUT0_EXT_SYN (470) (370) )
                    ( PORT CLKOUT0_SYN (626) (471) )
                    ( PORT CLKOUT1_SYN (667) (534) )
                    ( PORT CLKOUT2_SYN (587) (520) )
                    ( PORT CLKOUT3_SYN (669) (536) )
                    ( PORT CLKOUT4_SYN (568) (484) )
                    ( PORT CLKOUT5_SYN (870) (708) )
                    ( PORT CPHASE0[0] (651) (497) )
                    ( PORT CPHASE0[1] (651) (497) )
                    ( PORT CPHASE0[2] (568) (484) )
                    ( PORT CPHASE0[3] (585) (518) )
                    ( PORT CPHASE0[4] (651) (497) )
                    ( PORT CPHASE0[5] (651) (497) )
                    ( PORT CPHASE0[6] (520) (409) )
                    ( PORT CPHASE0[7] (739) (600) )
                    ( PORT CPHASE0[8] (470) (370) )
                    ( PORT CPHASE0[9] (667) (534) )
                    ( PORT CPHASE1[0] (870) (708) )
                    ( PORT CPHASE1[1] (870) (708) )
                    ( PORT CPHASE1[2] (669) (536) )
                    ( PORT CPHASE1[3] (738) (631) )
                    ( PORT CPHASE1[4] (870) (708) )
                    ( PORT CPHASE1[5] (870) (708) )
                    ( PORT CPHASE1[6] (870) (708) )
                    ( PORT CPHASE1[7] (870) (708) )
                    ( PORT CPHASE1[8] (870) (708) )
                    ( PORT CPHASE1[9] (870) (708) )
                    ( PORT CPHASE2[0] (870) (708) )
                    ( PORT CPHASE2[1] (870) (708) )
                    ( PORT CPHASE2[2] (870) (708) )
                    ( PORT CPHASE2[3] (669) (536) )
                    ( PORT CPHASE2[4] (669) (536) )
                    ( PORT CPHASE2[5] (656) (540) )
                    ( PORT CPHASE2[6] (870) (708) )
                    ( PORT CPHASE2[7] (669) (536) )
                    ( PORT CPHASE2[8] (870) (708) )
                    ( PORT CPHASE2[9] (870) (708) )
                    ( PORT CPHASE3[0] (786) (695) )
                    ( PORT CPHASE3[1] (669) (536) )
                    ( PORT CPHASE3[2] (870) (708) )
                    ( PORT CPHASE3[3] (870) (708) )
                    ( PORT CPHASE3[4] (870) (708) )
                    ( PORT CPHASE3[5] (669) (536) )
                    ( PORT CPHASE3[6] (626) (545) )
                    ( PORT CPHASE3[7] (669) (536) )
                    ( PORT CPHASE3[8] (737) (590) )
                    ( PORT CPHASE3[9] (669) (536) )
                    ( PORT CPHASE4[0] (585) (518) )
                    ( PORT CPHASE4[1] (667) (534) )
                    ( PORT CPHASE4[2] (669) (536) )
                    ( PORT CPHASE4[3] (667) (534) )
                    ( PORT CPHASE4[4] (669) (536) )
                    ( PORT CPHASE4[5] (667) (534) )
                    ( PORT CPHASE4[6] (669) (536) )
                    ( PORT CPHASE4[7] (454) (429) )
                    ( PORT CPHASE4[8] (667) (534) )
                    ( PORT CPHASE4[9] (669) (536) )
                    ( PORT DUTY0[0] (651) (497) )
                    ( PORT DUTY0[1] (587) (520) )
                    ( PORT DUTY0[2] (534) (446) )
                    ( PORT DUTY0[3] (585) (518) )
                    ( PORT DUTY0[4] (585) (518) )
                    ( PORT DUTY0[5] (651) (497) )
                    ( PORT DUTY0[6] (651) (497) )
                    ( PORT DUTY0[7] (626) (545) )
                    ( PORT DUTY0[8] (667) (534) )
                    ( PORT DUTY0[9] (667) (534) )
                    ( PORT DUTY1[0] (870) (708) )
                    ( PORT DUTY1[1] (669) (536) )
                    ( PORT DUTY1[2] (738) (631) )
                    ( PORT DUTY1[3] (669) (536) )
                    ( PORT DUTY1[4] (667) (534) )
                    ( PORT DUTY1[5] (534) (446) )
                    ( PORT DUTY1[6] (737) (590) )
                    ( PORT DUTY1[7] (870) (708) )
                    ( PORT DUTY1[8] (870) (708) )
                    ( PORT DUTY1[9] (536) (448) )
                    ( PORT DUTY2[0] (651) (497) )
                    ( PORT DUTY2[1] (669) (536) )
                    ( PORT DUTY2[2] (669) (536) )
                    ( PORT DUTY2[3] (870) (708) )
                    ( PORT DUTY2[4] (870) (708) )
                    ( PORT DUTY2[5] (870) (708) )
                    ( PORT DUTY2[6] (870) (708) )
                    ( PORT DUTY2[7] (738) (631) )
                    ( PORT DUTY2[8] (870) (708) )
                    ( PORT DUTY2[9] (669) (536) )
                    ( PORT DUTY3[0] (669) (536) )
                    ( PORT DUTY3[1] (520) (409) )
                    ( PORT DUTY3[2] (669) (536) )
                    ( PORT DUTY3[3] (651) (497) )
                    ( PORT DUTY3[4] (520) (409) )
                    ( PORT DUTY3[5] (669) (536) )
                    ( PORT DUTY3[6] (669) (536) )
                    ( PORT DUTY3[7] (651) (497) )
                    ( PORT DUTY3[8] (669) (536) )
                    ( PORT DUTY3[9] (870) (708) )
                    ( PORT DUTY4[0] (667) (534) )
                    ( PORT DUTY4[1] (585) (518) )
                    ( PORT DUTY4[2] (651) (497) )
                    ( PORT DUTY4[3] (651) (497) )
                    ( PORT DUTY4[4] (651) (497) )
                    ( PORT DUTY4[5] (470) (370) )
                    ( PORT DUTY4[6] (651) (497) )
                    ( PORT DUTY4[7] (667) (534) )
                    ( PORT DUTY4[8] (651) (497) )
                    ( PORT DUTY4[9] (651) (497) )
                    ( PORT PFDEN (558) (494) )
                    ( PORT PHASE0[0] (667) (534) )
                    ( PORT PHASE0[1] (651) (497) )
                    ( PORT PHASE0[2] (651) (497) )
                    ( PORT PHASE1[0] (744) (597) )
                    ( PORT PHASE1[1] (656) (540) )
                    ( PORT PHASE1[2] (870) (708) )
                    ( PORT PHASE2[0] (870) (708) )
                    ( PORT PHASE2[1] (786) (695) )
                    ( PORT PHASE2[2] (825) (720) )
                    ( PORT PHASE3[0] (744) (597) )
                    ( PORT PHASE3[1] (786) (695) )
                    ( PORT PHASE3[2] (705) (604) )
                    ( PORT PHASE4[0] (667) (534) )
                    ( PORT PHASE4[1] (585) (518) )
                    ( PORT PHASE4[2] (689) (583) )
                    ( PORT RATIO0[0] (669) (536) )
                    ( PORT RATIO0[1] (568) (484) )
                    ( PORT RATIO0[2] (700) (575) )
                    ( PORT RATIO0[3] (568) (484) )
                    ( PORT RATIO0[4] (651) (497) )
                    ( PORT RATIO0[5] (638) (511) )
                    ( PORT RATIO0[6] (651) (497) )
                    ( PORT RATIO0[7] (624) (543) )
                    ( PORT RATIO0[8] (673) (557) )
                    ( PORT RATIO0[9] (667) (534) )
                    ( PORT RATIO1[0] (593) (540) )
                    ( PORT RATIO1[1] (669) (536) )
                    ( PORT RATIO1[2] (669) (536) )
                    ( PORT RATIO1[3] (669) (536) )
                    ( PORT RATIO1[4] (669) (536) )
                    ( PORT RATIO1[5] (744) (597) )
                    ( PORT RATIO1[6] (786) (695) )
                    ( PORT RATIO1[7] (669) (536) )
                    ( PORT RATIO1[8] (536) (448) )
                    ( PORT RATIO1[9] (870) (708) )
                    ( PORT RATIO2[0] (669) (536) )
                    ( PORT RATIO2[1] (870) (708) )
                    ( PORT RATIO2[2] (667) (534) )
                    ( PORT RATIO2[3] (587) (520) )
                    ( PORT RATIO2[4] (669) (536) )
                    ( PORT RATIO2[5] (669) (536) )
                    ( PORT RATIO2[6] (669) (536) )
                    ( PORT RATIO2[7] (669) (536) )
                    ( PORT RATIO2[8] (669) (536) )
                    ( PORT RATIO2[9] (786) (695) )
                    ( PORT RATIO3[0] (870) (708) )
                    ( PORT RATIO3[1] (669) (536) )
                    ( PORT RATIO3[2] (667) (534) )
                    ( PORT RATIO3[3] (667) (534) )
                    ( PORT RATIO3[4] (669) (536) )
                    ( PORT RATIO3[5] (669) (536) )
                    ( PORT RATIO3[6] (534) (446) )
                    ( PORT RATIO3[7] (669) (536) )
                    ( PORT RATIO3[8] (536) (448) )
                    ( PORT RATIO3[9] (870) (708) )
                    ( PORT RATIO4[0] (667) (534) )
                    ( PORT RATIO4[1] (667) (534) )
                    ( PORT RATIO4[2] (667) (534) )
                    ( PORT RATIO4[3] (667) (534) )
                    ( PORT RATIO4[4] (667) (534) )
                    ( PORT RATIO4[5] (667) (534) )
                    ( PORT RATIO4[6] (667) (534) )
                    ( PORT RATIO4[7] (667) (534) )
                    ( PORT RATIO4[8] (669) (536) )
                    ( PORT RATIO4[9] (870) (708) )
                    ( PORT RATIOF[0] (573) (495) )
                    ( PORT RATIOF[1] (669) (536) )
                    ( PORT RATIOF[2] (669) (536) )
                    ( PORT RATIOF[3] (669) (536) )
                    ( PORT RATIOF[4] (726) (619) )
                    ( PORT RATIOF[5] (667) (534) )
                    ( PORT RATIOF[6] (568) (484) )
                    ( PORT RATIOF[7] (667) (534) )
                    ( PORT RATIOF[8] (534) (446) )
                    ( PORT RATIOF[9] (667) (534) )
                    ( PORT RATIOI[0] (651) (497) )
                    ( PORT RATIOI[1] (651) (497) )
                    ( PORT RATIOI[2] (651) (497) )
                    ( PORT RATIOI[3] (651) (497) )
                    ( PORT RATIOI[4] (651) (497) )
                    ( PORT RATIOI[5] (651) (497) )
                    ( PORT RATIOI[6] (667) (534) )
                    ( PORT RATIOI[7] (651) (497) )
                    ( PORT RATIOI[8] (651) (497) )
                    ( PORT RATIOI[9] (651) (497) )
                    ( PORT RST (622) (500) )
                    ( PORT RSTODIV_PHASE (739) (600) )
                    ( IOPATH CLKIN1 CLKOUT0 (541) (541) )
                    ( IOPATH CLKIN1 CLKOUT1 (523) (523) )
                    ( IOPATH CLKIN1 CLKOUT3 (526) (526) )
                    ( IOPATH CLKIN2 CLKOUT0 (541) (541) )
                    ( IOPATH CLKIN2 CLKOUT1 (523) (523) )
                    ( IOPATH CLKIN2 CLKOUT3 (526) (526) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE RCKB_7_60\/V_CLKBUFR )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1093) (956) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE RCKB_7_62\/V_CLKBUFR )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1085) (943) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_104\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_105\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_106\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (1304) (1310) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_107\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_108\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

)
