Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:44:55 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U20/Y (NAND2X0_RVT)                      3.76       6.70 f
  U19/Y (INVX0_RVT)                        1.85       8.54 r
  U141/Y (NBUFFX2_RVT)                     0.48       9.02 r
  U13/Y (AO221X1_RVT)                      0.34       9.36 r
  prer_reg[2]/D (DFFASX1_RVT)              0.01       9.37 r
  data arrival time                                   9.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[2]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U20/Y (NAND2X0_RVT)                      3.76       6.70 f
  U19/Y (INVX0_RVT)                        1.85       8.54 r
  U141/Y (NBUFFX2_RVT)                     0.48       9.02 r
  U11/Y (AO221X1_RVT)                      0.34       9.36 r
  prer_reg[0]/D (DFFASX1_RVT)              0.01       9.37 r
  data arrival time                                   9.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[0]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U20/Y (NAND2X0_RVT)                      3.76       6.70 f
  U19/Y (INVX0_RVT)                        1.85       8.54 r
  U141/Y (NBUFFX2_RVT)                     0.48       9.02 r
  U17/Y (AO221X1_RVT)                      0.34       9.36 r
  prer_reg[6]/D (DFFASX1_RVT)              0.01       9.37 r
  data arrival time                                   9.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[6]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U20/Y (NAND2X0_RVT)                      3.76       6.70 f
  U19/Y (INVX0_RVT)                        1.85       8.54 r
  U141/Y (NBUFFX2_RVT)                     0.48       9.02 r
  U15/Y (AO221X1_RVT)                      0.34       9.36 r
  prer_reg[4]/D (DFFASX1_RVT)              0.01       9.37 r
  data arrival time                                   9.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[4]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U30/Y (NAND2X0_RVT)                      3.76       6.70 f
  U144/Y (INVX0_RVT)                       1.85       8.54 r
  U142/Y (NBUFFX2_RVT)                     0.47       9.01 r
  U26/Y (AO221X1_RVT)                      0.33       9.34 r
  prer_reg[13]/D (DFFASX1_RVT)             0.01       9.35 r
  data arrival time                                   9.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[13]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.35
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U30/Y (NAND2X0_RVT)                      3.76       6.70 f
  U144/Y (INVX0_RVT)                       1.85       8.54 r
  U142/Y (NBUFFX2_RVT)                     0.47       9.01 r
  U25/Y (AO221X1_RVT)                      0.33       9.34 r
  prer_reg[12]/D (DFFASX1_RVT)             0.01       9.35 r
  data arrival time                                   9.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[12]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.35
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U30/Y (NAND2X0_RVT)                      3.76       6.70 f
  U144/Y (INVX0_RVT)                       1.85       8.54 r
  U142/Y (NBUFFX2_RVT)                     0.47       9.01 r
  U24/Y (AO221X1_RVT)                      0.33       9.34 r
  prer_reg[11]/D (DFFASX1_RVT)             0.01       9.35 r
  data arrival time                                   9.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[11]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.35
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U30/Y (NAND2X0_RVT)                      3.76       6.70 f
  U144/Y (INVX0_RVT)                       1.85       8.54 r
  U142/Y (NBUFFX2_RVT)                     0.47       9.01 r
  U23/Y (AO221X1_RVT)                      0.33       9.34 r
  prer_reg[10]/D (DFFASX1_RVT)             0.01       9.35 r
  data arrival time                                   9.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[10]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.35
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U20/Y (NAND2X0_RVT)                      3.76       6.70 f
  U19/Y (INVX0_RVT)                        1.85       8.54 r
  U14/Y (AO221X1_RVT)                      0.53       9.07 r
  prer_reg[3]/D (DFFASX1_RVT)              0.01       9.08 r
  data arrival time                                   9.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[3]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.08
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_rst_i (in)                            0.00       0.01 f
  U130/Y (NOR2X0_RVT)                      2.93       2.94 r
  U20/Y (NAND2X0_RVT)                      3.76       6.70 f
  U19/Y (INVX0_RVT)                        1.85       8.54 r
  U12/Y (AO221X1_RVT)                      0.53       9.07 r
  prer_reg[1]/D (DFFASX1_RVT)              0.01       9.08 r
  data arrival time                                   9.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[1]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.08
  -----------------------------------------------------------
  slack (MET)                                         0.65


1
