<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_CDP.rdl
       Parms: opendla.parms
       Date: Tue Feb 04 11:44:39 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_CDP</id>
    <shorttext>NVDLA_CDP registers</shorttext>
    <baseaddr>0xd000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0xd000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Functional Logic and Write DMA for Channel Data Processor Registers
//// --------------------------------------------------------------------------
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0xd004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_ACCESS_CFG</shorttext>
      <baseaddr>0xd008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content setup, begin
]]></longtext>
      <field>
        <id>LUT_ADDR</id>
        <shorttext>LUT_ADDR field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////LUT access start address for one reading or writting process
]]></longtext>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_TABLE_ID</id>
        <shorttext>LUT_TABLE_ID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_TABLE_ID_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_ACCESS_TYPE</id>
        <shorttext>LUT_ACCESS_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>READ</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>WRITE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_ACCESS_DATA</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_ACCESS_DATA</shorttext>
      <baseaddr>0xd00c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_DATA</id>
        <shorttext>LUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////signed data 
//// Data for LUT content access,
//// When LUT_ACCESS_TYPE == WRITE, this register means data that be written to LUT
//// When LUT_ACCESS_TYPE == READ, this register means data that read from LUT
]]></longtext>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_CFG</shorttext>
      <baseaddr>0xd010</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_FUNCTION</id>
        <shorttext>LUT_LE_FUNCTION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// LE_lut function
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_LE_FUNCTION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>EXPONENT</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LINEAR</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_UFLOW_PRIORITY</id>
        <shorttext>LUT_UFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when underflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_UFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_OFLOW_PRIORITY</id>
        <shorttext>LUT_OFLOW_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when overflow happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_OFLOW_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_HYBRID_PRIORITY</id>
        <shorttext>LUT_HYBRID_PRIORITY field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// indicate which table output should be selected when hit or miss happened to both table
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_LUT_CFG_LUT_HYBRID_PRIORITY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LO</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_INFO</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_INFO</shorttext>
      <baseaddr>0xd014</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_INDEX_OFFSET</id>
        <shorttext>LUT_LE_INDEX_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////signed value, Parameter serves for LE_lut works as exponent, 8bits for all data type.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_INDEX_SELECT</id>
        <shorttext>LUT_LE_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////signed value, Parameter serves for LE_lut works as linear,6bits for int8, 7bits for int16, 8bits for fp16
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_INDEX_SELECT</id>
        <shorttext>LUT_LO_INDEX_SELECT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>8</width>
        <longtext><![CDATA[
////signed value, Parameter serves for LO_lut, it is a Linear only table,6bits for int8, 7bits for int16, 8bits for fp16
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_START_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_START_LOW</shorttext>
      <baseaddr>0xd018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LE_lut coverage range is [le_min, le_max], signed value
//// when LE works as linear table, LUT_LE_START equals to the value of le_min;
//// when LE works as exponential table, and LUT_LE_INDEX_OFFSET>=0, LUT_LE_START+2^LUT_LE_INDEX_OFFSET equals the value of le_min;
//// when LE works as exponential table, and LUT_LE_INDEX_OFFSET<0,  LUT_LE_START equals to the value of le_min.
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LE_START_LOW</id>
        <shorttext>LUT_LE_START_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_START_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_START_HIGH</shorttext>
      <baseaddr>0xd01c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_START_HIGH</id>
        <shorttext>LUT_LE_START_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_END_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_END_LOW</shorttext>
      <baseaddr>0xd020</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LE_lut coverage range is [le_min,le_max], signed value
//// LUT_LE_END equals to the value of le_max;
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LE_END_LOW</id>
        <shorttext>LUT_LE_END_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_END_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_END_HIGH</shorttext>
      <baseaddr>0xd024</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_END_HIGH</id>
        <shorttext>LUT_LE_END_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_START_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_START_LOW</shorttext>
      <baseaddr>0xd028</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LO_lut coverage range is [lo_min, lo_max], signed value
//// LUT_LO_START equals to the value of lo_min;
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LO_START_LOW</id>
        <shorttext>LUT_LO_START_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_START_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_START_HIGH</shorttext>
      <baseaddr>0xd02c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_START_HIGH</id>
        <shorttext>LUT_LO_START_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_END_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_END_LOW</shorttext>
      <baseaddr>0xd030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LO_lut coverage range is [lo_min, lo_max], signed value
//// LUT_LO_END equals to the value of lo_max;
//// 22bits for int8, 38bits for int16, 32bits for fp16(fp32 data value).
]]></longtext>
      <field>
        <id>LUT_LO_END_LOW</id>
        <shorttext>LUT_LO_END_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_END_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_END_HIGH</shorttext>
      <baseaddr>0xd034</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_END_HIGH</id>
        <shorttext>LUT_LO_END_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SCALE</shorttext>
      <baseaddr>0xd038</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LE_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LE_SLOPE_SHIFT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LE_SLOPE_SHIFT</shorttext>
      <baseaddr>0xd03c</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LE_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LE_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LE_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LE_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SCALE</shorttext>
      <baseaddr>0xd040</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut underflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SCALE</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// slope scale parameter for LO_lut overflow, signed value.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>S_LUT_LO_SLOPE_SHIFT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>S_LUT_LO_SLOPE_SHIFT</shorttext>
      <baseaddr>0xd044</baseaddr>
      <width>32</width>
      <field>
        <id>LUT_LO_SLOPE_UFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_UFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut underflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>LUT_LO_SLOPE_OFLOW_SHIFT</id>
        <shorttext>LUT_LO_SLOPE_OFLOW_SHIFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// slope shift parameter for LO_lut overflow, signed value, shift right if a positive num, shift left if a negative num.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0xd048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT Content setup, end
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FUNC_BYPASS</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_FUNC_BYPASS</shorttext>
      <baseaddr>0xd04c</baseaddr>
      <width>32</width>
      <field>
        <id>SQSUM_BYPASS</id>
        <shorttext>SQSUM_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////square_sum process bypass control, DISABLE means disable bypass control and function works normally, ENABLE means function be bypassed.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FUNC_BYPASS_SQSUM_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>MUL_BYPASS</id>
        <shorttext>MUL_BYPASS field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////multiplier after interpolator bypass control, DISABLE means disable bypass control and function works normally, ENABLE means function be bypassed.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FUNC_BYPASS_MUL_BYPASS_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xd050</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, begin
]]></longtext>
      <field>
        <id>DST_BASE_ADDR_LOW</id>
        <shorttext>DST_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xd054</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BASE_ADDR_HIGH</id>
        <shorttext>DST_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_LINE_STRIDE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_LINE_STRIDE</shorttext>
      <baseaddr>0xd058</baseaddr>
      <width>32</width>
      <field>
        <id>DST_LINE_STRIDE</id>
        <shorttext>DST_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_SURFACE_STRIDE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_SURFACE_STRIDE</shorttext>
      <baseaddr>0xd05c</baseaddr>
      <width>32</width>
      <field>
        <id>DST_SURFACE_STRIDE</id>
        <shorttext>DST_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_DMA_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_DMA_CFG</shorttext>
      <baseaddr>0xd060</baseaddr>
      <width>32</width>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Specify target is MC or CV_SRAM
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_DMA_CFG_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_COMPRESSION_EN</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DST_COMPRESSION_EN</shorttext>
      <baseaddr>0xd064</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data is compresed or not, always disable in NVDLA version 1.0
]]></longtext>
      <field>
        <id>DST_COMPRESSION_EN</id>
        <shorttext>DST_COMPRESSION_EN field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0xd068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, end
]]></longtext>
      <field>
        <id>INPUT_DATA_TYPE</id>
        <shorttext>INPUT_DATA_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_INPUT_DATA_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_FLUSH_TO_ZERO</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_NAN_FLUSH_TO_ZERO</shorttext>
      <baseaddr>0xd06c</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_LRN_CFG</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_LRN_CFG</shorttext>
      <baseaddr>0xd070</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// figure out we need data conversion config or not
]]></longtext>
      <field>
        <id>NORMALZ_LEN</id>
        <shorttext>NORMALZ_LEN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <longtext><![CDATA[
////  the number of channels to sum over
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_LRN_CFG_NORMALZ_LEN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LEN3</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LEN5</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LEN7</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>LEN9</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATIN_OFFSET</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATIN_OFFSET</shorttext>
      <baseaddr>0xd074</baseaddr>
      <width>32</width>
      <field>
        <id>DATIN_OFFSET</id>
        <shorttext>DATIN_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Input data convertor offset, signed data; 8bits for int8, 16bits for int16, 16bits for fp16.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATIN_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATIN_SCALE</shorttext>
      <baseaddr>0xd078</baseaddr>
      <width>32</width>
      <field>
        <id>DATIN_SCALE</id>
        <shorttext>DATIN_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Input data convertor scaling factor, signed data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATIN_SHIFTER</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATIN_SHIFTER</shorttext>
      <baseaddr>0xd07c</baseaddr>
      <width>32</width>
      <field>
        <id>DATIN_SHIFTER</id>
        <shorttext>DATIN_SHIFTER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
        <longtext><![CDATA[
////  Input data convertor shifter factor, unsigned data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATOUT_OFFSET</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATOUT_OFFSET</shorttext>
      <baseaddr>0xd080</baseaddr>
      <width>32</width>
      <field>
        <id>DATOUT_OFFSET</id>
        <shorttext>DATOUT_OFFSET field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Output data convertor offset, signed data; 25bits for int8, 32bits for int16, 16bits for fp16.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATOUT_SCALE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATOUT_SCALE</shorttext>
      <baseaddr>0xd084</baseaddr>
      <width>32</width>
      <field>
        <id>DATOUT_SCALE</id>
        <shorttext>DATOUT_SCALE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <longtext><![CDATA[
////  Output data convertor scaling factor, signed data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATOUT_SHIFTER</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_DATOUT_SHIFTER</shorttext>
      <baseaddr>0xd088</baseaddr>
      <width>32</width>
      <field>
        <id>DATOUT_SHIFTER</id>
        <shorttext>DATOUT_SHIFTER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <longtext><![CDATA[
////  Output data convertor shiftor factor, unsigned data
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_NAN_INPUT_NUM</shorttext>
      <baseaddr>0xd08c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////////////
////status register
]]></longtext>
      <field>
        <id>NAN_INPUT_NUM</id>
        <shorttext>NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_INF_INPUT_NUM</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_INF_INPUT_NUM</shorttext>
      <baseaddr>0xd090</baseaddr>
      <width>32</width>
      <field>
        <id>INF_INPUT_NUM</id>
        <shorttext>INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input Infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_OUTPUT_NUM</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_NAN_OUTPUT_NUM</shorttext>
      <baseaddr>0xd094</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_OUTPUT_NUM</id>
        <shorttext>NAN_OUTPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// output NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_OUT_SATURATION</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_OUT_SATURATION</shorttext>
      <baseaddr>0xd098</baseaddr>
      <width>32</width>
      <field>
        <id>OUT_SATURATION</id>
        <shorttext>OUT_SATURATION field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// saturated element number.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0xd09c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, begin
]]></longtext>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// dma perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>LUT_EN</id>
        <shorttext>LUT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// lut perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_LUT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_WRITE_STALL</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_WRITE_STALL</shorttext>
      <baseaddr>0xd0a0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reg D_PERF_READ_STALL               NVDLA_INCR 
////    31:0    r   PERF_READ_STALL     init=0 // element number that for both LUT under-flow.
////
]]></longtext>
      <field>
        <id>PERF_WRITE_STALL</id>
        <shorttext>PERF_WRITE_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_UFLOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_UFLOW</shorttext>
      <baseaddr>0xd0a4</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_UFLOW</id>
        <shorttext>PERF_LUT_UFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_OFLOW</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_OFLOW</shorttext>
      <baseaddr>0xd0a8</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_OFLOW</id>
        <shorttext>PERF_LUT_OFLOW field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT over-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_HYBRID</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_HYBRID</shorttext>
      <baseaddr>0xd0ac</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_HYBRID</id>
        <shorttext>PERF_LUT_HYBRID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT miss, one is over-flow and the other is overflow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LE_HIT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_LE_HIT</shorttext>
      <baseaddr>0xd0b0</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_LE_HIT</id>
        <shorttext>PERF_LUT_LE_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for LE_lut hitted only.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_LUT_LO_HIT</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_PERF_LUT_LO_HIT</shorttext>
      <baseaddr>0xd0b4</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_LUT_LO_HIT</id>
        <shorttext>PERF_LUT_LO_HIT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for LO_lut hitted only.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_CDP</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0xd0b8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, end
]]></longtext>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0xd0bb</highaddr>
  </regset>
</map>
