 
****************************************
Report : compile_options
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
sparsity                                 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************


  Startpoint: delayed_input_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_input_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  delayed_input_ready_reg/CP (dff_sg)      0.00 #     0.00 r
  delayed_input_ready_reg/Q (dff_sg)       8.53       8.53 r
  filter_input_ready_reg/D (dff_sg)        0.00       8.53 r
  data arrival time                                   8.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  filter_input_ready_reg/CP (dff_sg)       0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                  -8.53
  -----------------------------------------------------------
  slack (VIOLATED)                                  -41.47


  Startpoint: mask_input_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: delayed_input_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mask_input_ready_reg/CP (dff_sg)         0.00 #     0.00 r
  mask_input_ready_reg/Q (dff_sg)          9.94       9.94 r
  U54061/X (inv_x2_sg)                    13.53      23.47 f
  U59187/X (inv_x4_sg)                    12.03      35.50 r
  delayed_input_ready_reg/D (dff_sg)       0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  delayed_input_ready_reg/CP (dff_sg)      0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -14.50


    Design: sparsity

    max_leakage_power          0.00
  - Current Leakage Power  694490.81
  ----------------------------------
    Slack                  -694490.81  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
filter_input_ready_reg/D (dff_sg)
                                    8.53 r           50.00       -41.47
delayed_input_ready_reg/D (dff_sg)
                                   35.50 r           50.00       -14.50
filter_0/reg_o_mask_reg[2]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_o_mask_reg[3]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_o_mask_reg[18]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_xor_i_mask_reg[2]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_xor_i_mask_reg[18]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_xor_w_mask_reg[2]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_xor_w_mask_reg[18]/D (dff_sg)
                                   78.14 r           50.00        28.14
filter_0/reg_o_mask_reg[1]/D (dff_sg)
                                   78.55 r           50.00        28.55
shifter_0/reg_i_0_reg[3]/D (dff_sg)
                                   80.51 r           50.00        30.51
shifter_0/reg_i_0_reg[4]/D (dff_sg)
                                   80.51 r           50.00        30.51
shifter_0/reg_i_0_reg[8]/D (dff_sg)
                                   80.51 r           50.00        30.51
shifter_0/reg_i_0_reg[9]/D (dff_sg)
                                   80.51 r           50.00        30.51
shifter_0/reg_i_0_reg[12]/D (dff_sg)
                                   80.51 r           50.00        30.51

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
shifter_0/ow_6_reg[15]/D (dff_sg)
                                 1381.87 f         1382.15         0.27
shifter_0/oi_7_reg[0]/D (dff_sg)
                                 1381.87 f         1382.15         0.27
shifter_0/oi_7_reg[1]/D (dff_sg)
                                 1381.87 f         1382.15         0.27
shifter_0/ow_9_reg[5]/D (dff_sg)
                                 1381.87 f         1382.24         0.36
shifter_0/ow_8_reg[14]/D (dff_sg)
                                 1381.87 f         1382.24         0.36
shifter_0/ow_3_reg[4]/D (dff_sg)
                                 1381.87 f         1382.36         0.48
shifter_0/ow_3_reg[17]/D (dff_sg)
                                 1381.87 f         1382.36         0.48
shifter_0/oi_1_reg[4]/D (dff_sg)
                                 1381.87 f         1382.36         0.48
shifter_0/oi_2_reg[9]/D (dff_sg)
                                 1381.87 f         1382.39         0.51
shifter_0/oi_2_reg[10]/D (dff_sg)
                                 1381.87 f         1382.39         0.51
shifter_0/oi_2_reg[11]/D (dff_sg)
                                 1381.87 f         1382.39         0.51
shifter_0/oi_2_reg[12]/D (dff_sg)
                                 1381.87 f         1382.39         0.51
shifter_0/oi_2_reg[13]/D (dff_sg)
                                 1381.87 f         1382.39         0.51
shifter_0/oi_2_reg[14]/D (dff_sg)
                                 1381.87 f         1382.39         0.51
shifter_0/w_pointer_reg[0]/D (dff_sg)
                                 1382.99 f         1383.51         0.52

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: delayed_input_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_input_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  delayed_input_ready_reg/CP (dff_sg)      0.00 #     0.00 r
  delayed_input_ready_reg/Q (dff_sg)       8.53       8.53 r
  delayed_input_ready (net)      1         0.00       8.53 r
  filter_input_ready_reg/D (dff_sg)        0.00       8.53 r
  data arrival time                                   8.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  filter_input_ready_reg/CP (dff_sg)       0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                  -8.53
  -----------------------------------------------------------
  slack (VIOLATED)                                  -41.47


  Startpoint: mask_input_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: delayed_input_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mask_input_ready_reg/CP (dff_sg)         0.00 #     0.00 r
  mask_input_ready_reg/Q (dff_sg)          9.94       9.94 r
  mask_input_ready (net)         1         0.00       9.94 r
  U54061/A (inv_x2_sg)                     0.00       9.94 r
  U54061/X (inv_x2_sg)                    13.53      23.47 f
  n55070 (net)                   1         0.00      23.47 f
  U59187/A (inv_x4_sg)                     0.00      23.47 f
  U59187/X (inv_x4_sg)                    12.03      35.50 r
  n55071 (net)                   2         0.00      35.50 r
  delayed_input_ready_reg/D (dff_sg)       0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  delayed_input_ready_reg/CP (dff_sg)      0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -14.50


  Startpoint: filter_0/reg_o_mask_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_o_mask_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_o_mask_reg[2]/CP (dff_sg)                  0.00 #     0.00 r
  filter_0/reg_o_mask_reg[2]/Q (dff_sg)                   9.94       9.94 r
  filter_0/reg_o_mask[2] (net)                  1         0.00       9.94 r
  U54875/A (inv_x2_sg)                                    0.00       9.94 r
  U54875/X (inv_x2_sg)                                   13.53      23.47 f
  n51060 (net)                                  1         0.00      23.47 f
  U57042/A (inv_x4_sg)                                    0.00      23.47 f
  U57042/X (inv_x4_sg)                                   11.78      35.26 r
  n51061 (net)                                  2         0.00      35.26 r
  U68879/B (nand_x1_sg)                                   0.00      35.26 r
  U68879/X (nand_x1_sg)                                  17.71      52.97 f
  n39846 (net)                                  1         0.00      52.97 f
  U48656/B (nand_x1_sg)                                   0.00      52.97 f
  U48656/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11594 (net)                         1         0.00      78.14 r
  filter_0/reg_o_mask_reg[2]/D (dff_sg)                   0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_o_mask_reg[2]/CP (dff_sg)                  0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_o_mask_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_o_mask_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_o_mask_reg[3]/CP (dff_sg)                  0.00 #     0.00 r
  filter_0/reg_o_mask_reg[3]/Q (dff_sg)                   9.94       9.94 r
  filter_0/reg_o_mask[3] (net)                  1         0.00       9.94 r
  U54974/A (inv_x2_sg)                                    0.00       9.94 r
  U54974/X (inv_x2_sg)                                   13.53      23.47 f
  n51062 (net)                                  1         0.00      23.47 f
  U57043/A (inv_x4_sg)                                    0.00      23.47 f
  U57043/X (inv_x4_sg)                                   11.78      35.26 r
  n51063 (net)                                  2         0.00      35.26 r
  U68877/B (nand_x1_sg)                                   0.00      35.26 r
  U68877/X (nand_x1_sg)                                  17.71      52.97 f
  n39848 (net)                                  1         0.00      52.97 f
  U48655/B (nand_x1_sg)                                   0.00      52.97 f
  U48655/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11593 (net)                         1         0.00      78.14 r
  filter_0/reg_o_mask_reg[3]/D (dff_sg)                   0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_o_mask_reg[3]/CP (dff_sg)                  0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_o_mask_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_o_mask_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_o_mask_reg[18]/CP (dff_sg)                 0.00 #     0.00 r
  filter_0/reg_o_mask_reg[18]/Q (dff_sg)                  9.94       9.94 r
  filter_0/reg_o_mask[18] (net)                 1         0.00       9.94 r
  U54838/A (inv_x2_sg)                                    0.00       9.94 r
  U54838/X (inv_x2_sg)                                   13.53      23.47 f
  n51058 (net)                                  1         0.00      23.47 f
  U57041/A (inv_x4_sg)                                    0.00      23.47 f
  U57041/X (inv_x4_sg)                                   11.78      35.26 r
  n51059 (net)                                  2         0.00      35.26 r
  U68847/B (nand_x1_sg)                                   0.00      35.26 r
  U68847/X (nand_x1_sg)                                  17.71      52.97 f
  n39878 (net)                                  1         0.00      52.97 f
  U48640/B (nand_x1_sg)                                   0.00      52.97 f
  U48640/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11578 (net)                         1         0.00      78.14 r
  filter_0/reg_o_mask_reg[18]/D (dff_sg)                  0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_o_mask_reg[18]/CP (dff_sg)                 0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_xor_i_mask_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_xor_i_mask_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_xor_i_mask_reg[2]/CP (dff_sg)              0.00 #     0.00 r
  filter_0/reg_xor_i_mask_reg[2]/Q (dff_sg)               9.94       9.94 r
  filter_0/reg_xor_i_mask[2] (net)              1         0.00       9.94 r
  U55319/A (inv_x2_sg)                                    0.00       9.94 r
  U55319/X (inv_x2_sg)                                   13.53      23.47 f
  n55062 (net)                                  1         0.00      23.47 f
  U59183/A (inv_x4_sg)                                    0.00      23.47 f
  U59183/X (inv_x4_sg)                                   11.78      35.26 r
  n55063 (net)                                  2         0.00      35.26 r
  U68817/A (nand_x1_sg)                                   0.00      35.26 r
  U68817/X (nand_x1_sg)                                  17.71      52.97 f
  n39915 (net)                                  1         0.00      52.97 f
  U48618/A (nand_x1_sg)                                   0.00      52.97 f
  U48618/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11562 (net)                         1         0.00      78.14 r
  filter_0/reg_xor_i_mask_reg[2]/D (dff_sg)               0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_xor_i_mask_reg[2]/CP (dff_sg)              0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_xor_i_mask_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_xor_i_mask_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_xor_i_mask_reg[18]/CP (dff_sg)             0.00 #     0.00 r
  filter_0/reg_xor_i_mask_reg[18]/Q (dff_sg)              9.94       9.94 r
  filter_0/reg_xor_i_mask[18] (net)             1         0.00       9.94 r
  U55320/A (inv_x2_sg)                                    0.00       9.94 r
  U55320/X (inv_x2_sg)                                   13.53      23.47 f
  n55064 (net)                                  1         0.00      23.47 f
  U59184/A (inv_x4_sg)                                    0.00      23.47 f
  U59184/X (inv_x4_sg)                                   11.78      35.26 r
  n55065 (net)                                  2         0.00      35.26 r
  U68816/A (nand_x1_sg)                                   0.00      35.26 r
  U68816/X (nand_x1_sg)                                  17.71      52.97 f
  n39995 (net)                                  1         0.00      52.97 f
  U48570/A (nand_x1_sg)                                   0.00      52.97 f
  U48570/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11546 (net)                         1         0.00      78.14 r
  filter_0/reg_xor_i_mask_reg[18]/D (dff_sg)              0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_xor_i_mask_reg[18]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_xor_w_mask_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_xor_w_mask_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_xor_w_mask_reg[2]/CP (dff_sg)              0.00 #     0.00 r
  filter_0/reg_xor_w_mask_reg[2]/Q (dff_sg)               9.94       9.94 r
  filter_0/reg_xor_w_mask[2] (net)              1         0.00       9.94 r
  U55321/A (inv_x2_sg)                                    0.00       9.94 r
  U55321/X (inv_x2_sg)                                   13.53      23.47 f
  n55066 (net)                                  1         0.00      23.47 f
  U59185/A (inv_x4_sg)                                    0.00      23.47 f
  U59185/X (inv_x4_sg)                                   11.78      35.26 r
  n55067 (net)                                  2         0.00      35.26 r
  U68815/A (nand_x1_sg)                                   0.00      35.26 r
  U68815/X (nand_x1_sg)                                  17.71      52.97 f
  n40075 (net)                                  1         0.00      52.97 f
  U48522/A (nand_x1_sg)                                   0.00      52.97 f
  U48522/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11530 (net)                         1         0.00      78.14 r
  filter_0/reg_xor_w_mask_reg[2]/D (dff_sg)               0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_xor_w_mask_reg[2]/CP (dff_sg)              0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_xor_w_mask_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_xor_w_mask_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_xor_w_mask_reg[18]/CP (dff_sg)             0.00 #     0.00 r
  filter_0/reg_xor_w_mask_reg[18]/Q (dff_sg)              9.94       9.94 r
  filter_0/reg_xor_w_mask[18] (net)             1         0.00       9.94 r
  U55322/A (inv_x2_sg)                                    0.00       9.94 r
  U55322/X (inv_x2_sg)                                   13.53      23.47 f
  n55068 (net)                                  1         0.00      23.47 f
  U59186/A (inv_x4_sg)                                    0.00      23.47 f
  U59186/X (inv_x4_sg)                                   11.78      35.26 r
  n55069 (net)                                  2         0.00      35.26 r
  U68814/A (nand_x1_sg)                                   0.00      35.26 r
  U68814/X (nand_x1_sg)                                  17.71      52.97 f
  n40155 (net)                                  1         0.00      52.97 f
  U48474/A (nand_x1_sg)                                   0.00      52.97 f
  U48474/X (nand_x1_sg)                                  25.17      78.14 r
  filter_0/n11514 (net)                         1         0.00      78.14 r
  filter_0/reg_xor_w_mask_reg[18]/D (dff_sg)              0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_xor_w_mask_reg[18]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: filter_0/reg_o_mask_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: filter_0/reg_o_mask_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  filter_0/reg_o_mask_reg[1]/CP (dff_sg)                  0.00 #     0.00 r
  filter_0/reg_o_mask_reg[1]/Q (dff_sg)                   9.94       9.94 r
  filter_0/reg_o_mask[1] (net)                  1         0.00       9.94 r
  U54837/A (inv_x2_sg)                                    0.00       9.94 r
  U54837/X (inv_x2_sg)                                   13.53      23.47 f
  n51068 (net)                                  1         0.00      23.47 f
  U57046/A (inv_x4_sg)                                    0.00      23.47 f
  U57046/X (inv_x4_sg)                                   12.12      35.59 r
  n51069 (net)                                  2         0.00      35.59 r
  U68881/A (nand_x1_sg)                                   0.00      35.59 r
  U68881/X (nand_x1_sg)                                  17.78      53.37 f
  n39844 (net)                                  1         0.00      53.37 f
  U48657/B (nand_x1_sg)                                   0.00      53.37 f
  U48657/X (nand_x1_sg)                                  25.18      78.55 r
  filter_0/n11595 (net)                         1         0.00      78.55 r
  filter_0/reg_o_mask_reg[1]/D (dff_sg)                   0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  filter_0/reg_o_mask_reg[1]/CP (dff_sg)                  0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: shifter_0/reg_i_0_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/reg_i_0_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/reg_i_0_reg[3]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/reg_i_0_reg[3]/Q (dff_sg)                     9.94       9.94 r
  shifter_0/reg_i_0[3] (net)                    1         0.00       9.94 r
  U54906/A (inv_x2_sg)                                    0.00       9.94 r
  U54906/X (inv_x2_sg)                                   13.53      23.47 f
  n55022 (net)                                  1         0.00      23.47 f
  U59163/A (inv_x4_sg)                                    0.00      23.47 f
  U59163/X (inv_x4_sg)                                   13.67      37.15 r
  n55023 (net)                                  2         0.00      37.15 r
  U65001/A (nand_x1_sg)                                   0.00      37.15 r
  U65001/X (nand_x1_sg)                                  18.10      55.25 f
  n30521 (net)                                  1         0.00      55.25 f
  U46470/B (nand_x1_sg)                                   0.00      55.25 f
  U46470/X (nand_x1_sg)                                  25.26      80.51 r
  n42109 (net)                                  1         0.00      80.51 r
  shifter_0/reg_i_0_reg[3]/D (dff_sg)                     0.00      80.51 r
  data arrival time                                                 80.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  shifter_0/reg_i_0_reg[3]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -80.51
  --------------------------------------------------------------------------
  slack (MET)                                                       30.51


  Startpoint: shifter_0/reg_i_0_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/reg_i_0_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/reg_i_0_reg[4]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/reg_i_0_reg[4]/Q (dff_sg)                     9.94       9.94 r
  shifter_0/reg_i_0[4] (net)                    1         0.00       9.94 r
  U54907/A (inv_x2_sg)                                    0.00       9.94 r
  U54907/X (inv_x2_sg)                                   13.53      23.47 f
  n55024 (net)                                  1         0.00      23.47 f
  U59164/A (inv_x4_sg)                                    0.00      23.47 f
  U59164/X (inv_x4_sg)                                   13.67      37.15 r
  n55025 (net)                                  2         0.00      37.15 r
  U64999/A (nand_x1_sg)                                   0.00      37.15 r
  U64999/X (nand_x1_sg)                                  18.10      55.25 f
  n30135 (net)                                  1         0.00      55.25 f
  U46469/B (nand_x1_sg)                                   0.00      55.25 f
  U46469/X (nand_x1_sg)                                  25.26      80.51 r
  n41916 (net)                                  1         0.00      80.51 r
  shifter_0/reg_i_0_reg[4]/D (dff_sg)                     0.00      80.51 r
  data arrival time                                                 80.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  shifter_0/reg_i_0_reg[4]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -80.51
  --------------------------------------------------------------------------
  slack (MET)                                                       30.51


  Startpoint: shifter_0/reg_i_0_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/reg_i_0_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/reg_i_0_reg[8]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/reg_i_0_reg[8]/Q (dff_sg)                     9.94       9.94 r
  shifter_0/reg_i_0[8] (net)                    1         0.00       9.94 r
  U54908/A (inv_x2_sg)                                    0.00       9.94 r
  U54908/X (inv_x2_sg)                                   13.53      23.47 f
  n55026 (net)                                  1         0.00      23.47 f
  U59165/A (inv_x4_sg)                                    0.00      23.47 f
  U59165/X (inv_x4_sg)                                   13.67      37.15 r
  n55027 (net)                                  2         0.00      37.15 r
  U64997/A (nand_x1_sg)                                   0.00      37.15 r
  U64997/X (nand_x1_sg)                                  18.10      55.25 f
  n30559 (net)                                  1         0.00      55.25 f
  U46465/B (nand_x1_sg)                                   0.00      55.25 f
  U46465/X (nand_x1_sg)                                  25.26      80.51 r
  n42128 (net)                                  1         0.00      80.51 r
  shifter_0/reg_i_0_reg[8]/D (dff_sg)                     0.00      80.51 r
  data arrival time                                                 80.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  shifter_0/reg_i_0_reg[8]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -80.51
  --------------------------------------------------------------------------
  slack (MET)                                                       30.51


  Startpoint: shifter_0/reg_i_0_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/reg_i_0_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/reg_i_0_reg[9]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/reg_i_0_reg[9]/Q (dff_sg)                     9.94       9.94 r
  shifter_0/reg_i_0[9] (net)                    1         0.00       9.94 r
  U54909/A (inv_x2_sg)                                    0.00       9.94 r
  U54909/X (inv_x2_sg)                                   13.53      23.47 f
  n55028 (net)                                  1         0.00      23.47 f
  U59166/A (inv_x4_sg)                                    0.00      23.47 f
  U59166/X (inv_x4_sg)                                   13.67      37.15 r
  n55029 (net)                                  2         0.00      37.15 r
  U64995/A (nand_x1_sg)                                   0.00      37.15 r
  U64995/X (nand_x1_sg)                                  18.10      55.25 f
  n30565 (net)                                  1         0.00      55.25 f
  U46464/B (nand_x1_sg)                                   0.00      55.25 f
  U46464/X (nand_x1_sg)                                  25.26      80.51 r
  n42131 (net)                                  1         0.00      80.51 r
  shifter_0/reg_i_0_reg[9]/D (dff_sg)                     0.00      80.51 r
  data arrival time                                                 80.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  shifter_0/reg_i_0_reg[9]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -80.51
  --------------------------------------------------------------------------
  slack (MET)                                                       30.51


  Startpoint: shifter_0/reg_i_0_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/reg_i_0_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/reg_i_0_reg[12]/CP (dff_sg)                   0.00 #     0.00 r
  shifter_0/reg_i_0_reg[12]/Q (dff_sg)                    9.94       9.94 r
  shifter_0/reg_i_0[12] (net)                   1         0.00       9.94 r
  U54910/A (inv_x2_sg)                                    0.00       9.94 r
  U54910/X (inv_x2_sg)                                   13.53      23.47 f
  n55030 (net)                                  1         0.00      23.47 f
  U59167/A (inv_x4_sg)                                    0.00      23.47 f
  U59167/X (inv_x4_sg)                                   13.67      37.15 r
  n55031 (net)                                  2         0.00      37.15 r
  U64993/A (nand_x1_sg)                                   0.00      37.15 r
  U64993/X (nand_x1_sg)                                  18.10      55.25 f
  n30561 (net)                                  1         0.00      55.25 f
  U46461/B (nand_x1_sg)                                   0.00      55.25 f
  U46461/X (nand_x1_sg)                                  25.26      80.51 r
  n42129 (net)                                  1         0.00      80.51 r
  shifter_0/reg_i_0_reg[12]/D (dff_sg)                    0.00      80.51 r
  data arrival time                                                 80.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  shifter_0/reg_i_0_reg[12]/CP (dff_sg)                   0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -80.51
  --------------------------------------------------------------------------
  slack (MET)                                                       30.51


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/ow_6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74302/A (inv_x8_sg)                                    0.00    1190.40 f
  U74302/X (inv_x8_sg)                                  116.79    1307.19 r
  n57412 (net)                                 16         0.00    1307.19 r
  U61528/A (nor_x1_sg)                                    0.01    1307.20 r
  U61528/X (nor_x1_sg)                                   33.78    1340.98 f
  n59637 (net)                                  1         0.00    1340.98 f
  U47877/A (inv_x1_sg)                                    0.00    1340.98 f
  U47877/X (inv_x1_sg)                                   18.72    1359.70 r
  n59638 (net)                                  1         0.00    1359.70 r
  U47876/B (nand_x1_sg)                                   0.00    1359.70 r
  U47876/X (nand_x1_sg)                                  22.18    1381.87 f
  n42435 (net)                                  1         0.00    1381.87 f
  shifter_0/ow_6_reg[15]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/ow_6_reg[15]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.15    1382.15
  data required time                                              1382.15
  --------------------------------------------------------------------------
  data required time                                              1382.15
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_7_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61243/A (nor_x1_sg)                                    0.01    1307.20 r
  U61243/X (nor_x1_sg)                                   33.78    1340.98 f
  n61062 (net)                                  1         0.00    1340.98 f
  U47022/A (inv_x1_sg)                                    0.00    1340.98 f
  U47022/X (inv_x1_sg)                                   18.72    1359.70 r
  n61063 (net)                                  1         0.00    1359.70 r
  U47021/B (nand_x1_sg)                                   0.00    1359.70 r
  U47021/X (nand_x1_sg)                                  22.18    1381.87 f
  n42619 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_7_reg[0]/D (dff_sg)                        0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_7_reg[0]/CP (dff_sg)                       0.00    1379.00 r
  library setup time                                      3.15    1382.15
  data required time                                              1382.15
  --------------------------------------------------------------------------
  data required time                                              1382.15
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_7_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74303/A (inv_x8_sg)                                    0.00    1190.40 f
  U74303/X (inv_x8_sg)                                  116.79    1307.19 r
  n57413 (net)                                 16         0.00    1307.19 r
  U61242/A (nor_x1_sg)                                    0.01    1307.20 r
  U61242/X (nor_x1_sg)                                   33.78    1340.98 f
  n61067 (net)                                  1         0.00    1340.98 f
  U47019/A (inv_x1_sg)                                    0.00    1340.98 f
  U47019/X (inv_x1_sg)                                   18.72    1359.70 r
  n61068 (net)                                  1         0.00    1359.70 r
  U47018/B (nand_x1_sg)                                   0.00    1359.70 r
  U47018/X (nand_x1_sg)                                  22.18    1381.87 f
  n42622 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_7_reg[1]/D (dff_sg)                        0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_7_reg[1]/CP (dff_sg)                       0.00    1379.00 r
  library setup time                                      3.15    1382.15
  data required time                                              1382.15
  --------------------------------------------------------------------------
  data required time                                              1382.15
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/ow_9_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74303/A (inv_x8_sg)                                    0.00    1190.40 f
  U74303/X (inv_x8_sg)                                  116.79    1307.19 r
  n57413 (net)                                 16         0.00    1307.19 r
  U61598/A (nor_x1_sg)                                    0.01    1307.20 r
  U61598/X (nor_x1_sg)                                   33.78    1340.98 f
  n59287 (net)                                  1         0.00    1340.98 f
  U48087/A (inv_x1_sg)                                    0.00    1340.98 f
  U48087/X (inv_x1_sg)                                   18.72    1359.70 r
  n59288 (net)                                  1         0.00    1359.70 r
  U48086/B (nand_x1_sg)                                   0.00    1359.70 r
  U48086/X (nand_x1_sg)                                  22.18    1381.87 f
  n42717 (net)                                  1         0.00    1381.87 f
  shifter_0/ow_9_reg[5]/D (dff_sg)                        0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/ow_9_reg[5]/CP (dff_sg)                       0.00    1379.00 r
  library setup time                                      3.24    1382.24
  data required time                                              1382.24
  --------------------------------------------------------------------------
  data required time                                              1382.24
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/ow_8_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74303/A (inv_x8_sg)                                    0.00    1190.40 f
  U74303/X (inv_x8_sg)                                  116.79    1307.19 r
  n57413 (net)                                 16         0.00    1307.19 r
  U61569/A (nor_x1_sg)                                    0.01    1307.20 r
  U61569/X (nor_x1_sg)                                   33.78    1340.98 f
  n59432 (net)                                  1         0.00    1340.98 f
  U48000/A (inv_x1_sg)                                    0.00    1340.98 f
  U48000/X (inv_x1_sg)                                   18.72    1359.70 r
  n59433 (net)                                  1         0.00    1359.70 r
  U47999/B (nand_x1_sg)                                   0.00    1359.70 r
  U47999/X (nand_x1_sg)                                  22.18    1381.87 f
  n42491 (net)                                  1         0.00    1381.87 f
  shifter_0/ow_8_reg[14]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/ow_8_reg[14]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.24    1382.24
  data required time                                              1382.24
  --------------------------------------------------------------------------
  data required time                                              1382.24
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/ow_3_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74302/A (inv_x8_sg)                                    0.00    1190.40 f
  U74302/X (inv_x8_sg)                                  116.79    1307.19 r
  n57412 (net)                                 16         0.00    1307.19 r
  U61479/A (nor_x1_sg)                                    0.01    1307.20 r
  U61479/X (nor_x1_sg)                                   33.78    1340.98 f
  n59882 (net)                                  1         0.00    1340.98 f
  U47730/A (inv_x1_sg)                                    0.00    1340.98 f
  U47730/X (inv_x1_sg)                                   18.72    1359.70 r
  n59883 (net)                                  1         0.00    1359.70 r
  U47729/B (nand_x1_sg)                                   0.00    1359.70 r
  U47729/X (nand_x1_sg)                                  22.18    1381.87 f
  n42536 (net)                                  1         0.00    1381.87 f
  shifter_0/ow_3_reg[4]/D (dff_sg)                        0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/ow_3_reg[4]/CP (dff_sg)                       0.00    1379.00 r
  library setup time                                      3.36    1382.36
  data required time                                              1382.36
  --------------------------------------------------------------------------
  data required time                                              1382.36
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/ow_3_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74302/A (inv_x8_sg)                                    0.00    1190.40 f
  U74302/X (inv_x8_sg)                                  116.79    1307.19 r
  n57412 (net)                                 16         0.00    1307.19 r
  U61466/A (nor_x1_sg)                                    0.01    1307.20 r
  U61466/X (nor_x1_sg)                                   33.78    1340.98 f
  n59947 (net)                                  1         0.00    1340.98 f
  U47691/A (inv_x1_sg)                                    0.00    1340.98 f
  U47691/X (inv_x1_sg)                                   18.72    1359.70 r
  n59948 (net)                                  1         0.00    1359.70 r
  U47690/B (nand_x1_sg)                                   0.00    1359.70 r
  U47690/X (nand_x1_sg)                                  22.18    1381.87 f
  n42531 (net)                                  1         0.00    1381.87 f
  shifter_0/ow_3_reg[17]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/ow_3_reg[17]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.36    1382.36
  data required time                                              1382.36
  --------------------------------------------------------------------------
  data required time                                              1382.36
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_1_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74301/A (inv_x8_sg)                                    0.00    1190.40 f
  U74301/X (inv_x8_sg)                                  116.79    1307.19 r
  n57411 (net)                                 16         0.00    1307.19 r
  U61119/A (nor_x1_sg)                                    0.01    1307.20 r
  U61119/X (nor_x1_sg)                                   33.78    1340.98 f
  n61682 (net)                                  1         0.00    1340.98 f
  U46650/A (inv_x1_sg)                                    0.00    1340.98 f
  U46650/X (inv_x1_sg)                                   18.72    1359.70 r
  n61683 (net)                                  1         0.00    1359.70 r
  U46649/B (nand_x1_sg)                                   0.00    1359.70 r
  U46649/X (nand_x1_sg)                                  22.18    1381.87 f
  n42375 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_1_reg[4]/D (dff_sg)                        0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_1_reg[4]/CP (dff_sg)                       0.00    1379.00 r
  library setup time                                      3.36    1382.36
  data required time                                              1382.36
  --------------------------------------------------------------------------
  data required time                                              1382.36
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_2_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61134/A (nor_x1_sg)                                    0.01    1307.20 r
  U61134/X (nor_x1_sg)                                   33.78    1340.98 f
  n61607 (net)                                  1         0.00    1340.98 f
  U46695/A (inv_x1_sg)                                    0.00    1340.98 f
  U46695/X (inv_x1_sg)                                   18.72    1359.70 r
  n61608 (net)                                  1         0.00    1359.70 r
  U46694/B (nand_x1_sg)                                   0.00    1359.70 r
  U46694/X (nand_x1_sg)                                  22.18    1381.87 f
  n42289 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_2_reg[9]/D (dff_sg)                        0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_2_reg[9]/CP (dff_sg)                       0.00    1379.00 r
  library setup time                                      3.39    1382.39
  data required time                                              1382.39
  --------------------------------------------------------------------------
  data required time                                              1382.39
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_2_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61133/A (nor_x1_sg)                                    0.01    1307.20 r
  U61133/X (nor_x1_sg)                                   33.78    1340.98 f
  n61612 (net)                                  1         0.00    1340.98 f
  U46692/A (inv_x1_sg)                                    0.00    1340.98 f
  U46692/X (inv_x1_sg)                                   18.72    1359.70 r
  n61613 (net)                                  1         0.00    1359.70 r
  U46691/B (nand_x1_sg)                                   0.00    1359.70 r
  U46691/X (nand_x1_sg)                                  22.18    1381.87 f
  n42285 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_2_reg[10]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_2_reg[10]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.39    1382.39
  data required time                                              1382.39
  --------------------------------------------------------------------------
  data required time                                              1382.39
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_2_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61132/A (nor_x1_sg)                                    0.01    1307.20 r
  U61132/X (nor_x1_sg)                                   33.78    1340.98 f
  n61617 (net)                                  1         0.00    1340.98 f
  U46689/A (inv_x1_sg)                                    0.00    1340.98 f
  U46689/X (inv_x1_sg)                                   18.72    1359.70 r
  n61618 (net)                                  1         0.00    1359.70 r
  U46688/B (nand_x1_sg)                                   0.00    1359.70 r
  U46688/X (nand_x1_sg)                                  22.18    1381.87 f
  n42286 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_2_reg[11]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_2_reg[11]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.39    1382.39
  data required time                                              1382.39
  --------------------------------------------------------------------------
  data required time                                              1382.39
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_2_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61131/A (nor_x1_sg)                                    0.01    1307.20 r
  U61131/X (nor_x1_sg)                                   33.78    1340.98 f
  n61622 (net)                                  1         0.00    1340.98 f
  U46686/A (inv_x1_sg)                                    0.00    1340.98 f
  U46686/X (inv_x1_sg)                                   18.72    1359.70 r
  n61623 (net)                                  1         0.00    1359.70 r
  U46685/B (nand_x1_sg)                                   0.00    1359.70 r
  U46685/X (nand_x1_sg)                                  22.18    1381.87 f
  n42294 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_2_reg[12]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_2_reg[12]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.39    1382.39
  data required time                                              1382.39
  --------------------------------------------------------------------------
  data required time                                              1382.39
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61130/A (nor_x1_sg)                                    0.01    1307.20 r
  U61130/X (nor_x1_sg)                                   33.78    1340.98 f
  n61627 (net)                                  1         0.00    1340.98 f
  U46683/A (inv_x1_sg)                                    0.00    1340.98 f
  U46683/X (inv_x1_sg)                                   18.72    1359.70 r
  n61628 (net)                                  1         0.00    1359.70 r
  U46682/B (nand_x1_sg)                                   0.00    1359.70 r
  U46682/X (nand_x1_sg)                                  22.18    1381.87 f
  n42295 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_2_reg[13]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_2_reg[13]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.39    1382.39
  data required time                                              1382.39
  --------------------------------------------------------------------------
  data required time                                              1382.39
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/oi_2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                    13.90      13.90 f
  shifter_0/pointer[1] (net)                    1         0.00      13.90 f
  U54091/A (inv_x2_sg)                                    0.00      13.90 f
  U54091/X (inv_x2_sg)                                   15.44      29.34 r
  n53716 (net)                                  1         0.00      29.34 r
  U58507/A (inv_x4_sg)                                    0.00      29.34 r
  U58507/X (inv_x4_sg)                                   17.22      46.56 f
  n53717 (net)                                  2         0.00      46.56 f
  U74734/A (inv_x8_sg)                                    0.00      46.57 f
  U74734/X (inv_x8_sg)                                   84.14     130.71 r
  n57925 (net)                                 13         0.00     130.71 r
  U74731/A (inv_x8_sg)                                    0.01     130.72 r
  U74731/X (inv_x8_sg)                                   51.05     181.77 f
  n57922 (net)                                 10         0.00     181.77 f
  U60544/A (nand_x4_sg)                                   0.00     181.78 f
  U60544/X (nand_x4_sg)                                  34.10     215.87 r
  n58644 (net)                                  2         0.00     215.87 r
  U39760/A (inv_x4_sg)                                    0.00     215.87 r
  U39760/X (inv_x4_sg)                                   17.36     233.23 f
  n57098 (net)                                  1         0.00     233.23 f
  U74020/A (inv_x8_sg)                                    0.00     233.23 f
  U74020/X (inv_x8_sg)                                   54.93     288.17 r
  n57099 (net)                                 11         0.00     288.17 r
  U60338/A (inv_x8_sg)                                    0.01     288.17 r
  U60338/X (inv_x8_sg)                                   27.38     315.55 f
  n58616 (net)                                  7         0.00     315.55 f
  U74763/A (nand_x8_sg)                                   0.00     315.55 f
  U74763/X (nand_x8_sg)                                  24.24     339.79 r
  n58657 (net)                                  3         0.00     339.79 r
  U74219/A (inv_x8_sg)                                    0.00     339.79 r
  U74219/X (inv_x8_sg)                                  351.85     691.64 f
  n57325 (net)                                 41         0.00     691.64 f
  U74764/A (nand_x8_sg)                                   0.03     691.67 f
  U74764/X (nand_x8_sg)                                 136.27     827.94 r
  n58630 (net)                                  7         0.00     827.94 r
  U74765/A (nor_x2_sg)                                    0.00     827.94 r
  U74765/X (nor_x2_sg)                                   37.72     865.66 f
  n57964 (net)                                  1         0.00     865.66 f
  U40720/A (inv_x4_sg)                                    0.00     865.66 f
  U40720/X (inv_x4_sg)                                   21.31     886.98 r
  n47316 (net)                                  1         0.00     886.98 r
  U40721/A (inv_x8_sg)                                    0.00     886.98 r
  U40721/X (inv_x8_sg)                                   13.69     900.67 f
  n47317 (net)                                  3         0.00     900.67 f
  U74766/A (nand_x8_sg)                                   0.00     900.67 f
  U74766/X (nand_x8_sg)                                  28.05     928.72 r
  n61858 (net)                                  5         0.00     928.72 r
  U74339/A (inv_x8_sg)                                    0.00     928.73 r
  U74339/X (inv_x8_sg)                                   34.49     963.22 f
  n57449 (net)                                  5         0.00     963.22 f
  U74332/A (inv_x8_sg)                                    0.00     963.22 f
  U74332/X (inv_x8_sg)                                  163.95    1127.17 r
  n57442 (net)                                 21         0.00    1127.17 r
  U74325/A (inv_x8_sg)                                    0.02    1127.19 r
  U74325/X (inv_x8_sg)                                   63.20    1190.40 f
  n57435 (net)                                  4         0.00    1190.40 f
  U74300/A (inv_x8_sg)                                    0.00    1190.40 f
  U74300/X (inv_x8_sg)                                  116.79    1307.19 r
  n57410 (net)                                 16         0.00    1307.19 r
  U61129/A (nor_x1_sg)                                    0.01    1307.20 r
  U61129/X (nor_x1_sg)                                   33.78    1340.98 f
  n61632 (net)                                  1         0.00    1340.98 f
  U46680/A (inv_x1_sg)                                    0.00    1340.98 f
  U46680/X (inv_x1_sg)                                   18.72    1359.70 r
  n61633 (net)                                  1         0.00    1359.70 r
  U46679/B (nand_x1_sg)                                   0.00    1359.70 r
  U46679/X (nand_x1_sg)                                  22.18    1381.87 f
  n42291 (net)                                  1         0.00    1381.87 f
  shifter_0/oi_2_reg[14]/D (dff_sg)                       0.00    1381.87 f
  data arrival time                                               1381.87

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/oi_2_reg[14]/CP (dff_sg)                      0.00    1379.00 r
  library setup time                                      3.39    1382.39
  data required time                                              1382.39
  --------------------------------------------------------------------------
  data required time                                              1382.39
  data arrival time                                              -1381.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: shifter_0/pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shifter_0/w_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shifter_0/pointer_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  shifter_0/pointer_reg[1]/Q (dff_sg)                     9.94       9.94 r
  shifter_0/pointer[1] (net)                    1         0.00       9.94 r
  U54091/A (inv_x2_sg)                                    0.00       9.94 r
  U54091/X (inv_x2_sg)                                   13.53      23.47 f
  n53716 (net)                                  1         0.00      23.47 f
  U58507/A (inv_x4_sg)                                    0.00      23.47 f
  U58507/X (inv_x4_sg)                                   17.70      41.17 r
  n53717 (net)                                  2         0.00      41.17 r
  U74734/A (inv_x8_sg)                                    0.00      41.18 r
  U74734/X (inv_x8_sg)                                   84.36     125.54 f
  n57925 (net)                                 13         0.00     125.54 f
  U74024/B (nand_x8_sg)                                   0.01     125.55 f
  U74024/X (nand_x8_sg)                                  54.26     179.80 r
  n57104 (net)                                  8         0.00     179.80 r
  U74220/A (inv_x4_sg)                                    0.00     179.81 r
  U74220/X (inv_x4_sg)                                   25.85     205.65 f
  n57326 (net)                                  3         0.00     205.65 f
  U74815/A (nand_x8_sg)                                   0.00     205.65 f
  U74815/X (nand_x8_sg)                                  27.41     233.06 r
  n68591 (net)                                  5         0.00     233.06 r
  U74341/A (inv_x8_sg)                                    0.00     233.07 r
  U74341/X (inv_x8_sg)                                  312.43     545.49 f
  n57453 (net)                                 37         0.00     545.49 f
  U60545/A (nand_x4_sg)                                   0.02     545.52 f
  U60545/X (nand_x4_sg)                                 111.11     656.63 r
  n58483 (net)                                  2         0.00     656.63 r
  U55029/A (inv_x4_sg)                                    0.00     656.63 r
  U55029/X (inv_x4_sg)                                   34.51     691.14 f
  n29333 (net)                                  3         0.00     691.14 f
  U39756/A (inv_x4_sg)                                    0.00     691.14 f
  U39756/X (inv_x4_sg)                                   25.45     716.59 r
  n57861 (net)                                  2         0.00     716.59 r
  U74684/A (inv_x8_sg)                                    0.00     716.59 r
  U74684/X (inv_x8_sg)                                  258.12     974.71 f
  n57860 (net)                                 32         0.00     974.71 f
  U74683/A (inv_x8_sg)                                    0.03     974.74 f
  U74683/X (inv_x8_sg)                                   93.11    1067.85 r
  n57859 (net)                                  4         0.00    1067.85 r
  U74682/A (inv_x8_sg)                                    0.00    1067.85 r
  U74682/X (inv_x8_sg)                                   37.66    1105.52 f
  n57858 (net)                                  9         0.00    1105.52 f
  U41295/A (nand_x1_sg)                                   0.00    1105.52 f
  U41295/X (nand_x1_sg)                                  31.69    1137.21 r
  n32296 (net)                                  1         0.00    1137.21 r
  U60615/A (nand_x2_sg)                                   0.00    1137.21 r
  U60615/X (nand_x2_sg)                                  19.97    1157.17 f
  n32295 (net)                                  1         0.00    1157.17 f
  U60564/B (nor_x1_sg)                                    0.00    1157.18 f
  U60564/X (nor_x1_sg)                                   25.79    1182.96 r
  n32211 (net)                                  1         0.00    1182.96 r
  U60563/A (nand_x4_sg)                                   0.00    1182.96 r
  U60563/X (nand_x4_sg)                                  29.64    1212.61 f
  n31962 (net)                                  2         0.00    1212.61 f
  U41348/A (inv_x1_sg)                                    0.00    1212.61 f
  U41348/X (inv_x1_sg)                                   18.53    1231.13 r
  n68535 (net)                                  1         0.00    1231.13 r
  U60570/A (nand_x2_sg)                                   0.00    1231.13 r
  U60570/X (nand_x2_sg)                                  23.03    1254.16 f
  n31959 (net)                                  1         0.00    1254.16 f
  U27451/B (nor_x2_sg)                                    0.00    1254.16 f
  U27451/X (nor_x2_sg)                                   21.07    1275.23 r
  n31957 (net)                                  1         0.00    1275.23 r
  U27450/B (nor_x2_sg)                                    0.00    1275.23 r
  U27450/X (nor_x2_sg)                                   13.47    1288.71 f
  n31949 (net)                                  1         0.00    1288.71 f
  U57344/A (nor_x1_sg)                                    0.00    1288.71 f
  U57344/X (nor_x1_sg)                                   16.99    1305.70 r
  n31924 (net)                                  1         0.00    1305.70 r
  U45853/A (nand_x1_sg)                                   0.00    1305.70 r
  U45853/X (nand_x1_sg)                                  19.04    1324.74 f
  n31923 (net)                                  1         0.00    1324.74 f
  U45851/B (nand_x1_sg)                                   0.00    1324.74 f
  U45851/X (nand_x1_sg)                                  33.39    1358.13 r
  n31922 (net)                                  1         0.00    1358.13 r
  U45850/B (nand_x1_sg)                                   0.00    1358.13 r
  U45850/X (nand_x1_sg)                                  24.86    1382.99 f
  n42804 (net)                                  1         0.00    1382.99 f
  shifter_0/w_pointer_reg[0]/D (dff_sg)                   0.00    1382.99 f
  data arrival time                                               1382.99

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  shifter_0/w_pointer_reg[0]/CP (dff_sg)                  0.00    1379.00 r
  library setup time                                      4.51    1383.51
  data required time                                              1383.51
  --------------------------------------------------------------------------
  data required time                                              1383.51
  data arrival time                                              -1382.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (dff_sg)                 0.00 #     0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n69264 (net)                   1         0.00      11.68 f
  U40256/A (inv_x1_sg)                     0.00      11.68 f
  U40256/X (inv_x1_sg)                    16.84      28.51 r
  n47286 (net)                   1         0.00      28.51 r
  U40257/A (inv_x2_sg)                     0.00      28.51 r
  U40257/X (inv_x2_sg)                    14.62      43.14 f
  n47287 (net)                   1         0.00      43.14 f
  U57301/A (inv_x4_sg)                     0.00      43.14 f
  U57301/X (inv_x4_sg)                    14.25      57.39 r
  n51520 (net)                   1         0.00      57.39 r
  U57302/A (inv_x8_sg)                     0.00      57.39 r
  U57302/X (inv_x8_sg)                    15.19      72.58 f
  state[1] (net)                 5         0.00      72.58 f
  state[1] (out)                           0.00      72.58 f
  data arrival time                                  72.58

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -72.58
  -----------------------------------------------------------
  slack (MET)                                      1356.42


  Startpoint: mask_0/reg_o_mask_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[13] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[13]/CP (dff_sg)                   0.00 #     0.00 r
  mask_0/reg_o_mask_reg[13]/Q (dff_sg)                   11.68      11.68 f
  n69250 (net)                                  1         0.00      11.68 f
  U40226/A (inv_x1_sg)                                    0.00      11.68 f
  U40226/X (inv_x1_sg)                                   16.84      28.51 r
  n47256 (net)                                  1         0.00      28.51 r
  U40227/A (inv_x2_sg)                                    0.00      28.51 r
  U40227/X (inv_x2_sg)                                   14.62      43.14 f
  n47257 (net)                                  1         0.00      43.14 f
  U59994/A (inv_x4_sg)                                    0.00      43.14 f
  U59994/X (inv_x4_sg)                                   14.25      57.39 r
  n56622 (net)                                  1         0.00      57.39 r
  U59995/A (inv_x8_sg)                                    0.00      57.39 r
  U59995/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[13] (net)                              4         0.00      71.71 f
  o_mask[13] (out)                                        0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[12] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[12]/CP (dff_sg)                   0.00 #     0.00 r
  mask_0/reg_o_mask_reg[12]/Q (dff_sg)                   11.68      11.68 f
  n69251 (net)                                  1         0.00      11.68 f
  U40228/A (inv_x1_sg)                                    0.00      11.68 f
  U40228/X (inv_x1_sg)                                   16.84      28.51 r
  n47258 (net)                                  1         0.00      28.51 r
  U40229/A (inv_x2_sg)                                    0.00      28.51 r
  U40229/X (inv_x2_sg)                                   14.62      43.14 f
  n47259 (net)                                  1         0.00      43.14 f
  U59991/A (inv_x4_sg)                                    0.00      43.14 f
  U59991/X (inv_x4_sg)                                   14.25      57.39 r
  n56620 (net)                                  1         0.00      57.39 r
  U59992/A (inv_x8_sg)                                    0.00      57.39 r
  U59992/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[12] (net)                              4         0.00      71.71 f
  o_mask[12] (out)                                        0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[11] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[11]/CP (dff_sg)                   0.00 #     0.00 r
  mask_0/reg_o_mask_reg[11]/Q (dff_sg)                   11.68      11.68 f
  n69252 (net)                                  1         0.00      11.68 f
  U40230/A (inv_x1_sg)                                    0.00      11.68 f
  U40230/X (inv_x1_sg)                                   16.84      28.51 r
  n47260 (net)                                  1         0.00      28.51 r
  U40231/A (inv_x2_sg)                                    0.00      28.51 r
  U40231/X (inv_x2_sg)                                   14.62      43.14 f
  n47261 (net)                                  1         0.00      43.14 f
  U59988/A (inv_x4_sg)                                    0.00      43.14 f
  U59988/X (inv_x4_sg)                                   14.25      57.39 r
  n56618 (net)                                  1         0.00      57.39 r
  U59989/A (inv_x8_sg)                                    0.00      57.39 r
  U59989/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[11] (net)                              4         0.00      71.71 f
  o_mask[11] (out)                                        0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[10] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[10]/CP (dff_sg)                   0.00 #     0.00 r
  mask_0/reg_o_mask_reg[10]/Q (dff_sg)                   11.68      11.68 f
  n69253 (net)                                  1         0.00      11.68 f
  U40232/A (inv_x1_sg)                                    0.00      11.68 f
  U40232/X (inv_x1_sg)                                   16.84      28.51 r
  n47262 (net)                                  1         0.00      28.51 r
  U40233/A (inv_x2_sg)                                    0.00      28.51 r
  U40233/X (inv_x2_sg)                                   14.62      43.14 f
  n47263 (net)                                  1         0.00      43.14 f
  U59985/A (inv_x4_sg)                                    0.00      43.14 f
  U59985/X (inv_x4_sg)                                   14.25      57.39 r
  n56616 (net)                                  1         0.00      57.39 r
  U59986/A (inv_x8_sg)                                    0.00      57.39 r
  U59986/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[10] (net)                              4         0.00      71.71 f
  o_mask[10] (out)                                        0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[9]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[9]/Q (dff_sg)                    11.68      11.68 f
  n69254 (net)                                  1         0.00      11.68 f
  U40234/A (inv_x1_sg)                                    0.00      11.68 f
  U40234/X (inv_x1_sg)                                   16.84      28.51 r
  n47264 (net)                                  1         0.00      28.51 r
  U40235/A (inv_x2_sg)                                    0.00      28.51 r
  U40235/X (inv_x2_sg)                                   14.62      43.14 f
  n47265 (net)                                  1         0.00      43.14 f
  U59982/A (inv_x4_sg)                                    0.00      43.14 f
  U59982/X (inv_x4_sg)                                   14.25      57.39 r
  n56614 (net)                                  1         0.00      57.39 r
  U59983/A (inv_x8_sg)                                    0.00      57.39 r
  U59983/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[9] (net)                               4         0.00      71.71 f
  o_mask[9] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[8]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[8]/Q (dff_sg)                    11.68      11.68 f
  n69255 (net)                                  1         0.00      11.68 f
  U40236/A (inv_x1_sg)                                    0.00      11.68 f
  U40236/X (inv_x1_sg)                                   16.84      28.51 r
  n47266 (net)                                  1         0.00      28.51 r
  U40237/A (inv_x2_sg)                                    0.00      28.51 r
  U40237/X (inv_x2_sg)                                   14.62      43.14 f
  n47267 (net)                                  1         0.00      43.14 f
  U59979/A (inv_x4_sg)                                    0.00      43.14 f
  U59979/X (inv_x4_sg)                                   14.25      57.39 r
  n56612 (net)                                  1         0.00      57.39 r
  U59980/A (inv_x8_sg)                                    0.00      57.39 r
  U59980/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[8] (net)                               4         0.00      71.71 f
  o_mask[8] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[7]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[7]/Q (dff_sg)                    11.68      11.68 f
  n69256 (net)                                  1         0.00      11.68 f
  U40238/A (inv_x1_sg)                                    0.00      11.68 f
  U40238/X (inv_x1_sg)                                   16.84      28.51 r
  n47268 (net)                                  1         0.00      28.51 r
  U40239/A (inv_x2_sg)                                    0.00      28.51 r
  U40239/X (inv_x2_sg)                                   14.62      43.14 f
  n47269 (net)                                  1         0.00      43.14 f
  U59976/A (inv_x4_sg)                                    0.00      43.14 f
  U59976/X (inv_x4_sg)                                   14.25      57.39 r
  n56610 (net)                                  1         0.00      57.39 r
  U59977/A (inv_x8_sg)                                    0.00      57.39 r
  U59977/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[7] (net)                               4         0.00      71.71 f
  o_mask[7] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[6]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[6]/Q (dff_sg)                    11.68      11.68 f
  n69257 (net)                                  1         0.00      11.68 f
  U40240/A (inv_x1_sg)                                    0.00      11.68 f
  U40240/X (inv_x1_sg)                                   16.84      28.51 r
  n47270 (net)                                  1         0.00      28.51 r
  U40241/A (inv_x2_sg)                                    0.00      28.51 r
  U40241/X (inv_x2_sg)                                   14.62      43.14 f
  n47271 (net)                                  1         0.00      43.14 f
  U59973/A (inv_x4_sg)                                    0.00      43.14 f
  U59973/X (inv_x4_sg)                                   14.25      57.39 r
  n56608 (net)                                  1         0.00      57.39 r
  U59974/A (inv_x8_sg)                                    0.00      57.39 r
  U59974/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[6] (net)                               4         0.00      71.71 f
  o_mask[6] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[5]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[5]/Q (dff_sg)                    11.68      11.68 f
  n69258 (net)                                  1         0.00      11.68 f
  U40242/A (inv_x1_sg)                                    0.00      11.68 f
  U40242/X (inv_x1_sg)                                   16.84      28.51 r
  n47272 (net)                                  1         0.00      28.51 r
  U40243/A (inv_x2_sg)                                    0.00      28.51 r
  U40243/X (inv_x2_sg)                                   14.62      43.14 f
  n47273 (net)                                  1         0.00      43.14 f
  U59970/A (inv_x4_sg)                                    0.00      43.14 f
  U59970/X (inv_x4_sg)                                   14.25      57.39 r
  n56606 (net)                                  1         0.00      57.39 r
  U59971/A (inv_x8_sg)                                    0.00      57.39 r
  U59971/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[5] (net)                               4         0.00      71.71 f
  o_mask[5] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[4]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[4]/Q (dff_sg)                    11.68      11.68 f
  n69259 (net)                                  1         0.00      11.68 f
  U40244/A (inv_x1_sg)                                    0.00      11.68 f
  U40244/X (inv_x1_sg)                                   16.84      28.51 r
  n47274 (net)                                  1         0.00      28.51 r
  U40245/A (inv_x2_sg)                                    0.00      28.51 r
  U40245/X (inv_x2_sg)                                   14.62      43.14 f
  n47275 (net)                                  1         0.00      43.14 f
  U59967/A (inv_x4_sg)                                    0.00      43.14 f
  U59967/X (inv_x4_sg)                                   14.25      57.39 r
  n56604 (net)                                  1         0.00      57.39 r
  U59968/A (inv_x8_sg)                                    0.00      57.39 r
  U59968/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[4] (net)                               4         0.00      71.71 f
  o_mask[4] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[3]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[3]/Q (dff_sg)                    11.68      11.68 f
  n69260 (net)                                  1         0.00      11.68 f
  U40246/A (inv_x1_sg)                                    0.00      11.68 f
  U40246/X (inv_x1_sg)                                   16.84      28.51 r
  n47276 (net)                                  1         0.00      28.51 r
  U40247/A (inv_x2_sg)                                    0.00      28.51 r
  U40247/X (inv_x2_sg)                                   14.62      43.14 f
  n47277 (net)                                  1         0.00      43.14 f
  U59964/A (inv_x4_sg)                                    0.00      43.14 f
  U59964/X (inv_x4_sg)                                   14.25      57.39 r
  n56602 (net)                                  1         0.00      57.39 r
  U59965/A (inv_x8_sg)                                    0.00      57.39 r
  U59965/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[3] (net)                               4         0.00      71.71 f
  o_mask[3] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[2]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[2]/Q (dff_sg)                    11.68      11.68 f
  n69261 (net)                                  1         0.00      11.68 f
  U40248/A (inv_x1_sg)                                    0.00      11.68 f
  U40248/X (inv_x1_sg)                                   16.84      28.51 r
  n47278 (net)                                  1         0.00      28.51 r
  U40249/A (inv_x2_sg)                                    0.00      28.51 r
  U40249/X (inv_x2_sg)                                   14.62      43.14 f
  n47279 (net)                                  1         0.00      43.14 f
  U59961/A (inv_x4_sg)                                    0.00      43.14 f
  U59961/X (inv_x4_sg)                                   14.25      57.39 r
  n56600 (net)                                  1         0.00      57.39 r
  U59962/A (inv_x8_sg)                                    0.00      57.39 r
  U59962/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[2] (net)                               4         0.00      71.71 f
  o_mask[2] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[1]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[1]/Q (dff_sg)                    11.68      11.68 f
  n69262 (net)                                  1         0.00      11.68 f
  U40250/A (inv_x1_sg)                                    0.00      11.68 f
  U40250/X (inv_x1_sg)                                   16.84      28.51 r
  n47280 (net)                                  1         0.00      28.51 r
  U40251/A (inv_x2_sg)                                    0.00      28.51 r
  U40251/X (inv_x2_sg)                                   14.62      43.14 f
  n47281 (net)                                  1         0.00      43.14 f
  U59958/A (inv_x4_sg)                                    0.00      43.14 f
  U59958/X (inv_x4_sg)                                   14.25      57.39 r
  n56598 (net)                                  1         0.00      57.39 r
  U59959/A (inv_x8_sg)                                    0.00      57.39 r
  U59959/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[1] (net)                               4         0.00      71.71 f
  o_mask[1] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


  Startpoint: mask_0/reg_o_mask_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_mask[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sparsity           1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  mask_0/reg_o_mask_reg[0]/CP (dff_sg)                    0.00 #     0.00 r
  mask_0/reg_o_mask_reg[0]/Q (dff_sg)                    11.68      11.68 f
  n69263 (net)                                  1         0.00      11.68 f
  U40252/A (inv_x1_sg)                                    0.00      11.68 f
  U40252/X (inv_x1_sg)                                   16.84      28.51 r
  n47282 (net)                                  1         0.00      28.51 r
  U40253/A (inv_x2_sg)                                    0.00      28.51 r
  U40253/X (inv_x2_sg)                                   14.62      43.14 f
  n47283 (net)                                  1         0.00      43.14 f
  U59955/A (inv_x4_sg)                                    0.00      43.14 f
  U59955/X (inv_x4_sg)                                   14.25      57.39 r
  n56596 (net)                                  1         0.00      57.39 r
  U59956/A (inv_x8_sg)                                    0.00      57.39 r
  U59956/X (inv_x8_sg)                                   14.32      71.71 f
  o_mask[0] (net)                               4         0.00      71.71 f
  o_mask[0] (out)                                         0.00      71.71 f
  data arrival time                                                 71.71

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -71.71
  --------------------------------------------------------------------------
  slack (MET)                                                     1357.29


1
 
****************************************
Report : clock_skew
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:37:23 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
sparsity               1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                   4842   dr, d, h      5545.08      clk
1
