# make a library, work
vlib work
vmap unisims_ver C:/Modeltech_5.7a/xilinx_libs/unisims_ver
vmap simprims_ver C:/Modeltech_5.7a/xilinx_libs/simprims_ver
vmap XilinxCoreLib_ver C:/Modeltech_5.7a/xilinx_libs/XilinxCoreLib_ver


vmap work work

vsim -L simprims_ver -L unisims_ver -L XilinxCoreLib_ver work.pcpacket_testbench

log -r /*
run 0.1ms
view structure signals wave
do w2
