<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Sankalpa Hota</title>
  <meta name="description" content="Sankalpa Hota. VLSI, RTL, ML accelerators. UCSD. Micron alum. Startups and building from zero." />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond:ital,wght@0,400;0,600;1,400&family=DM+Sans:wght@400;500&display=swap" rel="stylesheet" />
  <link rel="stylesheet" href="css/main.css" />
</head>
<body>
  <div class="page">
    <div id="site-header-placeholder"></div>
    <main id="main">
      <!-- Update: name, tagline, email below; add profile image in hero if needed -->
      <section class="hero">
        <p class="hero-greeting">Hi there!</p>
        <h1>I'm Sankalpa Hota</h1>
        <span class="hero-underline" aria-hidden="true"></span>
        <p class="tagline intro-paragraph">I'm an MS in Electrical and Computer Engineering student at UC San Diego with a passion for VLSI, RTL design, and ML accelerators. I'm fueled by the challenge of turning ideas into silicon—from RTL to tape-out. For the past three years, I worked as a Semiconductor Engineer at Micron, where I focused on RTL, PCIe Gen5, NVMe 2.0, and FPGA bring-up, and co-authored three US patents. My skillset spans the full IC flow: RTL design and verification, physical design and timing, and algorithm–hardware co-design for ML workloads. I'm also comfortable with Python, C++, and scripting, and I'm intrigued by the potential of near-memory compute and smarter silicon. Welcome to my portfolio, where you'll find a glimpse into my work and what I'm capable of!</p>
        <div class="hero-links">
          <a href="mailto:shota@ucsd.edu" class="btn btn-primary">Say hello</a>
          <a href="https://linkedin.com/in/sankalpa-hota-86937517a/" target="_blank" rel="noopener">LinkedIn</a>
          <a href="https://github.com/Sankalpa-Hota" target="_blank" rel="noopener">GitHub</a>
          <a href="https://instagram.com/sankalpa_hota_" target="_blank" rel="noopener">Instagram</a>
        </div>
        <p class="contact-line"><a href="mailto:shota@ucsd.edu">shota@ucsd.edu</a></p>
      </section>

      <section class="section skills-home-section">
        <h2>Technical Skills</h2>
        <div class="skills-home-block">
          <p class="skills-home-row"><strong>Languages:</strong> SystemVerilog, Verilog, C++, UVM, C, Tcl/Tk, Perl, Shell, MATLAB</p>
          <p class="skills-home-row"><strong>Software:</strong> Vivado, Cadence Virtuoso, Innovus, Genus, Design Compiler, Quartus Prime, Iverilog</p>
        </div>
      </section>

      <section class="section">
        <h2>Building</h2>
        <p class="section-lead">Research and code I'm working on. Things that actually ship.</p>
        <div class="story-grid">
          <div class="story-card">
            <h3>Systolic array for CNN inference</h3>
            <p class="story-meta">Research</p>
            <p class="story-one">Reconfigurable 2D array on FPGA. 69% lower latency, 82% memory savings. Input sieving, parallel accumulation, pipelining.</p>
          </div>
          <div class="story-card">
            <h3>Dual-core ML accelerator for attention</h3>
            <p class="story-meta">Research</p>
            <p class="story-one">Vector processor, pipelined attention weights, RTL→GDSII. Async FIFOs, block-wise clock gating.</p>
          </div>
          <div class="story-card">
            <h3>Near-memory crypto engine</h3>
            <p class="story-meta">Research</p>
            <p class="story-one">AES at PCIe Gen5 throughput; nonce, replay, ready/valid flow. DRAM/SRAM and near-memory ECC in progress.</p>
          </div>
          <a href="https://github.com/Sankalpa-Hota/semiconductor-physics-tool" target="_blank" rel="noopener" class="story-card">
            <h3>Semiconductor Physics Tool</h3>
            <p class="story-meta">Tool</p>
            <p class="story-one">Flask, Plotly, Python. Fermi-Dirac, Drude, phonon scattering, Kronig-Penney, reciprocal lattice. For students and researchers.</p>
            <span class="story-link">View on GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/VLSI_PCIe" target="_blank" rel="noopener" class="story-card">
            <h3>VLSI PCIe</h3>
            <p class="story-meta">Code</p>
            <p class="story-one">Verilog endpoint: Physical, Data Link, Transaction; link training, DLLP/TLP, BAR, AXI.</p>
            <span class="story-link">View on GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/RTL_IN_VERILOG" target="_blank" rel="noopener" class="story-card">
            <h3>RTL in Verilog</h3>
            <p class="story-meta">Code</p>
            <p class="story-one">RTL blocks from basic to advanced.</p>
            <span class="story-link">View on GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/Chacha20-Poly1305-Memory-Processing" target="_blank" rel="noopener" class="story-card">
            <h3>Chacha20–Poly1305 in-memory</h3>
            <p class="story-meta">Code</p>
            <p class="story-one">In-memory processing and encryption for memory architectures.</p>
            <span class="story-link">View on GitHub</span>
          </a>
        </div>
        <p style="margin-top: 1.25rem;"><a href="projects.html" class="btn btn-outline">More projects</a> <a href="github.html" class="btn btn-outline">All code</a></p>
      </section>

      <section class="section">
        <h2>Previously</h2>
        <p class="narrative">Semiconductor Engineer at Micron (2022–2025). RTL, PCIe Gen5, NVMe, Flash/Cache, FPGA bring-up. Three US patents. I worked on Flash and cache retention, TLP/DLLP datapaths, and validation on AMD Zynq and custom FPGAs. <a href="experience.html">Chapters →</a></p>
      </section>

      <section class="section">
        <h2>Elsewhere</h2>
        <div class="elsewhere-list">
          <a href="https://linkedin.com/in/sankalpa-hota-86937517a/" target="_blank" rel="noopener">LinkedIn</a>
          <span class="dot">·</span>
          <a href="https://github.com/Sankalpa-Hota" target="_blank" rel="noopener">GitHub</a>
          <span class="dot">·</span>
          <a href="https://instagram.com/sankalpa_hota_" target="_blank" rel="noopener">Instagram</a>
          <span class="dot">·</span>
          <a href="blog/index.html">Blog</a>
          <span class="dot">·</span>
          <a href="connect.html">Connect</a>
        </div>
        <p class="sync-note">Profile and projects are synced from my <a href="https://linkedin.com/in/sankalpa-hota-86937517a/" target="_blank" rel="noopener">LinkedIn</a> and <a href="https://github.com/Sankalpa-Hota" target="_blank" rel="noopener">GitHub</a>. Update <code>js/data/profile.js</code> when you update there.</p>
      </section>

      <section class="section reach-out">
        <h2>Let's talk</h2>
        <p class="section-lead">Collaborations, research, or startup ideas. I'm in.</p>
        <div class="reach-out-links">
          <a href="mailto:shota@ucsd.edu">shota@ucsd.edu</a>
          <span class="sep">·</span>
          <a href="connect.html">All ways to connect →</a>
        </div>
      </section>
    </main>
    <div id="site-footer-placeholder"></div>
  </div>
  <script src="js/layout.js"></script>
  <script src="js/scroll-header.js"></script>
  <script src="js/data/profile.js"></script>
  <script src="js/data/knowledge.js"></script>
  <script src="js/chatbot.js"></script>
</body>
</html>
