// Seed: 4160060317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_5 = id_4;
  genvar id_6;
  module_2 modCall_1 ();
  wire id_7;
endmodule
module module_1 (
    input tri   id_0,
    inout uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_2;
  tri id_1;
  supply0 id_2;
  always @(id_1) begin : LABEL_0
    id_3 = new id_4;
  end
  final $display(id_1 != 1, 1, id_3 - 1, 1, id_1, 1, 1, 1);
  supply0 id_5;
  wire id_6;
  assign id_2 = 1;
  tri1 id_7, id_8, id_9, id_10, id_11, id_12 = id_12, id_13, id_14, id_15, id_16, id_17;
  always @(id_17 or posedge id_14) assert (id_2);
  wire id_18;
  always @(negedge id_13 or posedge id_12);
  tri0 id_19 = id_1;
  assign id_11 = id_5;
  supply1 id_20 = (1 * 1'h0);
  wire id_21;
endmodule
