
lab6_dom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce08  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800d008  0800d008  0001d008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d574  0800d574  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  0800d574  0800d574  0001d574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d57c  0800d57c  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d57c  0800d57c  0001d57c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d580  0800d580  0001d580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800d584  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  20000238  0800d7bc  00020238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008a4  0800d7bc  000208a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c0b2  00000000  00000000  00020266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003afa  00000000  00000000  0003c318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  0003fe18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001430  00000000  00000000  000413c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b268  00000000  00000000  000427f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f18  00000000  00000000  0006da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103999  00000000  00000000  00087970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018b309  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007004  00000000  00000000  0018b35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000238 	.word	0x20000238
 800021c:	00000000 	.word	0x00000000
 8000220:	0800cff0 	.word	0x0800cff0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000023c 	.word	0x2000023c
 800023c:	0800cff0 	.word	0x0800cff0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f000 fa4b 	bl	8000e74 <null_ptr_check>
 80009de:	4603      	mov	r3, r0
 80009e0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 80009e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d117      	bne.n	8000a1a <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2201      	movs	r2, #1
 80009f0:	20d0      	movs	r0, #208	; 0xd0
 80009f2:	f000 f818 	bl	8000a26 <bmp2_get_regs>
 80009f6:	4603      	mov	r3, r0
 80009f8:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 80009fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d10b      	bne.n	8000a1a <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b58      	cmp	r3, #88	; 0x58
 8000a08:	d105      	bne.n	8000a16 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f000 fa7d 	bl	8000f0a <get_calib_param>
 8000a10:	4603      	mov	r3, r0
 8000a12:	73fb      	strb	r3, [r7, #15]
 8000a14:	e001      	b.n	8000a1a <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000a16:	23fc      	movs	r3, #252	; 0xfc
 8000a18:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000a26:	b590      	push	{r4, r7, lr}
 8000a28:	b087      	sub	sp, #28
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4603      	mov	r3, r0
 8000a34:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000a36:	6838      	ldr	r0, [r7, #0]
 8000a38:	f000 fa1c 	bl	8000e74 <null_ptr_check>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000a40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d11e      	bne.n	8000a86 <bmp2_get_regs+0x60>
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d01b      	beq.n	8000a86 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	785b      	ldrb	r3, [r3, #1]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d103      	bne.n	8000a5e <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000a56:	7bfb      	ldrb	r3, [r7, #15]
 8000a58:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a5c:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	68dc      	ldr	r4, [r3, #12]
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	7bf8      	ldrb	r0, [r7, #15]
 8000a68:	687a      	ldr	r2, [r7, #4]
 8000a6a:	68b9      	ldr	r1, [r7, #8]
 8000a6c:	47a0      	blx	r4
 8000a6e:	4603      	mov	r3, r0
 8000a70:	461a      	mov	r2, r3
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d004      	beq.n	8000a8a <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8000a80:	23fe      	movs	r3, #254	; 0xfe
 8000a82:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000a84:	e001      	b.n	8000a8a <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000a86:	23ff      	movs	r3, #255	; 0xff
 8000a88:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000a8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	371c      	adds	r7, #28
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd90      	pop	{r4, r7, pc}

08000a96 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000a96:	b590      	push	{r4, r7, lr}
 8000a98:	b08b      	sub	sp, #44	; 0x2c
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	60f8      	str	r0, [r7, #12]
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
 8000aa2:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d901      	bls.n	8000aae <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8000aaa:	2304      	movs	r3, #4
 8000aac:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8000aae:	6838      	ldr	r0, [r7, #0]
 8000ab0:	f000 f9e0 	bl	8000e74 <null_ptr_check>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8000aba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d150      	bne.n	8000b64 <bmp2_set_regs+0xce>
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d04d      	beq.n	8000b64 <bmp2_set_regs+0xce>
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d04a      	beq.n	8000b64 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d043      	beq.n	8000b5c <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	785b      	ldrb	r3, [r3, #1]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d114      	bne.n	8000b0c <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	77fb      	strb	r3, [r7, #31]
 8000ae6:	e00d      	b.n	8000b04 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8000ae8:	7ffb      	ldrb	r3, [r7, #31]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	4413      	add	r3, r2
 8000aee:	781a      	ldrb	r2, [r3, #0]
 8000af0:	7ffb      	ldrb	r3, [r7, #31]
 8000af2:	68f9      	ldr	r1, [r7, #12]
 8000af4:	440b      	add	r3, r1
 8000af6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000afa:	b2d2      	uxtb	r2, r2
 8000afc:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000afe:	7ffb      	ldrb	r3, [r7, #31]
 8000b00:	3301      	adds	r3, #1
 8000b02:	77fb      	strb	r3, [r7, #31]
 8000b04:	7ffb      	ldrb	r3, [r7, #31]
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d8ed      	bhi.n	8000ae8 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d90b      	bls.n	8000b2a <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8000b12:	f107 0114 	add.w	r1, r7, #20
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	68ba      	ldr	r2, [r7, #8]
 8000b1a:	68f8      	ldr	r0, [r7, #12]
 8000b1c:	f000 f9ca 	bl	8000eb4 <interleave_data>
                temp_len = ((len * 2) - 1);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	3b01      	subs	r3, #1
 8000b26:	623b      	str	r3, [r7, #32]
 8000b28:	e001      	b.n	8000b2e <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	691c      	ldr	r4, [r3, #16]
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	7818      	ldrb	r0, [r3, #0]
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	f107 0114 	add.w	r1, r7, #20
 8000b3e:	6a3a      	ldr	r2, [r7, #32]
 8000b40:	47a0      	blx	r4
 8000b42:	4603      	mov	r3, r0
 8000b44:	461a      	mov	r2, r3
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d00b      	beq.n	8000b6c <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8000b54:	23fe      	movs	r3, #254	; 0xfe
 8000b56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8000b5a:	e007      	b.n	8000b6c <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8000b5c:	23fd      	movs	r3, #253	; 0xfd
 8000b5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8000b62:	e003      	b.n	8000b6c <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000b64:	23ff      	movs	r3, #255	; 0xff
 8000b66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b6a:	e000      	b.n	8000b6e <bmp2_set_regs+0xd8>
        if (len > 0)
 8000b6c:	bf00      	nop
    }

    return rslt;
 8000b6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	372c      	adds	r7, #44	; 0x2c
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd90      	pop	{r4, r7, pc}

08000b7a <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b084      	sub	sp, #16
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8000b82:	23e0      	movs	r3, #224	; 0xe0
 8000b84:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8000b86:	23b6      	movs	r3, #182	; 0xb6
 8000b88:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000b8a:	f107 010d 	add.w	r1, r7, #13
 8000b8e:	f107 000e 	add.w	r0, r7, #14
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2201      	movs	r2, #1
 8000b96:	f7ff ff7e 	bl	8000a96 <bmp2_set_regs>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8000b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b084      	sub	sp, #16
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d02d      	beq.n	8000c1a <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8000bbe:	f107 010c 	add.w	r1, r7, #12
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	20f4      	movs	r0, #244	; 0xf4
 8000bc8:	f7ff ff2d 	bl	8000a26 <bmp2_get_regs>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d122      	bne.n	8000c1e <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8000bd8:	7b3b      	ldrb	r3, [r7, #12]
 8000bda:	095b      	lsrs	r3, r3, #5
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8000be2:	7b3b      	ldrb	r3, [r7, #12]
 8000be4:	109b      	asrs	r3, r3, #2
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	f003 0307 	and.w	r3, r3, #7
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8000bf2:	7b7b      	ldrb	r3, [r7, #13]
 8000bf4:	095b      	lsrs	r3, r3, #5
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8000bfc:	7b7b      	ldrb	r3, [r7, #13]
 8000bfe:	109b      	asrs	r3, r3, #2
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	f003 0307 	and.w	r3, r3, #7
 8000c06:	b2da      	uxtb	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8000c0c:	7b7b      	ldrb	r3, [r7, #13]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	715a      	strb	r2, [r3, #5]
 8000c18:	e001      	b.n	8000c1e <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000c1a:	23ff      	movs	r3, #255	; 0xff
 8000c1c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
 8000c32:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	6879      	ldr	r1, [r7, #4]
 8000c38:	2000      	movs	r0, #0
 8000c3a:	f000 fa01 	bl	8001040 <conf_sensor>
 8000c3e:	4603      	mov	r3, r0
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d01b      	beq.n	8000c90 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8000c58:	f107 010e 	add.w	r1, r7, #14
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	2201      	movs	r2, #1
 8000c60:	20f3      	movs	r0, #243	; 0xf3
 8000c62:	f7ff fee0 	bl	8000a26 <bmp2_get_regs>
 8000c66:	4603      	mov	r3, r0
 8000c68:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d110      	bne.n	8000c94 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8000c72:	7bbb      	ldrb	r3, [r7, #14]
 8000c74:	10db      	asrs	r3, r3, #3
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	f003 0301 	and.w	r3, r3, #1
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8000c82:	7bbb      	ldrb	r3, [r7, #14]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	705a      	strb	r2, [r3, #1]
 8000c8e:	e001      	b.n	8000c94 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000c90:	23ff      	movs	r3, #255	; 0xff
 8000c92:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3710      	adds	r7, #16
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
 8000cac:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	68b9      	ldr	r1, [r7, #8]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 f9c3 	bl	8001040 <conf_sensor>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8000cbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3718      	adds	r7, #24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b086      	sub	sp, #24
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
 8000cd2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	2300      	movs	r3, #0
 8000cda:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8000cdc:	f107 0308 	add.w	r3, r7, #8
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d024      	beq.n	8000d36 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8000cec:	f107 0110 	add.w	r1, r7, #16
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	2206      	movs	r2, #6
 8000cf4:	20f7      	movs	r0, #247	; 0xf7
 8000cf6:	f7ff fe96 	bl	8000a26 <bmp2_get_regs>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000cfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d119      	bne.n	8000d3a <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8000d06:	f107 0208 	add.w	r2, r7, #8
 8000d0a:	f107 0310 	add.w	r3, r7, #16
 8000d0e:	4611      	mov	r1, r2
 8000d10:	4618      	mov	r0, r3
 8000d12:	f000 fabd 	bl	8001290 <parse_sensor_data>
 8000d16:	4603      	mov	r3, r0
 8000d18:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8000d1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10b      	bne.n	8000d3a <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8000d22:	f107 0308 	add.w	r3, r7, #8
 8000d26:	683a      	ldr	r2, [r7, #0]
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f80b 	bl	8000d46 <bmp2_compensate_data>
 8000d30:	4603      	mov	r3, r0
 8000d32:	75fb      	strb	r3, [r7, #23]
 8000d34:	e001      	b.n	8000d3a <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000d36:	23ff      	movs	r3, #255	; 0xff
 8000d38:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000d3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3718      	adds	r7, #24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b086      	sub	sp, #24
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	60f8      	str	r0, [r7, #12]
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f88e 	bl	8000e74 <null_ptr_check>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8000d5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d129      	bne.n	8000db8 <bmp2_compensate_data+0x72>
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d026      	beq.n	8000db8 <bmp2_compensate_data+0x72>
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d023      	beq.n	8000db8 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8000d70:	68b9      	ldr	r1, [r7, #8]
 8000d72:	f04f 0200 	mov.w	r2, #0
 8000d76:	f04f 0300 	mov.w	r3, #0
 8000d7a:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8000d7e:	68b9      	ldr	r1, [r7, #8]
 8000d80:	f04f 0200 	mov.w	r2, #0
 8000d84:	f04f 0300 	mov.w	r3, #0
 8000d88:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	3308      	adds	r3, #8
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	68f9      	ldr	r1, [r7, #12]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 fabf 	bl	8001318 <compensate_temperature>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000d9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10a      	bne.n	8000dbc <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	68f9      	ldr	r1, [r7, #12]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 fb7f 	bl	80014b0 <compensate_pressure>
 8000db2:	4603      	mov	r3, r0
 8000db4:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8000db6:	e001      	b.n	8000dbc <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000db8:	23ff      	movs	r3, #255	; 0xff
 8000dba:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000dbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8000dc8:	b5b0      	push	{r4, r5, r7, lr}
 8000dca:	b092      	sub	sp, #72	; 0x48
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8000dd4:	4b25      	ldr	r3, [pc, #148]	; (8000e6c <bmp2_compute_meas_time+0xa4>)
 8000dd6:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8000dda:	461d      	mov	r5, r3
 8000ddc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000de0:	682b      	ldr	r3, [r5, #0]
 8000de2:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8000de4:	4b22      	ldr	r3, [pc, #136]	; (8000e70 <bmp2_compute_meas_time+0xa8>)
 8000de6:	f107 0410 	add.w	r4, r7, #16
 8000dea:	461d      	mov	r5, r3
 8000dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000df0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000df4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f000 f83b 	bl	8000e74 <null_ptr_check>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8000e04:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d125      	bne.n	8000e58 <bmp2_compute_meas_time+0x90>
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d022      	beq.n	8000e58 <bmp2_compute_meas_time+0x90>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	7e1b      	ldrb	r3, [r3, #24]
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	d113      	bne.n	8000e42 <bmp2_compute_meas_time+0x7a>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	78db      	ldrb	r3, [r3, #3]
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000e24:	4413      	add	r3, r2
 8000e26:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	789b      	ldrb	r3, [r3, #2]
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000e34:	440b      	add	r3, r1
 8000e36:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000e3a:	441a      	add	r2, r3
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000e40:	e00d      	b.n	8000e5e <bmp2_compute_meas_time+0x96>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	78db      	ldrb	r3, [r3, #3]
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000e4c:	4413      	add	r3, r2
 8000e4e:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8000e56:	e002      	b.n	8000e5e <bmp2_compute_meas_time+0x96>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000e58:	23ff      	movs	r3, #255	; 0xff
 8000e5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 8000e5e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3748      	adds	r7, #72	; 0x48
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bdb0      	pop	{r4, r5, r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	0800d008 	.word	0x0800d008
 8000e70:	0800d01c 	.word	0x0800d01c

08000e74 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d00b      	beq.n	8000e9a <null_ptr_check+0x26>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d007      	beq.n	8000e9a <null_ptr_check+0x26>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d003      	beq.n	8000e9a <null_ptr_check+0x26>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	695b      	ldr	r3, [r3, #20]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d102      	bne.n	8000ea0 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 8000e9a:	23ff      	movs	r3, #255	; 0xff
 8000e9c:	73fb      	strb	r3, [r7, #15]
 8000e9e:	e001      	b.n	8000ea4 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b087      	sub	sp, #28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	e015      	b.n	8000ef4 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	441a      	add	r2, r3
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	440b      	add	r3, r1
 8000ed8:	7812      	ldrb	r2, [r2, #0]
 8000eda:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	441a      	add	r2, r3
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	440b      	add	r3, r1
 8000eea:	7812      	ldrb	r2, [r2, #0]
 8000eec:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	697a      	ldr	r2, [r7, #20]
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d3e5      	bcc.n	8000ec8 <interleave_data+0x14>
    }
}
 8000efc:	bf00      	nop
 8000efe:	bf00      	nop
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b08a      	sub	sp, #40	; 0x28
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	f107 0310 	add.w	r3, r7, #16
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	611a      	str	r2, [r3, #16]
 8000f26:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8000f28:	f107 010c 	add.w	r1, r7, #12
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2219      	movs	r2, #25
 8000f30:	2088      	movs	r0, #136	; 0x88
 8000f32:	f7ff fd78 	bl	8000a26 <bmp2_get_regs>
 8000f36:	4603      	mov	r3, r0
 8000f38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 8000f3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d177      	bne.n	8001034 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8000f44:	7b7b      	ldrb	r3, [r7, #13]
 8000f46:	021b      	lsls	r3, r3, #8
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	7b3b      	ldrb	r3, [r7, #12]
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	021b      	lsls	r3, r3, #8
 8000f5c:	b21a      	sxth	r2, r3
 8000f5e:	7bbb      	ldrb	r3, [r7, #14]
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b21a      	sxth	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 8000f6a:	7c7b      	ldrb	r3, [r7, #17]
 8000f6c:	021b      	lsls	r3, r3, #8
 8000f6e:	b21a      	sxth	r2, r3
 8000f70:	7c3b      	ldrb	r3, [r7, #16]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	4313      	orrs	r3, r2
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8000f7c:	7cfb      	ldrb	r3, [r7, #19]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	b21a      	sxth	r2, r3
 8000f82:	7cbb      	ldrb	r3, [r7, #18]
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	4313      	orrs	r3, r2
 8000f88:	b21b      	sxth	r3, r3
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8000f90:	7d7b      	ldrb	r3, [r7, #21]
 8000f92:	021b      	lsls	r3, r3, #8
 8000f94:	b21a      	sxth	r2, r3
 8000f96:	7d3b      	ldrb	r3, [r7, #20]
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	b21a      	sxth	r2, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8000fa2:	7dfb      	ldrb	r3, [r7, #23]
 8000fa4:	021b      	lsls	r3, r3, #8
 8000fa6:	b21a      	sxth	r2, r3
 8000fa8:	7dbb      	ldrb	r3, [r7, #22]
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	4313      	orrs	r3, r2
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8000fb4:	7e7b      	ldrb	r3, [r7, #25]
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	7e3b      	ldrb	r3, [r7, #24]
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8000fc6:	7efb      	ldrb	r3, [r7, #27]
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	7ebb      	ldrb	r3, [r7, #26]
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b21a      	sxth	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8000fd8:	7f7b      	ldrb	r3, [r7, #29]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	7f3b      	ldrb	r3, [r7, #28]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8000fea:	7ffb      	ldrb	r3, [r7, #31]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	7fbb      	ldrb	r3, [r7, #30]
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8000ffc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001000:	021b      	lsls	r3, r3, #8
 8001002:	b21a      	sxth	r2, r3
 8001004:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001008:	b21b      	sxth	r3, r3
 800100a:	4313      	orrs	r3, r2
 800100c:	b21a      	sxth	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001012:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	b21a      	sxth	r2, r3
 800101a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800101e:	b21b      	sxth	r3, r3
 8001020:	4313      	orrs	r3, r2
 8001022:	b21a      	sxth	r2, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001028:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800102c:	b25a      	sxtb	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8001034:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001038:	4618      	mov	r0, r3
 800103a:	3728      	adds	r7, #40	; 0x28
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800104e:	2300      	movs	r3, #0
 8001050:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001052:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8001056:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d074      	beq.n	8001148 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800105e:	f107 0114 	add.w	r1, r7, #20
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2202      	movs	r2, #2
 8001066:	20f4      	movs	r0, #244	; 0xf4
 8001068:	f7ff fcdd 	bl	8000a26 <bmp2_get_regs>
 800106c:	4603      	mov	r3, r0
 800106e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001070:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d169      	bne.n	800114c <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fd7e 	bl	8000b7a <bmp2_soft_reset>
 800107e:	4603      	mov	r3, r0
 8001080:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001082:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d160      	bne.n	800114c <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	68b9      	ldr	r1, [r7, #8]
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f861 	bl	8001158 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8001096:	7d7b      	ldrb	r3, [r7, #21]
 8001098:	b25b      	sxtb	r3, r3
 800109a:	f003 031f 	and.w	r3, r3, #31
 800109e:	b25a      	sxtb	r2, r3
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	789b      	ldrb	r3, [r3, #2]
 80010a4:	015b      	lsls	r3, r3, #5
 80010a6:	b25b      	sxtb	r3, r3
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80010b0:	7d7b      	ldrb	r3, [r7, #21]
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	f023 031c 	bic.w	r3, r3, #28
 80010b8:	b25a      	sxtb	r2, r3
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	791b      	ldrb	r3, [r3, #4]
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	f003 031c 	and.w	r3, r3, #28
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 80010d0:	7d7b      	ldrb	r3, [r7, #21]
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	b25a      	sxtb	r2, r3
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	795b      	ldrb	r3, [r3, #5]
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	f003 0301 	and.w	r3, r3, #1
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 80010ee:	f107 0114 	add.w	r1, r7, #20
 80010f2:	f107 0010 	add.w	r0, r7, #16
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2202      	movs	r2, #2
 80010fa:	f7ff fccc 	bl	8000a96 <bmp2_set_regs>
 80010fe:	4603      	mov	r3, r0
 8001100:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001102:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d120      	bne.n	800114c <conf_sensor+0x10c>
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d01d      	beq.n	800114c <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	7bfa      	ldrb	r2, [r7, #15]
 8001114:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001116:	7d3b      	ldrb	r3, [r7, #20]
 8001118:	b25b      	sxtb	r3, r3
 800111a:	f023 0303 	bic.w	r3, r3, #3
 800111e:	b25a      	sxtb	r2, r3
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001124:	f003 0303 	and.w	r3, r3, #3
 8001128:	b25b      	sxtb	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	b25b      	sxtb	r3, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001132:	f107 0114 	add.w	r1, r7, #20
 8001136:	f107 0010 	add.w	r0, r7, #16
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2201      	movs	r2, #1
 800113e:	f7ff fcaa 	bl	8000a96 <bmp2_set_regs>
 8001142:	4603      	mov	r3, r0
 8001144:	75fb      	strb	r3, [r7, #23]
 8001146:	e001      	b.n	800114c <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001148:	23ff      	movs	r3, #255	; 0xff
 800114a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800114c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	78db      	ldrb	r3, [r3, #3]
 8001166:	2b04      	cmp	r3, #4
 8001168:	f200 808b 	bhi.w	8001282 <set_os_mode+0x12a>
 800116c:	a201      	add	r2, pc, #4	; (adr r2, 8001174 <set_os_mode+0x1c>)
 800116e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001172:	bf00      	nop
 8001174:	08001189 	.word	0x08001189
 8001178:	080011bb 	.word	0x080011bb
 800117c:	080011ed 	.word	0x080011ed
 8001180:	0800121f 	.word	0x0800121f
 8001184:	08001251 	.word	0x08001251
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b25b      	sxtb	r3, r3
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	b25b      	sxtb	r3, r3
 8001194:	f043 0320 	orr.w	r3, r3, #32
 8001198:	b25b      	sxtb	r3, r3
 800119a:	b2da      	uxtb	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	f023 031c 	bic.w	r3, r3, #28
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	b25b      	sxtb	r3, r3
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	701a      	strb	r2, [r3, #0]
            break;
 80011b8:	e064      	b.n	8001284 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	f003 031f 	and.w	r3, r3, #31
 80011c4:	b25b      	sxtb	r3, r3
 80011c6:	f043 0320 	orr.w	r3, r3, #32
 80011ca:	b25b      	sxtb	r3, r3
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	f023 031c 	bic.w	r3, r3, #28
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	f043 0308 	orr.w	r3, r3, #8
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	701a      	strb	r2, [r3, #0]
            break;
 80011ea:	e04b      	b.n	8001284 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	b25b      	sxtb	r3, r3
 80011f2:	f003 031f 	and.w	r3, r3, #31
 80011f6:	b25b      	sxtb	r3, r3
 80011f8:	f043 0320 	orr.w	r3, r3, #32
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b25b      	sxtb	r3, r3
 800120a:	f023 031c 	bic.w	r3, r3, #28
 800120e:	b25b      	sxtb	r3, r3
 8001210:	f043 030c 	orr.w	r3, r3, #12
 8001214:	b25b      	sxtb	r3, r3
 8001216:	b2da      	uxtb	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	701a      	strb	r2, [r3, #0]
            break;
 800121c:	e032      	b.n	8001284 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	b25b      	sxtb	r3, r3
 8001224:	f003 031f 	and.w	r3, r3, #31
 8001228:	b25b      	sxtb	r3, r3
 800122a:	f043 0320 	orr.w	r3, r3, #32
 800122e:	b25b      	sxtb	r3, r3
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	b25b      	sxtb	r3, r3
 800123c:	f023 031c 	bic.w	r3, r3, #28
 8001240:	b25b      	sxtb	r3, r3
 8001242:	f043 0310 	orr.w	r3, r3, #16
 8001246:	b25b      	sxtb	r3, r3
 8001248:	b2da      	uxtb	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	701a      	strb	r2, [r3, #0]
            break;
 800124e:	e019      	b.n	8001284 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	b25b      	sxtb	r3, r3
 8001256:	f003 031f 	and.w	r3, r3, #31
 800125a:	b25b      	sxtb	r3, r3
 800125c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001260:	b25b      	sxtb	r3, r3
 8001262:	b2da      	uxtb	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b25b      	sxtb	r3, r3
 800126e:	f023 031c 	bic.w	r3, r3, #28
 8001272:	b25b      	sxtb	r3, r3
 8001274:	f043 0314 	orr.w	r3, r3, #20
 8001278:	b25b      	sxtb	r3, r3
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	701a      	strb	r2, [r3, #0]
            break;
 8001280:	e000      	b.n	8001284 <set_os_mode+0x12c>
        default:
            break;
 8001282:	bf00      	nop
    }
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	031b      	lsls	r3, r3, #12
 80012a0:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	3301      	adds	r3, #1
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	011b      	lsls	r3, r3, #4
 80012aa:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	3302      	adds	r3, #2
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	091b      	lsrs	r3, r3, #4
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	431a      	orrs	r2, r3
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	431a      	orrs	r2, r3
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	3303      	adds	r3, #3
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	031b      	lsls	r3, r3, #12
 80012ce:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3304      	adds	r3, #4
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	011b      	lsls	r3, r3, #4
 80012d8:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	3305      	adds	r3, #5
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	091b      	lsrs	r3, r3, #4
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	431a      	orrs	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	461a      	mov	r2, r3
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	4619      	mov	r1, r3
 8001300:	4610      	mov	r0, r2
 8001302:	f000 fa31 	bl	8001768 <st_check_boundaries>
 8001306:	4603      	mov	r3, r0
 8001308:	72fb      	strb	r3, [r7, #11]

    return rslt;
 800130a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001318:	b480      	push	{r7}
 800131a:	b08d      	sub	sp, #52	; 0x34
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001324:	2300      	movs	r3, #0
 8001326:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001336:	ed9f 5b4e 	vldr	d5, [pc, #312]	; 8001470 <compensate_temperature+0x158>
 800133a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	8b9b      	ldrh	r3, [r3, #28]
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800134a:	ed9f 4b4b 	vldr	d4, [pc, #300]	; 8001478 <compensate_temperature+0x160>
 800134e:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001352:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800135c:	ee07 3a90 	vmov	s15, r3
 8001360:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001364:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001368:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	ee07 3a90 	vmov	s15, r3
 8001374:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001378:	ed9f 5b41 	vldr	d5, [pc, #260]	; 8001480 <compensate_temperature+0x168>
 800137c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	8b9b      	ldrh	r3, [r3, #28]
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800138c:	ed9f 4b3e 	vldr	d4, [pc, #248]	; 8001488 <compensate_temperature+0x170>
 8001390:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001394:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80013a4:	ed9f 4b36 	vldr	d4, [pc, #216]	; 8001480 <compensate_temperature+0x168>
 80013a8:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	8b9b      	ldrh	r3, [r3, #28]
 80013b0:	ee07 3a90 	vmov	s15, r3
 80013b4:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 80013b8:	ed9f 3b33 	vldr	d3, [pc, #204]	; 8001488 <compensate_temperature+0x170>
 80013bc:	ee84 7b03 	vdiv.f64	d7, d4, d3
 80013c0:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80013c4:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 80013d6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80013da:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80013de:	ed97 6b06 	vldr	d6, [r7, #24]
 80013e2:	ed97 7b04 	vldr	d7, [r7, #16]
 80013e6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80013ea:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80013ee:	ee17 2a90 	vmov	r2, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 80013f6:	ed97 6b06 	vldr	d6, [r7, #24]
 80013fa:	ed97 7b04 	vldr	d7, [r7, #16]
 80013fe:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001402:	ed9f 5b23 	vldr	d5, [pc, #140]	; 8001490 <compensate_temperature+0x178>
 8001406:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800140a:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 800140e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001412:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8001498 <compensate_temperature+0x180>
 8001416:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800141a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141e:	d507      	bpl.n	8001430 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <compensate_temperature+0x190>)
 8001426:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 800142a:	2301      	movs	r3, #1
 800142c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001430:	ed97 7b08 	vldr	d7, [r7, #32]
 8001434:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 80014a0 <compensate_temperature+0x188>
 8001438:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800143c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001440:	dd07      	ble.n	8001452 <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	4b19      	ldr	r3, [pc, #100]	; (80014ac <compensate_temperature+0x194>)
 8001448:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 800144c:	2302      	movs	r3, #2
 800144e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 8001452:	68f9      	ldr	r1, [r7, #12]
 8001454:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001458:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 800145c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001460:	4618      	mov	r0, r3
 8001462:	3734      	adds	r7, #52	; 0x34
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	f3af 8000 	nop.w
 8001470:	00000000 	.word	0x00000000
 8001474:	40d00000 	.word	0x40d00000
 8001478:	00000000 	.word	0x00000000
 800147c:	40900000 	.word	0x40900000
 8001480:	00000000 	.word	0x00000000
 8001484:	41000000 	.word	0x41000000
 8001488:	00000000 	.word	0x00000000
 800148c:	40c00000 	.word	0x40c00000
 8001490:	00000000 	.word	0x00000000
 8001494:	40b40000 	.word	0x40b40000
 8001498:	00000000 	.word	0x00000000
 800149c:	c0440000 	.word	0xc0440000
 80014a0:	00000000 	.word	0x00000000
 80014a4:	40554000 	.word	0x40554000
 80014a8:	c0440000 	.word	0xc0440000
 80014ac:	40554000 	.word	0x40554000

080014b0 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b08d      	sub	sp, #52	; 0x34
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80014bc:	2300      	movs	r3, #0
 80014be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	f04f 0300 	mov.w	r3, #0
 80014ca:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014d2:	ee07 3a90 	vmov	s15, r3
 80014d6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80014da:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80014de:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80014e2:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 8001718 <compensate_pressure+0x268>
 80014e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80014ea:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 80014ee:	ed97 7b06 	vldr	d7, [r7, #24]
 80014f2:	ee27 6b07 	vmul.f64	d6, d7, d7
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001504:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001508:	ed9f 5b85 	vldr	d5, [pc, #532]	; 8001720 <compensate_pressure+0x270>
 800150c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001510:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 800151a:	ee07 3a90 	vmov	s15, r3
 800151e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001522:	ed97 7b06 	vldr	d7, [r7, #24]
 8001526:	ee26 7b07 	vmul.f64	d7, d6, d7
 800152a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800152e:	ed97 6b04 	vldr	d6, [r7, #16]
 8001532:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001536:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 800153a:	ed97 7b04 	vldr	d7, [r7, #16]
 800153e:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001542:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001554:	ed9f 5b74 	vldr	d5, [pc, #464]	; 8001728 <compensate_pressure+0x278>
 8001558:	ee27 7b05 	vmul.f64	d7, d7, d5
 800155c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001560:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001572:	ed97 7b06 	vldr	d7, [r7, #24]
 8001576:	ee26 6b07 	vmul.f64	d6, d6, d7
 800157a:	ed97 7b06 	vldr	d7, [r7, #24]
 800157e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001582:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8001730 <compensate_pressure+0x280>
 8001586:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001590:	ee07 3a90 	vmov	s15, r3
 8001594:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001598:	ed97 7b06 	vldr	d7, [r7, #24]
 800159c:	ee25 7b07 	vmul.f64	d7, d5, d7
 80015a0:	ee36 6b07 	vadd.f64	d6, d6, d7
 80015a4:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8001730 <compensate_pressure+0x280>
 80015a8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015ac:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 80015b0:	ed97 6b06 	vldr	d6, [r7, #24]
 80015b4:	ed9f 5b5a 	vldr	d5, [pc, #360]	; 8001720 <compensate_pressure+0x270>
 80015b8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80015c0:	ee37 6b06 	vadd.f64	d6, d7, d6
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80015d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80015d4:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 80015d8:	ed97 7b06 	vldr	d7, [r7, #24]
 80015dc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e4:	d407      	bmi.n	80015f6 <compensate_pressure+0x146>
 80015e6:	ed97 7b06 	vldr	d7, [r7, #24]
 80015ea:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f2:	f340 8086 	ble.w	8001702 <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	ee07 3a90 	vmov	s15, r3
 80015fe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001602:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8001738 <compensate_pressure+0x288>
 8001606:	ee36 7b47 	vsub.f64	d7, d6, d7
 800160a:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 800160e:	ed97 6b04 	vldr	d6, [r7, #16]
 8001612:	ed9f 5b4b 	vldr	d5, [pc, #300]	; 8001740 <compensate_pressure+0x290>
 8001616:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800161a:	ed97 6b08 	vldr	d6, [r7, #32]
 800161e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001622:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8001748 <compensate_pressure+0x298>
 8001626:	ee27 5b06 	vmul.f64	d5, d7, d6
 800162a:	ed97 6b06 	vldr	d6, [r7, #24]
 800162e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001632:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001644:	ed97 7b08 	vldr	d7, [r7, #32]
 8001648:	ee26 6b07 	vmul.f64	d6, d6, d7
 800164c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001650:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001654:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8001750 <compensate_pressure+0x2a0>
 8001658:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800165c:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001666:	ee07 3a90 	vmov	s15, r3
 800166a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800166e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001672:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001676:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8001720 <compensate_pressure+0x270>
 800167a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800167e:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001682:	ed97 6b06 	vldr	d6, [r7, #24]
 8001686:	ed97 7b04 	vldr	d7, [r7, #16]
 800168a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001694:	ee07 3a90 	vmov	s15, r3
 8001698:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800169c:	ee36 6b07 	vadd.f64	d6, d6, d7
 80016a0:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 80016a4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80016a8:	ed97 6b08 	vldr	d6, [r7, #32]
 80016ac:	ee36 7b07 	vadd.f64	d7, d6, d7
 80016b0:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 80016b4:	ed97 7b08 	vldr	d7, [r7, #32]
 80016b8:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8001758 <compensate_pressure+0x2a8>
 80016bc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80016c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c4:	d507      	bpl.n	80016d6 <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 80016c6:	a324      	add	r3, pc, #144	; (adr r3, 8001758 <compensate_pressure+0x2a8>)
 80016c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016cc:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 80016d0:	2303      	movs	r3, #3
 80016d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 80016d6:	ed97 7b08 	vldr	d7, [r7, #32]
 80016da:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8001760 <compensate_pressure+0x2b0>
 80016de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd07      	ble.n	80016f8 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 80016e8:	a31d      	add	r3, pc, #116	; (adr r3, 8001760 <compensate_pressure+0x2b0>)
 80016ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ee:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 80016f2:	2304      	movs	r3, #4
 80016f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 80016f8:	68f9      	ldr	r1, [r7, #12]
 80016fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016fe:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001702:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001706:	4618      	mov	r0, r3
 8001708:	3734      	adds	r7, #52	; 0x34
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	f3af 8000 	nop.w
 8001718:	00000000 	.word	0x00000000
 800171c:	40ef4000 	.word	0x40ef4000
 8001720:	00000000 	.word	0x00000000
 8001724:	40e00000 	.word	0x40e00000
 8001728:	00000000 	.word	0x00000000
 800172c:	40f00000 	.word	0x40f00000
 8001730:	00000000 	.word	0x00000000
 8001734:	41200000 	.word	0x41200000
 8001738:	00000000 	.word	0x00000000
 800173c:	41300000 	.word	0x41300000
 8001740:	00000000 	.word	0x00000000
 8001744:	40b00000 	.word	0x40b00000
 8001748:	00000000 	.word	0x00000000
 800174c:	40b86a00 	.word	0x40b86a00
 8001750:	00000000 	.word	0x00000000
 8001754:	41e00000 	.word	0x41e00000
 8001758:	00000000 	.word	0x00000000
 800175c:	40dd4c00 	.word	0x40dd4c00
 8001760:	00000000 	.word	0x00000000
 8001764:	40fadb00 	.word	0x40fadb00

08001768 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	db03      	blt.n	8001784 <st_check_boundaries+0x1c>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	4a1c      	ldr	r2, [pc, #112]	; (80017f0 <st_check_boundaries+0x88>)
 8001780:	4293      	cmp	r3, r2
 8001782:	dd09      	ble.n	8001798 <st_check_boundaries+0x30>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	db06      	blt.n	8001798 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a18      	ldr	r2, [pc, #96]	; (80017f0 <st_check_boundaries+0x88>)
 800178e:	4293      	cmp	r3, r2
 8001790:	dc02      	bgt.n	8001798 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001792:	23fa      	movs	r3, #250	; 0xfa
 8001794:	73fb      	strb	r3, [r7, #15]
 8001796:	e023      	b.n	80017e0 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	db03      	blt.n	80017a6 <st_check_boundaries+0x3e>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a13      	ldr	r2, [pc, #76]	; (80017f0 <st_check_boundaries+0x88>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	dd09      	ble.n	80017ba <st_check_boundaries+0x52>
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	db06      	blt.n	80017ba <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	4a10      	ldr	r2, [pc, #64]	; (80017f0 <st_check_boundaries+0x88>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	dc02      	bgt.n	80017ba <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 80017b4:	23fb      	movs	r3, #251	; 0xfb
 80017b6:	73fb      	strb	r3, [r7, #15]
 80017b8:	e012      	b.n	80017e0 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db03      	blt.n	80017c8 <st_check_boundaries+0x60>
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	4a0b      	ldr	r2, [pc, #44]	; (80017f0 <st_check_boundaries+0x88>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	dd09      	ble.n	80017dc <st_check_boundaries+0x74>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	db03      	blt.n	80017d6 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a07      	ldr	r2, [pc, #28]	; (80017f0 <st_check_boundaries+0x88>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	dd02      	ble.n	80017dc <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 80017d6:	23f9      	movs	r3, #249	; 0xf9
 80017d8:	73fb      	strb	r3, [r7, #15]
 80017da:	e001      	b.n	80017e0 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80017e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	000ffff0 	.word	0x000ffff0

080017f4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff f8e7 	bl	80009d0 <bmp2_init>
 8001802:	4603      	mov	r3, r0
 8001804:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001806:	f107 0308 	add.w	r3, r7, #8
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff f9cc 	bl	8000baa <bmp2_get_config>
 8001812:	4603      	mov	r3, r0
 8001814:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_OFF;
 8001816:	2300      	movs	r3, #0
 8001818:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 800181a:	2300      	movs	r3, #0
 800181c:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 800181e:	2303      	movs	r3, #3
 8001820:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001822:	f107 0308 	add.w	r3, r7, #8
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff f9fe 	bl	8000c2a <bmp2_set_config>
 800182e:	4603      	mov	r3, r0
 8001830:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001832:	f107 0308 	add.w	r3, r7, #8
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	4619      	mov	r1, r3
 800183a:	2003      	movs	r0, #3
 800183c:	f7ff fa30 	bl	8000ca0 <bmp2_set_power_mode>
 8001840:	4603      	mov	r3, r0
 8001842:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001844:	f107 0108 	add.w	r1, r7, #8
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff faba 	bl	8000dc8 <bmp2_compute_meas_time>
 8001854:	4603      	mov	r3, r0
 8001856:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001858:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b096      	sub	sp, #88	; 0x58
 8001868:	af02      	add	r7, sp, #8
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	4603      	mov	r3, r0
 8001872:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 800187a:	2300      	movs	r3, #0
 800187c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001880:	2300      	movs	r3, #0
 8001882:	633b      	str	r3, [r7, #48]	; 0x30
 8001884:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
 8001894:	615a      	str	r2, [r3, #20]
  uint8_t rxarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]
 800189a:	f107 0318 	add.w	r3, r7, #24
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
 80018a8:	611a      	str	r2, [r3, #16]
 80018aa:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80018b4:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 80018b6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 80018ba:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80018be:	4a26      	ldr	r2, [pc, #152]	; (8001958 <bmp2_spi_read+0xf4>)
 80018c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018c4:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80018c8:	4a24      	ldr	r2, [pc, #144]	; (800195c <bmp2_spi_read+0xf8>)
 80018ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018ce:	2200      	movs	r2, #0
 80018d0:	4619      	mov	r1, r3
 80018d2:	f001 fd2b 	bl	800332c <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_TransmitReceive(BMP2_SPI, (uint8_t*)(&txarray), (uint8_t*)(&rxarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	b29b      	uxth	r3, r3
 80018da:	3301      	adds	r3, #1
 80018dc:	b29b      	uxth	r3, r3
 80018de:	f107 0214 	add.w	r2, r7, #20
 80018e2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80018e6:	2005      	movs	r0, #5
 80018e8:	9000      	str	r0, [sp, #0]
 80018ea:	481d      	ldr	r0, [pc, #116]	; (8001960 <bmp2_spi_read+0xfc>)
 80018ec:	f003 f9f5 	bl	8004cda <HAL_SPI_TransmitReceive>
 80018f0:	4603      	mov	r3, r0
 80018f2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 80018f6:	2300      	movs	r3, #0
 80018f8:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80018fc:	e012      	b.n	8001924 <bmp2_spi_read+0xc0>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 80018fe:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001902:	4a15      	ldr	r2, [pc, #84]	; (8001958 <bmp2_spi_read+0xf4>)
 8001904:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001908:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800190c:	4a13      	ldr	r2, [pc, #76]	; (800195c <bmp2_spi_read+0xf8>)
 800190e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001912:	2201      	movs	r2, #1
 8001914:	4619      	mov	r1, r3
 8001916:	f001 fd09 	bl	800332c <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 800191a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800191e:	3301      	adds	r3, #1
 8001920:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001924:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001928:	2b01      	cmp	r3, #1
 800192a:	d9e8      	bls.n	80018fe <bmp2_spi_read+0x9a>
  }

  if (status != HAL_OK)
 800192c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001930:	2b00      	cmp	r3, #0
 8001932:	d002      	beq.n	800193a <bmp2_spi_read+0xd6>
  {
    // The BME2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 8001934:	23ff      	movs	r3, #255	; 0xff
 8001936:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  /* Copy data content from receive buffer */
  memcpy(reg_data, &rxarray[BMP2_DATA_INDEX], length);
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	3301      	adds	r3, #1
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	4619      	mov	r1, r3
 8001944:	68b8      	ldr	r0, [r7, #8]
 8001946:	f006 fbbd 	bl	80080c4 <memcpy>

  return iError;
 800194a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800194e:	4618      	mov	r0, r3
 8001950:	3750      	adds	r7, #80	; 0x50
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000004 	.word	0x20000004
 800195c:	2000000c 	.word	0x2000000c
 8001960:	200002c0 	.word	0x200002c0

08001964 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08c      	sub	sp, #48	; 0x30
 8001968:	af00      	add	r7, sp, #0
 800196a:	60b9      	str	r1, [r7, #8]
 800196c:	607a      	str	r2, [r7, #4]
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	4603      	mov	r3, r0
 8001972:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001974:	2300      	movs	r3, #0
 8001976:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 800197a:	2300      	movs	r3, #0
 800197c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001980:	2300      	movs	r3, #0
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
 8001994:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800199e:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address and data content to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 80019a0:	743b      	strb	r3, [r7, #16]
  memcpy(&txarray[BMP2_DATA_INDEX],       reg_data,  length);
 80019a2:	f107 0310 	add.w	r3, r7, #16
 80019a6:	3301      	adds	r3, #1
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	68b9      	ldr	r1, [r7, #8]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f006 fb89 	bl	80080c4 <memcpy>

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 80019b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019b6:	4a20      	ldr	r2, [pc, #128]	; (8001a38 <bmp2_spi_write+0xd4>)
 80019b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80019bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019c0:	4a1e      	ldr	r2, [pc, #120]	; (8001a3c <bmp2_spi_write+0xd8>)
 80019c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019c6:	2200      	movs	r2, #0
 80019c8:	4619      	mov	r1, r3
 80019ca:	f001 fcaf 	bl	800332c <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_Transmit(BMP2_SPI, (uint8_t*)(&txarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	3301      	adds	r3, #1
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	f107 0110 	add.w	r1, r7, #16
 80019da:	2305      	movs	r3, #5
 80019dc:	4818      	ldr	r0, [pc, #96]	; (8001a40 <bmp2_spi_write+0xdc>)
 80019de:	f003 f80e 	bl	80049fe <HAL_SPI_Transmit>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 80019e8:	2300      	movs	r3, #0
 80019ea:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80019ee:	e012      	b.n	8001a16 <bmp2_spi_write+0xb2>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 80019f0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80019f4:	4a10      	ldr	r2, [pc, #64]	; (8001a38 <bmp2_spi_write+0xd4>)
 80019f6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80019fa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80019fe:	4a0f      	ldr	r2, [pc, #60]	; (8001a3c <bmp2_spi_write+0xd8>)
 8001a00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a04:	2201      	movs	r2, #1
 8001a06:	4619      	mov	r1, r3
 8001a08:	f001 fc90 	bl	800332c <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001a0c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001a16:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d9e8      	bls.n	80019f0 <bmp2_spi_write+0x8c>
  }

  if (status != HAL_OK)
 8001a1e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d002      	beq.n	8001a2c <bmp2_spi_write+0xc8>
  {
    // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 8001a26:	23ff      	movs	r3, #255	; 0xff
 8001a28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return iError;
 8001a2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3730      	adds	r7, #48	; 0x30
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000004 	.word	0x20000004
 8001a3c:	2000000c 	.word	0x2000000c
 8001a40:	200002c0 	.word	0x200002c0

08001a44 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <bmp2_delay_us+0x24>)
 8001a52:	fba2 2303 	umull	r2, r3, r2, r3
 8001a56:	099b      	lsrs	r3, r3, #6
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f001 f8f3 	bl	8002c44 <HAL_Delay>
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	10624dd3 	.word	0x10624dd3

08001a6c <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08c      	sub	sp, #48	; 0x30
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMP2_E_NULL_PTR;
 8001a74:	23ff      	movs	r3, #255	; 0xff
 8001a76:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    struct bmp2_status status;
    struct bmp2_data comp_data;
    double temp = -1.0;
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	4b19      	ldr	r3, [pc, #100]	; (8001ae4 <BMP2_ReadTemperature_degC+0x78>)
 8001a80:	e9c7 2308 	strd	r2, r3, [r7, #32]
    int8_t try = 10;
 8001a84:	230a      	movs	r3, #10
 8001a86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    do {
      /* Read sensor status */
      rslt = bmp2_get_status(&status, dev);
 8001a8a:	f107 031c 	add.w	r3, r7, #28
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff f8d9 	bl	8000c48 <bmp2_get_status>
 8001a96:	4603      	mov	r3, r0
 8001a98:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      /* Read compensated data */
      rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001a9c:	f107 0308 	add.w	r3, r7, #8
 8001aa0:	6879      	ldr	r1, [r7, #4]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff f911 	bl	8000cca <bmp2_get_sensor_data>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      temp = comp_data.temperature;
 8001aae:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ab2:	e9c7 2308 	strd	r2, r3, [r7, #32]
      try--;
 8001ab6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	3b01      	subs	r3, #1
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001ac4:	7f3b      	ldrb	r3, [r7, #28]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <BMP2_ReadTemperature_degC+0x66>
 8001aca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	dcdb      	bgt.n	8001a8a <BMP2_ReadTemperature_degC+0x1e>

    return temp;
 8001ad2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ad6:	ec43 2b17 	vmov	d7, r2, r3
}
 8001ada:	eeb0 0b47 	vmov.f64	d0, d7
 8001ade:	3730      	adds	r7, #48	; 0x30
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	bff00000 	.word	0xbff00000

08001ae8 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08e      	sub	sp, #56	; 0x38
 8001aec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	605a      	str	r2, [r3, #4]
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	60da      	str	r2, [r3, #12]
 8001afc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001afe:	4b8b      	ldr	r3, [pc, #556]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a8a      	ldr	r2, [pc, #552]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b04:	f043 0310 	orr.w	r3, r3, #16
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b88      	ldr	r3, [pc, #544]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0310 	and.w	r3, r3, #16
 8001b12:	623b      	str	r3, [r7, #32]
 8001b14:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b16:	4b85      	ldr	r3, [pc, #532]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a84      	ldr	r2, [pc, #528]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b1c:	f043 0304 	orr.w	r3, r3, #4
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b82      	ldr	r3, [pc, #520]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	61fb      	str	r3, [r7, #28]
 8001b2c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b2e:	4b7f      	ldr	r3, [pc, #508]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a7e      	ldr	r2, [pc, #504]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b34:	f043 0320 	orr.w	r3, r3, #32
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b7c      	ldr	r3, [pc, #496]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0320 	and.w	r3, r3, #32
 8001b42:	61bb      	str	r3, [r7, #24]
 8001b44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b46:	4b79      	ldr	r3, [pc, #484]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	4a78      	ldr	r2, [pc, #480]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b50:	6313      	str	r3, [r2, #48]	; 0x30
 8001b52:	4b76      	ldr	r3, [pc, #472]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b73      	ldr	r3, [pc, #460]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a72      	ldr	r2, [pc, #456]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b70      	ldr	r3, [pc, #448]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b76:	4b6d      	ldr	r3, [pc, #436]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	4a6c      	ldr	r2, [pc, #432]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b7c:	f043 0302 	orr.w	r3, r3, #2
 8001b80:	6313      	str	r3, [r2, #48]	; 0x30
 8001b82:	4b6a      	ldr	r3, [pc, #424]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b8e:	4b67      	ldr	r3, [pc, #412]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4a66      	ldr	r2, [pc, #408]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b94:	f043 0308 	orr.w	r3, r3, #8
 8001b98:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9a:	4b64      	ldr	r3, [pc, #400]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ba6:	4b61      	ldr	r3, [pc, #388]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	4a60      	ldr	r2, [pc, #384]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb2:	4b5e      	ldr	r3, [pc, #376]	; (8001d2c <MX_GPIO_Init+0x244>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP280_CS1_Pin|BMP280_CS2_Pin, GPIO_PIN_RESET);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f44f 6101 	mov.w	r1, #2064	; 0x810
 8001bc4:	485a      	ldr	r0, [pc, #360]	; (8001d30 <MX_GPIO_Init+0x248>)
 8001bc6:	f001 fbb1 	bl	800332c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_E_Pin|LCD_RS_Pin|LCD_D4_Pin|LCD_D5_Pin
 8001bca:	2200      	movs	r2, #0
 8001bcc:	213f      	movs	r1, #63	; 0x3f
 8001bce:	4859      	ldr	r0, [pc, #356]	; (8001d34 <MX_GPIO_Init+0x24c>)
 8001bd0:	f001 fbac 	bl	800332c <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f244 0181 	movw	r1, #16513	; 0x4081
 8001bda:	4857      	ldr	r0, [pc, #348]	; (8001d38 <MX_GPIO_Init+0x250>)
 8001bdc:	f001 fba6 	bl	800332c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2140      	movs	r1, #64	; 0x40
 8001be4:	4855      	ldr	r0, [pc, #340]	; (8001d3c <MX_GPIO_Init+0x254>)
 8001be6:	f001 fba1 	bl	800332c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BMP280_CS1_Pin|BMP280_CS2_Pin;
 8001bea:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c00:	4619      	mov	r1, r3
 8001c02:	484b      	ldr	r0, [pc, #300]	; (8001d30 <MX_GPIO_Init+0x248>)
 8001c04:	f001 f9e6 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001c08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c0e:	4b4c      	ldr	r3, [pc, #304]	; (8001d40 <MX_GPIO_Init+0x258>)
 8001c10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4849      	ldr	r0, [pc, #292]	; (8001d44 <MX_GPIO_Init+0x25c>)
 8001c1e:	f001 f9d9 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = LCD_E_Pin|LCD_RS_Pin|LCD_D4_Pin|LCD_D5_Pin
 8001c22:	233f      	movs	r3, #63	; 0x3f
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c36:	4619      	mov	r1, r3
 8001c38:	483e      	ldr	r0, [pc, #248]	; (8001d34 <MX_GPIO_Init+0x24c>)
 8001c3a:	f001 f9cb 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001c3e:	2332      	movs	r3, #50	; 0x32
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c4e:	230b      	movs	r3, #11
 8001c50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c56:	4619      	mov	r1, r3
 8001c58:	483a      	ldr	r0, [pc, #232]	; (8001d44 <MX_GPIO_Init+0x25c>)
 8001c5a:	f001 f9bb 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001c5e:	2386      	movs	r3, #134	; 0x86
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c6e:	230b      	movs	r3, #11
 8001c70:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c76:	4619      	mov	r1, r3
 8001c78:	4833      	ldr	r0, [pc, #204]	; (8001d48 <MX_GPIO_Init+0x260>)
 8001c7a:	f001 f9ab 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001c7e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c84:	2301      	movs	r3, #1
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c94:	4619      	mov	r1, r3
 8001c96:	4828      	ldr	r0, [pc, #160]	; (8001d38 <MX_GPIO_Init+0x250>)
 8001c98:	f001 f99c 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001c9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001caa:	2303      	movs	r3, #3
 8001cac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cae:	230b      	movs	r3, #11
 8001cb0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	481f      	ldr	r0, [pc, #124]	; (8001d38 <MX_GPIO_Init+0x250>)
 8001cba:	f001 f98b 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001cbe:	2340      	movs	r3, #64	; 0x40
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4819      	ldr	r0, [pc, #100]	; (8001d3c <MX_GPIO_Init+0x254>)
 8001cd6:	f001 f97d 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cea:	4619      	mov	r1, r3
 8001cec:	4813      	ldr	r0, [pc, #76]	; (8001d3c <MX_GPIO_Init+0x254>)
 8001cee:	f001 f971 	bl	8002fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001cf2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d00:	2303      	movs	r3, #3
 8001d02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d04:	230b      	movs	r3, #11
 8001d06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	480b      	ldr	r0, [pc, #44]	; (8001d3c <MX_GPIO_Init+0x254>)
 8001d10:	f001 f960 	bl	8002fd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2100      	movs	r1, #0
 8001d18:	2028      	movs	r0, #40	; 0x28
 8001d1a:	f001 f892 	bl	8002e42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d1e:	2028      	movs	r0, #40	; 0x28
 8001d20:	f001 f8ab 	bl	8002e7a <HAL_NVIC_EnableIRQ>

}
 8001d24:	bf00      	nop
 8001d26:	3738      	adds	r7, #56	; 0x38
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40021400 	.word	0x40021400
 8001d38:	40020400 	.word	0x40020400
 8001d3c:	40021800 	.word	0x40021800
 8001d40:	10110000 	.word	0x10110000
 8001d44:	40020800 	.word	0x40020800
 8001d48:	40020000 	.word	0x40020000

08001d4c <PWM_OUTPUT_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PWM_OUTPUT_Init(PWM_OUTPUT_HandleTypeDef* hpwmout)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(hpwmout->Timer, hpwmout->Channel);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	889b      	ldrh	r3, [r3, #4]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4610      	mov	r0, r2
 8001d60:	f003 fd80 	bl	8005864 <HAL_TIM_PWM_Start>
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_UART_RxCpltCallback>:
	__HAL_TIM_SET_COMPARE(hpwmout->Timer, hpwmout->Channel, COMPARE);
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b09a      	sub	sp, #104	; 0x68
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	float duty_heater;
	float duty_cooler;



	if(huart->Instance == USART3)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a71      	ldr	r2, [pc, #452]	; (8001f40 <HAL_UART_RxCpltCallback+0x1d4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	f040 80db 	bne.w	8001f36 <HAL_UART_RxCpltCallback+0x1ca>
	{
		uint8_t tx_buffer[64];

		if(Data[0]=='C')
 8001d80:	4b70      	ldr	r3, [pc, #448]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b43      	cmp	r3, #67	; 0x43
 8001d86:	d15d      	bne.n	8001e44 <HAL_UART_RxCpltCallback+0xd8>
		{
			sscanf((char*)&Data[1], "%f", &control2);
 8001d88:	4a6f      	ldr	r2, [pc, #444]	; (8001f48 <HAL_UART_RxCpltCallback+0x1dc>)
 8001d8a:	4970      	ldr	r1, [pc, #448]	; (8001f4c <HAL_UART_RxCpltCallback+0x1e0>)
 8001d8c:	4870      	ldr	r0, [pc, #448]	; (8001f50 <HAL_UART_RxCpltCallback+0x1e4>)
 8001d8e:	f007 f81b 	bl	8008dc8 <siscanf>
			if(control2>= 0 && control2<= 1000)
 8001d92:	4b6d      	ldr	r3, [pc, #436]	; (8001f48 <HAL_UART_RxCpltCallback+0x1dc>)
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da0:	db39      	blt.n	8001e16 <HAL_UART_RxCpltCallback+0xaa>
 8001da2:	4b69      	ldr	r3, [pc, #420]	; (8001f48 <HAL_UART_RxCpltCallback+0x1dc>)
 8001da4:	edd3 7a00 	vldr	s15, [r3]
 8001da8:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001f54 <HAL_UART_RxCpltCallback+0x1e8>
 8001dac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db4:	d82f      	bhi.n	8001e16 <HAL_UART_RxCpltCallback+0xaa>
			{
				duty_cooler = control2/10;
 8001db6:	4b64      	ldr	r3, [pc, #400]	; (8001f48 <HAL_UART_RxCpltCallback+0x1dc>)
 8001db8:	ed93 7a00 	vldr	s14, [r3]
 8001dbc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001dc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dc4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
				int resp_len = sprintf((char*)tx_buffer, "Cooler DUTY: %i%%\r\n", (int)duty_cooler);
 8001dc8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001dcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	ee17 2a90 	vmov	r2, s15
 8001dd8:	495f      	ldr	r1, [pc, #380]	; (8001f58 <HAL_UART_RxCpltCallback+0x1ec>)
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f006 ffd4 	bl	8008d88 <siprintf>
 8001de0:	6538      	str	r0, [r7, #80]	; 0x50
				HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8001de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	f107 010c 	add.w	r1, r7, #12
 8001dea:	230a      	movs	r3, #10
 8001dec:	485b      	ldr	r0, [pc, #364]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001dee:	f004 fe09 	bl	8006a04 <HAL_UART_Transmit>
				HAL_UART_Receive_IT(&huart3, Data, msg_len);
 8001df2:	4b5b      	ldr	r3, [pc, #364]	; (8001f60 <HAL_UART_RxCpltCallback+0x1f4>)
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	4952      	ldr	r1, [pc, #328]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001dfa:	4858      	ldr	r0, [pc, #352]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001dfc:	f004 fe95 	bl	8006b2a <HAL_UART_Receive_IT>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, control2);
 8001e00:	4b51      	ldr	r3, [pc, #324]	; (8001f48 <HAL_UART_RxCpltCallback+0x1dc>)
 8001e02:	edd3 7a00 	vldr	s15, [r3]
 8001e06:	4b57      	ldr	r3, [pc, #348]	; (8001f64 <HAL_UART_RxCpltCallback+0x1f8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e0e:	ee17 2a90 	vmov	r2, s15
 8001e12:	639a      	str	r2, [r3, #56]	; 0x38
			{
 8001e14:	e08f      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x1ca>
			}
			else
			{
				int resp_len = sprintf((char*)tx_buffer, "Wrong DUTY\r\n");
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	4953      	ldr	r1, [pc, #332]	; (8001f68 <HAL_UART_RxCpltCallback+0x1fc>)
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f006 ffb3 	bl	8008d88 <siprintf>
 8001e22:	64f8      	str	r0, [r7, #76]	; 0x4c
				HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8001e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	f107 010c 	add.w	r1, r7, #12
 8001e2c:	230a      	movs	r3, #10
 8001e2e:	484b      	ldr	r0, [pc, #300]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001e30:	f004 fde8 	bl	8006a04 <HAL_UART_Transmit>
				HAL_UART_Receive_IT(&huart3, Data, msg_len);
 8001e34:	4b4a      	ldr	r3, [pc, #296]	; (8001f60 <HAL_UART_RxCpltCallback+0x1f4>)
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4942      	ldr	r1, [pc, #264]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001e3c:	4847      	ldr	r0, [pc, #284]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001e3e:	f004 fe74 	bl	8006b2a <HAL_UART_Receive_IT>
		//	// 	  		HAL_UART_Receive_IT(&huart3, (uint8_t*)cmd_msg, sizeof(cmd_msg));
		//
		//  	rx_flag = 1;
		//
	}
}
 8001e42:	e078      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x1ca>
		else if(Data[0]=='H')
 8001e44:	4b3f      	ldr	r3, [pc, #252]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b48      	cmp	r3, #72	; 0x48
 8001e4a:	d15d      	bne.n	8001f08 <HAL_UART_RxCpltCallback+0x19c>
			sscanf((char*)&Data[1], "%f", &control);
 8001e4c:	4a47      	ldr	r2, [pc, #284]	; (8001f6c <HAL_UART_RxCpltCallback+0x200>)
 8001e4e:	493f      	ldr	r1, [pc, #252]	; (8001f4c <HAL_UART_RxCpltCallback+0x1e0>)
 8001e50:	483f      	ldr	r0, [pc, #252]	; (8001f50 <HAL_UART_RxCpltCallback+0x1e4>)
 8001e52:	f006 ffb9 	bl	8008dc8 <siscanf>
			if(control>= 0 && control<= 1000)
 8001e56:	4b45      	ldr	r3, [pc, #276]	; (8001f6c <HAL_UART_RxCpltCallback+0x200>)
 8001e58:	edd3 7a00 	vldr	s15, [r3]
 8001e5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	db39      	blt.n	8001eda <HAL_UART_RxCpltCallback+0x16e>
 8001e66:	4b41      	ldr	r3, [pc, #260]	; (8001f6c <HAL_UART_RxCpltCallback+0x200>)
 8001e68:	edd3 7a00 	vldr	s15, [r3]
 8001e6c:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001f54 <HAL_UART_RxCpltCallback+0x1e8>
 8001e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	d82f      	bhi.n	8001eda <HAL_UART_RxCpltCallback+0x16e>
				duty_heater = control/10;
 8001e7a:	4b3c      	ldr	r3, [pc, #240]	; (8001f6c <HAL_UART_RxCpltCallback+0x200>)
 8001e7c:	ed93 7a00 	vldr	s14, [r3]
 8001e80:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001e84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e88:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
				int resp_len = sprintf((char*)tx_buffer, "Heater DUTY: %i%%\r\n", (int)duty_heater);
 8001e8c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001e90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e94:	f107 030c 	add.w	r3, r7, #12
 8001e98:	ee17 2a90 	vmov	r2, s15
 8001e9c:	4934      	ldr	r1, [pc, #208]	; (8001f70 <HAL_UART_RxCpltCallback+0x204>)
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f006 ff72 	bl	8008d88 <siprintf>
 8001ea4:	65f8      	str	r0, [r7, #92]	; 0x5c
				HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8001ea6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	f107 010c 	add.w	r1, r7, #12
 8001eae:	230a      	movs	r3, #10
 8001eb0:	482a      	ldr	r0, [pc, #168]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001eb2:	f004 fda7 	bl	8006a04 <HAL_UART_Transmit>
				HAL_UART_Receive_IT(&huart3, Data, msg_len2);
 8001eb6:	4b2f      	ldr	r3, [pc, #188]	; (8001f74 <HAL_UART_RxCpltCallback+0x208>)
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	4921      	ldr	r1, [pc, #132]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001ebe:	4827      	ldr	r0, [pc, #156]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001ec0:	f004 fe33 	bl	8006b2a <HAL_UART_Receive_IT>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, control);
 8001ec4:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_UART_RxCpltCallback+0x200>)
 8001ec6:	edd3 7a00 	vldr	s15, [r3]
 8001eca:	4b26      	ldr	r3, [pc, #152]	; (8001f64 <HAL_UART_RxCpltCallback+0x1f8>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ed2:	ee17 2a90 	vmov	r2, s15
 8001ed6:	635a      	str	r2, [r3, #52]	; 0x34
			{
 8001ed8:	e02d      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x1ca>
				int resp_len = sprintf((char*)tx_buffer, "Wrong DUTY\r\n");
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	4922      	ldr	r1, [pc, #136]	; (8001f68 <HAL_UART_RxCpltCallback+0x1fc>)
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f006 ff51 	bl	8008d88 <siprintf>
 8001ee6:	65b8      	str	r0, [r7, #88]	; 0x58
				HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8001ee8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	f107 010c 	add.w	r1, r7, #12
 8001ef0:	230a      	movs	r3, #10
 8001ef2:	481a      	ldr	r0, [pc, #104]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001ef4:	f004 fd86 	bl	8006a04 <HAL_UART_Transmit>
				HAL_UART_Receive_IT(&huart3, Data, msg_len);
 8001ef8:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <HAL_UART_RxCpltCallback+0x1f4>)
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	4911      	ldr	r1, [pc, #68]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001f00:	4816      	ldr	r0, [pc, #88]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001f02:	f004 fe12 	bl	8006b2a <HAL_UART_Receive_IT>
}
 8001f06:	e016      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x1ca>
			int resp_len = sprintf((char*)tx_buffer, "Wrong control\r\n");
 8001f08:	f107 030c 	add.w	r3, r7, #12
 8001f0c:	491a      	ldr	r1, [pc, #104]	; (8001f78 <HAL_UART_RxCpltCallback+0x20c>)
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f006 ff3a 	bl	8008d88 <siprintf>
 8001f14:	6678      	str	r0, [r7, #100]	; 0x64
			HAL_UART_Transmit(&huart3, tx_buffer, resp_len, 10);
 8001f16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	f107 010c 	add.w	r1, r7, #12
 8001f1e:	230a      	movs	r3, #10
 8001f20:	480e      	ldr	r0, [pc, #56]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001f22:	f004 fd6f 	bl	8006a04 <HAL_UART_Transmit>
			HAL_UART_Receive_IT(&huart3, Data, msg_len);
 8001f26:	4b0e      	ldr	r3, [pc, #56]	; (8001f60 <HAL_UART_RxCpltCallback+0x1f4>)
 8001f28:	881b      	ldrh	r3, [r3, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	4905      	ldr	r1, [pc, #20]	; (8001f44 <HAL_UART_RxCpltCallback+0x1d8>)
 8001f2e:	480b      	ldr	r0, [pc, #44]	; (8001f5c <HAL_UART_RxCpltCallback+0x1f0>)
 8001f30:	f004 fdfb 	bl	8006b2a <HAL_UART_Receive_IT>
}
 8001f34:	e7ff      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x1ca>
 8001f36:	bf00      	nop
 8001f38:	3768      	adds	r7, #104	; 0x68
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40004800 	.word	0x40004800
 8001f44:	20000294 	.word	0x20000294
 8001f48:	20000284 	.word	0x20000284
 8001f4c:	0800d03c 	.word	0x0800d03c
 8001f50:	20000295 	.word	0x20000295
 8001f54:	447a0000 	.word	0x447a0000
 8001f58:	0800d040 	.word	0x0800d040
 8001f5c:	20000408 	.word	0x20000408
 8001f60:	20000290 	.word	0x20000290
 8001f64:	20000370 	.word	0x20000370
 8001f68:	0800d054 	.word	0x0800d054
 8001f6c:	20000270 	.word	0x20000270
 8001f70:	0800d064 	.word	0x0800d064
 8001f74:	20000282 	.word	0x20000282
 8001f78:	0800d078 	.word	0x0800d078

08001f7c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	//  	str_buffer[n] = '\n';
	//  	HAL_UART_Transmit(&huart3, (uint8_t*)str_buffer, n+1, 1000);

	//}

}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f94:	f000 fdf9 	bl	8002b8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f98:	f000 f880 	bl	800209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f9c:	f7ff fda4 	bl	8001ae8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001fa0:	f000 fcc4 	bl	800292c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001fa4:	f000 fd3e 	bl	8002a24 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI4_Init();
 8001fa8:	f000 f918 	bl	80021dc <MX_SPI4_Init>
  MX_TIM2_Init();
 8001fac:	f000 fb00 	bl	80025b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001fb0:	f000 fb4c 	bl	800264c <MX_TIM3_Init>
  MX_TIM5_Init();
 8001fb4:	f000 fbd8 	bl	8002768 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001fb8:	2100      	movs	r1, #0
 8001fba:	482b      	ldr	r0, [pc, #172]	; (8002068 <main+0xd8>)
 8001fbc:	f003 fc52 	bl	8005864 <HAL_TIM_PWM_Start>
	control = 0;
 8001fc0:	4b2a      	ldr	r3, [pc, #168]	; (800206c <main+0xdc>)
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, control);
 8001fc8:	4b28      	ldr	r3, [pc, #160]	; (800206c <main+0xdc>)
 8001fca:	edd3 7a00 	vldr	s15, [r3]
 8001fce:	4b26      	ldr	r3, [pc, #152]	; (8002068 <main+0xd8>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fd6:	ee17 2a90 	vmov	r2, s15
 8001fda:	635a      	str	r2, [r3, #52]	; 0x34

	HEATER_Init(&hheater1);
 8001fdc:	4824      	ldr	r0, [pc, #144]	; (8002070 <main+0xe0>)
 8001fde:	f7ff feb5 	bl	8001d4c <PWM_OUTPUT_Init>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001fe2:	2104      	movs	r1, #4
 8001fe4:	4820      	ldr	r0, [pc, #128]	; (8002068 <main+0xd8>)
 8001fe6:	f003 fc3d 	bl	8005864 <HAL_TIM_PWM_Start>
	control2 = 1000;
 8001fea:	4b22      	ldr	r3, [pc, #136]	; (8002074 <main+0xe4>)
 8001fec:	4a22      	ldr	r2, [pc, #136]	; (8002078 <main+0xe8>)
 8001fee:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, control2);
 8001ff0:	4b20      	ldr	r3, [pc, #128]	; (8002074 <main+0xe4>)
 8001ff2:	edd3 7a00 	vldr	s15, [r3]
 8001ff6:	4b1c      	ldr	r3, [pc, #112]	; (8002068 <main+0xd8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ffe:	ee17 2a90 	vmov	r2, s15
 8002002:	639a      	str	r2, [r3, #56]	; 0x38

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002004:	2108      	movs	r1, #8
 8002006:	4818      	ldr	r0, [pc, #96]	; (8002068 <main+0xd8>)
 8002008:	f003 fc2c 	bl	8005864 <HAL_TIM_PWM_Start>
	control3 = 1000;
 800200c:	4b1b      	ldr	r3, [pc, #108]	; (800207c <main+0xec>)
 800200e:	4a1a      	ldr	r2, [pc, #104]	; (8002078 <main+0xe8>)
 8002010:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, control3);
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <main+0xec>)
 8002014:	edd3 7a00 	vldr	s15, [r3]
 8002018:	4b13      	ldr	r3, [pc, #76]	; (8002068 <main+0xd8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002020:	ee17 2a90 	vmov	r2, s15
 8002024:	63da      	str	r2, [r3, #60]	; 0x3c


	msg_len = strlen("C000\r");
 8002026:	4b16      	ldr	r3, [pc, #88]	; (8002080 <main+0xf0>)
 8002028:	2205      	movs	r2, #5
 800202a:	801a      	strh	r2, [r3, #0]
	msg_len2 = strlen("H000\r");
 800202c:	4b15      	ldr	r3, [pc, #84]	; (8002084 <main+0xf4>)
 800202e:	2205      	movs	r2, #5
 8002030:	801a      	strh	r2, [r3, #0]

#ifdef BMP2_VER_2021
	BMP2_Init(&hbmp2_1);
 8002032:	4815      	ldr	r0, [pc, #84]	; (8002088 <main+0xf8>)
 8002034:	f7ff fbde 	bl	80017f4 <BMP2_Init>
#endif

	HAL_TIM_Base_Start_IT(&htim2);
 8002038:	4814      	ldr	r0, [pc, #80]	; (800208c <main+0xfc>)
 800203a:	f003 fb39 	bl	80056b0 <HAL_TIM_Base_Start_IT>
	//  HAL_UART_Receive_DMA(&huart3, (uint8_t*)cmd_msg, strlen(cmd_msg));
	HAL_UART_Receive_IT(&huart3, Data, msg_len);
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <main+0xf0>)
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	4912      	ldr	r1, [pc, #72]	; (8002090 <main+0x100>)
 8002046:	4813      	ldr	r0, [pc, #76]	; (8002094 <main+0x104>)
 8002048:	f004 fd6f 	bl	8006b2a <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		//ZAD 1-4
		BMP280_temp = BMP2_ReadTemperature_degC(&hbmp2_1);
 800204c:	480e      	ldr	r0, [pc, #56]	; (8002088 <main+0xf8>)
 800204e:	f7ff fd0d 	bl	8001a6c <BMP2_ReadTemperature_degC>
 8002052:	eeb0 7b40 	vmov.f64	d7, d0
 8002056:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800205a:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <main+0x108>)
 800205c:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(250);
 8002060:	20fa      	movs	r0, #250	; 0xfa
 8002062:	f000 fdef 	bl	8002c44 <HAL_Delay>
		BMP280_temp = BMP2_ReadTemperature_degC(&hbmp2_1);
 8002066:	e7f1      	b.n	800204c <main+0xbc>
 8002068:	20000370 	.word	0x20000370
 800206c:	20000270 	.word	0x20000270
 8002070:	2000004c 	.word	0x2000004c
 8002074:	20000284 	.word	0x20000284
 8002078:	447a0000 	.word	0x447a0000
 800207c:	20000260 	.word	0x20000260
 8002080:	20000290 	.word	0x20000290
 8002084:	20000282 	.word	0x20000282
 8002088:	20000010 	.word	0x20000010
 800208c:	200003bc 	.word	0x200003bc
 8002090:	20000294 	.word	0x20000294
 8002094:	20000408 	.word	0x20000408
 8002098:	2000026c 	.word	0x2000026c

0800209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b0b8      	sub	sp, #224	; 0xe0
 80020a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80020a6:	2234      	movs	r2, #52	; 0x34
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f006 f818 	bl	80080e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020c0:	f107 0308 	add.w	r3, r7, #8
 80020c4:	2290      	movs	r2, #144	; 0x90
 80020c6:	2100      	movs	r1, #0
 80020c8:	4618      	mov	r0, r3
 80020ca:	f006 f809 	bl	80080e0 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80020ce:	f001 fab3 	bl	8003638 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d2:	4b3c      	ldr	r3, [pc, #240]	; (80021c4 <SystemClock_Config+0x128>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	4a3b      	ldr	r2, [pc, #236]	; (80021c4 <SystemClock_Config+0x128>)
 80020d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020dc:	6413      	str	r3, [r2, #64]	; 0x40
 80020de:	4b39      	ldr	r3, [pc, #228]	; (80021c4 <SystemClock_Config+0x128>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020ea:	4b37      	ldr	r3, [pc, #220]	; (80021c8 <SystemClock_Config+0x12c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020f2:	4a35      	ldr	r2, [pc, #212]	; (80021c8 <SystemClock_Config+0x12c>)
 80020f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	4b33      	ldr	r3, [pc, #204]	; (80021c8 <SystemClock_Config+0x12c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002102:	603b      	str	r3, [r7, #0]
 8002104:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002106:	2301      	movs	r3, #1
 8002108:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800210c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002110:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002114:	2302      	movs	r3, #2
 8002116:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800211a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800211e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002122:	2304      	movs	r3, #4
 8002124:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002128:	2360      	movs	r3, #96	; 0x60
 800212a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800212e:	2302      	movs	r3, #2
 8002130:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002134:	2304      	movs	r3, #4
 8002136:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800213a:	2302      	movs	r3, #2
 800213c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002140:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002144:	4618      	mov	r0, r3
 8002146:	f001 fad7 	bl	80036f8 <HAL_RCC_OscConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002150:	f000 f83e 	bl	80021d0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002154:	f001 fa80 	bl	8003658 <HAL_PWREx_EnableOverDrive>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800215e:	f000 f837 	bl	80021d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002162:	230f      	movs	r3, #15
 8002164:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002168:	2302      	movs	r3, #2
 800216a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800216e:	2300      	movs	r3, #0
 8002170:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002174:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002178:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800217c:	2300      	movs	r3, #0
 800217e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002182:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002186:	2103      	movs	r1, #3
 8002188:	4618      	mov	r0, r3
 800218a:	f001 fd63 	bl	8003c54 <HAL_RCC_ClockConfig>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8002194:	f000 f81c 	bl	80021d0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <SystemClock_Config+0x130>)
 800219a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800219c:	2300      	movs	r3, #0
 800219e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021a6:	f107 0308 	add.w	r3, r7, #8
 80021aa:	4618      	mov	r0, r3
 80021ac:	f001 ff54 	bl	8004058 <HAL_RCCEx_PeriphCLKConfig>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80021b6:	f000 f80b 	bl	80021d0 <Error_Handler>
  }
}
 80021ba:	bf00      	nop
 80021bc:	37e0      	adds	r7, #224	; 0xe0
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40007000 	.word	0x40007000
 80021cc:	00200100 	.word	0x00200100

080021d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021d4:	b672      	cpsid	i
}
 80021d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80021d8:	e7fe      	b.n	80021d8 <Error_Handler+0x8>
	...

080021dc <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80021e0:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <MX_SPI4_Init+0x74>)
 80021e2:	4a1c      	ldr	r2, [pc, #112]	; (8002254 <MX_SPI4_Init+0x78>)
 80021e4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80021e6:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <MX_SPI4_Init+0x74>)
 80021e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021ec:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80021ee:	4b18      	ldr	r3, [pc, #96]	; (8002250 <MX_SPI4_Init+0x74>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80021f4:	4b16      	ldr	r3, [pc, #88]	; (8002250 <MX_SPI4_Init+0x74>)
 80021f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80021fa:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021fc:	4b14      	ldr	r3, [pc, #80]	; (8002250 <MX_SPI4_Init+0x74>)
 80021fe:	2202      	movs	r2, #2
 8002200:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002202:	4b13      	ldr	r3, [pc, #76]	; (8002250 <MX_SPI4_Init+0x74>)
 8002204:	2201      	movs	r2, #1
 8002206:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002208:	4b11      	ldr	r3, [pc, #68]	; (8002250 <MX_SPI4_Init+0x74>)
 800220a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800220e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <MX_SPI4_Init+0x74>)
 8002212:	2210      	movs	r2, #16
 8002214:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002216:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <MX_SPI4_Init+0x74>)
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <MX_SPI4_Init+0x74>)
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002222:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <MX_SPI4_Init+0x74>)
 8002224:	2200      	movs	r2, #0
 8002226:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002228:	4b09      	ldr	r3, [pc, #36]	; (8002250 <MX_SPI4_Init+0x74>)
 800222a:	2207      	movs	r2, #7
 800222c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800222e:	4b08      	ldr	r3, [pc, #32]	; (8002250 <MX_SPI4_Init+0x74>)
 8002230:	2200      	movs	r2, #0
 8002232:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <MX_SPI4_Init+0x74>)
 8002236:	2200      	movs	r2, #0
 8002238:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800223a:	4805      	ldr	r0, [pc, #20]	; (8002250 <MX_SPI4_Init+0x74>)
 800223c:	f002 fb34 	bl	80048a8 <HAL_SPI_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002246:	f7ff ffc3 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200002c0 	.word	0x200002c0
 8002254:	40013400 	.word	0x40013400

08002258 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	; 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a1b      	ldr	r2, [pc, #108]	; (80022e4 <HAL_SPI_MspInit+0x8c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d12f      	bne.n	80022da <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800227a:	4b1b      	ldr	r3, [pc, #108]	; (80022e8 <HAL_SPI_MspInit+0x90>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227e:	4a1a      	ldr	r2, [pc, #104]	; (80022e8 <HAL_SPI_MspInit+0x90>)
 8002280:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002284:	6453      	str	r3, [r2, #68]	; 0x44
 8002286:	4b18      	ldr	r3, [pc, #96]	; (80022e8 <HAL_SPI_MspInit+0x90>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002292:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <HAL_SPI_MspInit+0x90>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	4a14      	ldr	r2, [pc, #80]	; (80022e8 <HAL_SPI_MspInit+0x90>)
 8002298:	f043 0310 	orr.w	r3, r3, #16
 800229c:	6313      	str	r3, [r2, #48]	; 0x30
 800229e:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <HAL_SPI_MspInit+0x90>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	f003 0310 	and.w	r3, r3, #16
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80022aa:	2364      	movs	r3, #100	; 0x64
 80022ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ae:	2302      	movs	r3, #2
 80022b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b6:	2303      	movs	r3, #3
 80022b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80022ba:	2305      	movs	r3, #5
 80022bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022be:	f107 0314 	add.w	r3, r7, #20
 80022c2:	4619      	mov	r1, r3
 80022c4:	4809      	ldr	r0, [pc, #36]	; (80022ec <HAL_SPI_MspInit+0x94>)
 80022c6:	f000 fe85 	bl	8002fd4 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80022ca:	2200      	movs	r2, #0
 80022cc:	2100      	movs	r1, #0
 80022ce:	2054      	movs	r0, #84	; 0x54
 80022d0:	f000 fdb7 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80022d4:	2054      	movs	r0, #84	; 0x54
 80022d6:	f000 fdd0 	bl	8002e7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80022da:	bf00      	nop
 80022dc:	3728      	adds	r7, #40	; 0x28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40013400 	.word	0x40013400
 80022e8:	40023800 	.word	0x40023800
 80022ec:	40021000 	.word	0x40021000

080022f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80022f6:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <HAL_MspInit+0x44>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	4a0e      	ldr	r2, [pc, #56]	; (8002334 <HAL_MspInit+0x44>)
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002300:	6413      	str	r3, [r2, #64]	; 0x40
 8002302:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_MspInit+0x44>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230e:	4b09      	ldr	r3, [pc, #36]	; (8002334 <HAL_MspInit+0x44>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	4a08      	ldr	r2, [pc, #32]	; (8002334 <HAL_MspInit+0x44>)
 8002314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002318:	6453      	str	r3, [r2, #68]	; 0x44
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <HAL_MspInit+0x44>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800

08002338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800233c:	e7fe      	b.n	800233c <NMI_Handler+0x4>

0800233e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002342:	e7fe      	b.n	8002342 <HardFault_Handler+0x4>

08002344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002348:	e7fe      	b.n	8002348 <MemManage_Handler+0x4>

0800234a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800234e:	e7fe      	b.n	800234e <BusFault_Handler+0x4>

08002350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002354:	e7fe      	b.n	8002354 <UsageFault_Handler+0x4>

08002356 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002384:	f000 fc3e 	bl	8002c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	bd80      	pop	{r7, pc}

0800238c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <TIM2_IRQHandler+0x10>)
 8002392:	f003 fb61 	bl	8005a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	200003bc 	.word	0x200003bc

080023a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023a4:	4802      	ldr	r0, [pc, #8]	; (80023b0 <TIM3_IRQHandler+0x10>)
 80023a6:	f003 fb57 	bl	8005a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000370 	.word	0x20000370

080023b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023b8:	4802      	ldr	r0, [pc, #8]	; (80023c4 <USART3_IRQHandler+0x10>)
 80023ba:	f004 fbf3 	bl	8006ba4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000408 	.word	0x20000408

080023c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80023cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80023d0:	f000 ffc6 	bl	8003360 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023d4:	bf00      	nop
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80023dc:	4802      	ldr	r0, [pc, #8]	; (80023e8 <TIM5_IRQHandler+0x10>)
 80023de:	f003 fb3b 	bl	8005a58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000324 	.word	0x20000324

080023ec <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <SPI4_IRQHandler+0x10>)
 80023f2:	f002 fe85 	bl	8005100 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200002c0 	.word	0x200002c0

08002400 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
	return 1;
 8002404:	2301      	movs	r3, #1
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <_kill>:

int _kill(int pid, int sig)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800241a:	f005 fe29 	bl	8008070 <__errno>
 800241e:	4603      	mov	r3, r0
 8002420:	2216      	movs	r2, #22
 8002422:	601a      	str	r2, [r3, #0]
	return -1;
 8002424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <_exit>:

void _exit (int status)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002438:	f04f 31ff 	mov.w	r1, #4294967295
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff ffe7 	bl	8002410 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002442:	e7fe      	b.n	8002442 <_exit+0x12>

08002444 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	e00a      	b.n	800246c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002456:	f3af 8000 	nop.w
 800245a:	4601      	mov	r1, r0
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	1c5a      	adds	r2, r3, #1
 8002460:	60ba      	str	r2, [r7, #8]
 8002462:	b2ca      	uxtb	r2, r1
 8002464:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	3301      	adds	r3, #1
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	429a      	cmp	r2, r3
 8002472:	dbf0      	blt.n	8002456 <_read+0x12>
	}

return len;
 8002474:	687b      	ldr	r3, [r7, #4]
}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b086      	sub	sp, #24
 8002482:	af00      	add	r7, sp, #0
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	e009      	b.n	80024a4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	60ba      	str	r2, [r7, #8]
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	3301      	adds	r3, #1
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	697a      	ldr	r2, [r7, #20]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	dbf1      	blt.n	8002490 <_write+0x12>
	}
	return len;
 80024ac:	687b      	ldr	r3, [r7, #4]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <_close>:

int _close(int file)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
	return -1;
 80024be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024de:	605a      	str	r2, [r3, #4]
	return 0;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <_isatty>:

int _isatty(int file)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
	return 1;
 80024f6:	2301      	movs	r3, #1
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
	return 0;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3714      	adds	r7, #20
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
	...

08002520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002528:	4a14      	ldr	r2, [pc, #80]	; (800257c <_sbrk+0x5c>)
 800252a:	4b15      	ldr	r3, [pc, #84]	; (8002580 <_sbrk+0x60>)
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002534:	4b13      	ldr	r3, [pc, #76]	; (8002584 <_sbrk+0x64>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d102      	bne.n	8002542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800253c:	4b11      	ldr	r3, [pc, #68]	; (8002584 <_sbrk+0x64>)
 800253e:	4a12      	ldr	r2, [pc, #72]	; (8002588 <_sbrk+0x68>)
 8002540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002542:	4b10      	ldr	r3, [pc, #64]	; (8002584 <_sbrk+0x64>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	429a      	cmp	r2, r3
 800254e:	d207      	bcs.n	8002560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002550:	f005 fd8e 	bl	8008070 <__errno>
 8002554:	4603      	mov	r3, r0
 8002556:	220c      	movs	r2, #12
 8002558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800255a:	f04f 33ff 	mov.w	r3, #4294967295
 800255e:	e009      	b.n	8002574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002560:	4b08      	ldr	r3, [pc, #32]	; (8002584 <_sbrk+0x64>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <_sbrk+0x64>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	4a05      	ldr	r2, [pc, #20]	; (8002584 <_sbrk+0x64>)
 8002570:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002572:	68fb      	ldr	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20080000 	.word	0x20080000
 8002580:	00000400 	.word	0x00000400
 8002584:	20000254 	.word	0x20000254
 8002588:	200008a8 	.word	0x200008a8

0800258c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <SystemInit+0x20>)
 8002592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002596:	4a05      	ldr	r2, [pc, #20]	; (80025ac <SystemInit+0x20>)
 8002598:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800259c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b088      	sub	sp, #32
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b6:	f107 0310 	add.w	r3, r7, #16
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	609a      	str	r2, [r3, #8]
 80025c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c4:	1d3b      	adds	r3, r7, #4
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025ce:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <MX_TIM2_Init+0x94>)
 80025d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 80025d6:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <MX_TIM2_Init+0x94>)
 80025d8:	225f      	movs	r2, #95	; 0x5f
 80025da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <MX_TIM2_Init+0x94>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 80025e2:	4b18      	ldr	r3, [pc, #96]	; (8002644 <MX_TIM2_Init+0x94>)
 80025e4:	4a18      	ldr	r2, [pc, #96]	; (8002648 <MX_TIM2_Init+0x98>)
 80025e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e8:	4b16      	ldr	r3, [pc, #88]	; (8002644 <MX_TIM2_Init+0x94>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <MX_TIM2_Init+0x94>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025f4:	4813      	ldr	r0, [pc, #76]	; (8002644 <MX_TIM2_Init+0x94>)
 80025f6:	f003 f803 	bl	8005600 <HAL_TIM_Base_Init>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002600:	f7ff fde6 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002608:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800260a:	f107 0310 	add.w	r3, r7, #16
 800260e:	4619      	mov	r1, r3
 8002610:	480c      	ldr	r0, [pc, #48]	; (8002644 <MX_TIM2_Init+0x94>)
 8002612:	f003 fc51 	bl	8005eb8 <HAL_TIM_ConfigClockSource>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800261c:	f7ff fdd8 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002620:	2300      	movs	r3, #0
 8002622:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002628:	1d3b      	adds	r3, r7, #4
 800262a:	4619      	mov	r1, r3
 800262c:	4805      	ldr	r0, [pc, #20]	; (8002644 <MX_TIM2_Init+0x94>)
 800262e:	f004 f8ef 	bl	8006810 <HAL_TIMEx_MasterConfigSynchronization>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002638:	f7ff fdca 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800263c:	bf00      	nop
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	200003bc 	.word	0x200003bc
 8002648:	000f423f 	.word	0x000f423f

0800264c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08e      	sub	sp, #56	; 0x38
 8002650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002652:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	605a      	str	r2, [r3, #4]
 800265c:	609a      	str	r2, [r3, #8]
 800265e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800266c:	463b      	mov	r3, r7
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	609a      	str	r2, [r3, #8]
 8002676:	60da      	str	r2, [r3, #12]
 8002678:	611a      	str	r2, [r3, #16]
 800267a:	615a      	str	r2, [r3, #20]
 800267c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800267e:	4b38      	ldr	r3, [pc, #224]	; (8002760 <MX_TIM3_Init+0x114>)
 8002680:	4a38      	ldr	r2, [pc, #224]	; (8002764 <MX_TIM3_Init+0x118>)
 8002682:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8002684:	4b36      	ldr	r3, [pc, #216]	; (8002760 <MX_TIM3_Init+0x114>)
 8002686:	225f      	movs	r2, #95	; 0x5f
 8002688:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800268a:	4b35      	ldr	r3, [pc, #212]	; (8002760 <MX_TIM3_Init+0x114>)
 800268c:	2200      	movs	r2, #0
 800268e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002690:	4b33      	ldr	r3, [pc, #204]	; (8002760 <MX_TIM3_Init+0x114>)
 8002692:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002696:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002698:	4b31      	ldr	r3, [pc, #196]	; (8002760 <MX_TIM3_Init+0x114>)
 800269a:	2200      	movs	r2, #0
 800269c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800269e:	4b30      	ldr	r3, [pc, #192]	; (8002760 <MX_TIM3_Init+0x114>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026a4:	482e      	ldr	r0, [pc, #184]	; (8002760 <MX_TIM3_Init+0x114>)
 80026a6:	f002 ffab 	bl	8005600 <HAL_TIM_Base_Init>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80026b0:	f7ff fd8e 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026b8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026be:	4619      	mov	r1, r3
 80026c0:	4827      	ldr	r0, [pc, #156]	; (8002760 <MX_TIM3_Init+0x114>)
 80026c2:	f003 fbf9 	bl	8005eb8 <HAL_TIM_ConfigClockSource>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80026cc:	f7ff fd80 	bl	80021d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80026d0:	4823      	ldr	r0, [pc, #140]	; (8002760 <MX_TIM3_Init+0x114>)
 80026d2:	f003 f865 	bl	80057a0 <HAL_TIM_PWM_Init>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80026dc:	f7ff fd78 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026e8:	f107 031c 	add.w	r3, r7, #28
 80026ec:	4619      	mov	r1, r3
 80026ee:	481c      	ldr	r0, [pc, #112]	; (8002760 <MX_TIM3_Init+0x114>)
 80026f0:	f004 f88e 	bl	8006810 <HAL_TIMEx_MasterConfigSynchronization>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80026fa:	f7ff fd69 	bl	80021d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026fe:	2360      	movs	r3, #96	; 0x60
 8002700:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002702:	2300      	movs	r3, #0
 8002704:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800270a:	2300      	movs	r3, #0
 800270c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800270e:	463b      	mov	r3, r7
 8002710:	2200      	movs	r2, #0
 8002712:	4619      	mov	r1, r3
 8002714:	4812      	ldr	r0, [pc, #72]	; (8002760 <MX_TIM3_Init+0x114>)
 8002716:	f003 fabf 	bl	8005c98 <HAL_TIM_PWM_ConfigChannel>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002720:	f7ff fd56 	bl	80021d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002724:	463b      	mov	r3, r7
 8002726:	2204      	movs	r2, #4
 8002728:	4619      	mov	r1, r3
 800272a:	480d      	ldr	r0, [pc, #52]	; (8002760 <MX_TIM3_Init+0x114>)
 800272c:	f003 fab4 	bl	8005c98 <HAL_TIM_PWM_ConfigChannel>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002736:	f7ff fd4b 	bl	80021d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800273a:	463b      	mov	r3, r7
 800273c:	2208      	movs	r2, #8
 800273e:	4619      	mov	r1, r3
 8002740:	4807      	ldr	r0, [pc, #28]	; (8002760 <MX_TIM3_Init+0x114>)
 8002742:	f003 faa9 	bl	8005c98 <HAL_TIM_PWM_ConfigChannel>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 800274c:	f7ff fd40 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002750:	4803      	ldr	r0, [pc, #12]	; (8002760 <MX_TIM3_Init+0x114>)
 8002752:	f000 f8b3 	bl	80028bc <HAL_TIM_MspPostInit>

}
 8002756:	bf00      	nop
 8002758:	3738      	adds	r7, #56	; 0x38
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000370 	.word	0x20000370
 8002764:	40000400 	.word	0x40000400

08002768 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b088      	sub	sp, #32
 800276c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800276e:	f107 0310 	add.w	r3, r7, #16
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	609a      	str	r2, [r3, #8]
 800277a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800277c:	1d3b      	adds	r3, r7, #4
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	605a      	str	r2, [r3, #4]
 8002784:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002786:	4b1d      	ldr	r3, [pc, #116]	; (80027fc <MX_TIM5_Init+0x94>)
 8002788:	4a1d      	ldr	r2, [pc, #116]	; (8002800 <MX_TIM5_Init+0x98>)
 800278a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 95;
 800278c:	4b1b      	ldr	r3, [pc, #108]	; (80027fc <MX_TIM5_Init+0x94>)
 800278e:	225f      	movs	r2, #95	; 0x5f
 8002790:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002792:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <MX_TIM5_Init+0x94>)
 8002794:	2200      	movs	r2, #0
 8002796:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002798:	4b18      	ldr	r3, [pc, #96]	; (80027fc <MX_TIM5_Init+0x94>)
 800279a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800279e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a0:	4b16      	ldr	r3, [pc, #88]	; (80027fc <MX_TIM5_Init+0x94>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a6:	4b15      	ldr	r3, [pc, #84]	; (80027fc <MX_TIM5_Init+0x94>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80027ac:	4813      	ldr	r0, [pc, #76]	; (80027fc <MX_TIM5_Init+0x94>)
 80027ae:	f002 ff27 	bl	8005600 <HAL_TIM_Base_Init>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80027b8:	f7ff fd0a 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80027c2:	f107 0310 	add.w	r3, r7, #16
 80027c6:	4619      	mov	r1, r3
 80027c8:	480c      	ldr	r0, [pc, #48]	; (80027fc <MX_TIM5_Init+0x94>)
 80027ca:	f003 fb75 	bl	8005eb8 <HAL_TIM_ConfigClockSource>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80027d4:	f7ff fcfc 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d8:	2300      	movs	r3, #0
 80027da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80027e0:	1d3b      	adds	r3, r7, #4
 80027e2:	4619      	mov	r1, r3
 80027e4:	4805      	ldr	r0, [pc, #20]	; (80027fc <MX_TIM5_Init+0x94>)
 80027e6:	f004 f813 	bl	8006810 <HAL_TIMEx_MasterConfigSynchronization>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80027f0:	f7ff fcee 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80027f4:	bf00      	nop
 80027f6:	3720      	adds	r7, #32
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000324 	.word	0x20000324
 8002800:	40000c00 	.word	0x40000c00

08002804 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002814:	d114      	bne.n	8002840 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002816:	4b26      	ldr	r3, [pc, #152]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	4a25      	ldr	r2, [pc, #148]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	6413      	str	r3, [r2, #64]	; 0x40
 8002822:	4b23      	ldr	r3, [pc, #140]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800282e:	2200      	movs	r2, #0
 8002830:	2100      	movs	r1, #0
 8002832:	201c      	movs	r0, #28
 8002834:	f000 fb05 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002838:	201c      	movs	r0, #28
 800283a:	f000 fb1e 	bl	8002e7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800283e:	e032      	b.n	80028a6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1b      	ldr	r2, [pc, #108]	; (80028b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d114      	bne.n	8002874 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800284a:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	4a18      	ldr	r2, [pc, #96]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6413      	str	r3, [r2, #64]	; 0x40
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	2100      	movs	r1, #0
 8002866:	201d      	movs	r0, #29
 8002868:	f000 faeb 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800286c:	201d      	movs	r0, #29
 800286e:	f000 fb04 	bl	8002e7a <HAL_NVIC_EnableIRQ>
}
 8002872:	e018      	b.n	80028a6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM5)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a0f      	ldr	r2, [pc, #60]	; (80028b8 <HAL_TIM_Base_MspInit+0xb4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d113      	bne.n	80028a6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800287e:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	4a0b      	ldr	r2, [pc, #44]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 8002884:	f043 0308 	orr.w	r3, r3, #8
 8002888:	6413      	str	r3, [r2, #64]	; 0x40
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <HAL_TIM_Base_MspInit+0xac>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002896:	2200      	movs	r2, #0
 8002898:	2100      	movs	r1, #0
 800289a:	2032      	movs	r0, #50	; 0x32
 800289c:	f000 fad1 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80028a0:	2032      	movs	r0, #50	; 0x32
 80028a2:	f000 faea 	bl	8002e7a <HAL_NVIC_EnableIRQ>
}
 80028a6:	bf00      	nop
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40023800 	.word	0x40023800
 80028b4:	40000400 	.word	0x40000400
 80028b8:	40000c00 	.word	0x40000c00

080028bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b088      	sub	sp, #32
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	f107 030c 	add.w	r3, r7, #12
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a11      	ldr	r2, [pc, #68]	; (8002920 <HAL_TIM_MspPostInit+0x64>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d11c      	bne.n	8002918 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028de:	4b11      	ldr	r3, [pc, #68]	; (8002924 <HAL_TIM_MspPostInit+0x68>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a10      	ldr	r2, [pc, #64]	; (8002924 <HAL_TIM_MspPostInit+0x68>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <HAL_TIM_MspPostInit+0x68>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80028f6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80028fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fc:	2302      	movs	r3, #2
 80028fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002904:	2300      	movs	r3, #0
 8002906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002908:	2302      	movs	r3, #2
 800290a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800290c:	f107 030c 	add.w	r3, r7, #12
 8002910:	4619      	mov	r1, r3
 8002912:	4805      	ldr	r0, [pc, #20]	; (8002928 <HAL_TIM_MspPostInit+0x6c>)
 8002914:	f000 fb5e 	bl	8002fd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002918:	bf00      	nop
 800291a:	3720      	adds	r7, #32
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40000400 	.word	0x40000400
 8002924:	40023800 	.word	0x40023800
 8002928:	40020800 	.word	0x40020800

0800292c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002930:	4b14      	ldr	r3, [pc, #80]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002932:	4a15      	ldr	r2, [pc, #84]	; (8002988 <MX_USART3_UART_Init+0x5c>)
 8002934:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002936:	4b13      	ldr	r3, [pc, #76]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002938:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800293c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800293e:	4b11      	ldr	r3, [pc, #68]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002940:	2200      	movs	r2, #0
 8002942:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002944:	4b0f      	ldr	r3, [pc, #60]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002946:	2200      	movs	r2, #0
 8002948:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800294a:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <MX_USART3_UART_Init+0x58>)
 800294c:	2200      	movs	r2, #0
 800294e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002952:	220c      	movs	r2, #12
 8002954:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002956:	4b0b      	ldr	r3, [pc, #44]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002958:	2200      	movs	r2, #0
 800295a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800295c:	4b09      	ldr	r3, [pc, #36]	; (8002984 <MX_USART3_UART_Init+0x58>)
 800295e:	2200      	movs	r2, #0
 8002960:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002962:	4b08      	ldr	r3, [pc, #32]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002964:	2200      	movs	r2, #0
 8002966:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002968:	4b06      	ldr	r3, [pc, #24]	; (8002984 <MX_USART3_UART_Init+0x58>)
 800296a:	2200      	movs	r2, #0
 800296c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800296e:	4805      	ldr	r0, [pc, #20]	; (8002984 <MX_USART3_UART_Init+0x58>)
 8002970:	f003 fffa 	bl	8006968 <HAL_UART_Init>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800297a:	f7ff fc29 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000408 	.word	0x20000408
 8002988:	40004800 	.word	0x40004800

0800298c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	; 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
 80029a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a1b      	ldr	r2, [pc, #108]	; (8002a18 <HAL_UART_MspInit+0x8c>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d130      	bne.n	8002a10 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80029ae:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <HAL_UART_MspInit+0x90>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	4a1a      	ldr	r2, [pc, #104]	; (8002a1c <HAL_UART_MspInit+0x90>)
 80029b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ba:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <HAL_UART_MspInit+0x90>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c2:	613b      	str	r3, [r7, #16]
 80029c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <HAL_UART_MspInit+0x90>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	4a14      	ldr	r2, [pc, #80]	; (8002a1c <HAL_UART_MspInit+0x90>)
 80029cc:	f043 0308 	orr.w	r3, r3, #8
 80029d0:	6313      	str	r3, [r2, #48]	; 0x30
 80029d2:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <HAL_UART_MspInit+0x90>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80029de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e4:	2302      	movs	r3, #2
 80029e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ec:	2303      	movs	r3, #3
 80029ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029f0:	2307      	movs	r3, #7
 80029f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029f4:	f107 0314 	add.w	r3, r7, #20
 80029f8:	4619      	mov	r1, r3
 80029fa:	4809      	ldr	r0, [pc, #36]	; (8002a20 <HAL_UART_MspInit+0x94>)
 80029fc:	f000 faea 	bl	8002fd4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a00:	2200      	movs	r2, #0
 8002a02:	2100      	movs	r1, #0
 8002a04:	2027      	movs	r0, #39	; 0x27
 8002a06:	f000 fa1c 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a0a:	2027      	movs	r0, #39	; 0x27
 8002a0c:	f000 fa35 	bl	8002e7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002a10:	bf00      	nop
 8002a12:	3728      	adds	r7, #40	; 0x28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40004800 	.word	0x40004800
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40020c00 	.word	0x40020c00

08002a24 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002a28:	4b14      	ldr	r3, [pc, #80]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a2a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002a2e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002a30:	4b12      	ldr	r3, [pc, #72]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a32:	2206      	movs	r2, #6
 8002a34:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002a36:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a38:	2202      	movs	r2, #2
 8002a3a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a44:	2202      	movs	r2, #2
 8002a46:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002a54:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002a5a:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002a60:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002a66:	4805      	ldr	r0, [pc, #20]	; (8002a7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a68:	f000 fc9d 	bl	80033a6 <HAL_PCD_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002a72:	f7ff fbad 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	2000048c 	.word	0x2000048c

08002a80 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	; 0x28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a88:	f107 0314 	add.w	r3, r7, #20
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002aa0:	d141      	bne.n	8002b26 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa2:	4b23      	ldr	r3, [pc, #140]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	4a22      	ldr	r2, [pc, #136]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002aa8:	f043 0301 	orr.w	r3, r3, #1
 8002aac:	6313      	str	r3, [r2, #48]	; 0x30
 8002aae:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002aba:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002acc:	230a      	movs	r3, #10
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4817      	ldr	r0, [pc, #92]	; (8002b34 <HAL_PCD_MspInit+0xb4>)
 8002ad8:	f000 fa7c 	bl	8002fd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002adc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002aea:	f107 0314 	add.w	r3, r7, #20
 8002aee:	4619      	mov	r1, r3
 8002af0:	4810      	ldr	r0, [pc, #64]	; (8002b34 <HAL_PCD_MspInit+0xb4>)
 8002af2:	f000 fa6f 	bl	8002fd4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002af6:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afa:	4a0d      	ldr	r2, [pc, #52]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b00:	6353      	str	r3, [r2, #52]	; 0x34
 8002b02:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b12:	4a07      	ldr	r2, [pc, #28]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b18:	6453      	str	r3, [r2, #68]	; 0x44
 8002b1a:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <HAL_PCD_MspInit+0xb0>)
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002b26:	bf00      	nop
 8002b28:	3728      	adds	r7, #40	; 0x28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40020000 	.word	0x40020000

08002b38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b3c:	480d      	ldr	r0, [pc, #52]	; (8002b74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b3e:	490e      	ldr	r1, [pc, #56]	; (8002b78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b40:	4a0e      	ldr	r2, [pc, #56]	; (8002b7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b44:	e002      	b.n	8002b4c <LoopCopyDataInit>

08002b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b4a:	3304      	adds	r3, #4

08002b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b50:	d3f9      	bcc.n	8002b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b52:	4a0b      	ldr	r2, [pc, #44]	; (8002b80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b54:	4c0b      	ldr	r4, [pc, #44]	; (8002b84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b58:	e001      	b.n	8002b5e <LoopFillZerobss>

08002b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b5c:	3204      	adds	r2, #4

08002b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b60:	d3fb      	bcc.n	8002b5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b62:	f7ff fd13 	bl	800258c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b66:	f005 fa89 	bl	800807c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b6a:	f7ff fa11 	bl	8001f90 <main>
  bx  lr    
 8002b6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b70:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b78:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8002b7c:	0800d584 	.word	0x0800d584
  ldr r2, =_sbss
 8002b80:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8002b84:	200008a4 	.word	0x200008a4

08002b88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b88:	e7fe      	b.n	8002b88 <ADC_IRQHandler>

08002b8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b8e:	2003      	movs	r0, #3
 8002b90:	f000 f94c 	bl	8002e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b94:	2000      	movs	r0, #0
 8002b96:	f000 f805 	bl	8002ba4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002b9a:	f7ff fba9 	bl	80022f0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bac:	4b12      	ldr	r3, [pc, #72]	; (8002bf8 <HAL_InitTick+0x54>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b12      	ldr	r3, [pc, #72]	; (8002bfc <HAL_InitTick+0x58>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 f967 	bl	8002e96 <HAL_SYSTICK_Config>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e00e      	b.n	8002bf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b0f      	cmp	r3, #15
 8002bd6:	d80a      	bhi.n	8002bee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bd8:	2200      	movs	r2, #0
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002be0:	f000 f92f 	bl	8002e42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002be4:	4a06      	ldr	r2, [pc, #24]	; (8002c00 <HAL_InitTick+0x5c>)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	e000      	b.n	8002bf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	20000058 	.word	0x20000058
 8002bfc:	20000060 	.word	0x20000060
 8002c00:	2000005c 	.word	0x2000005c

08002c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_IncTick+0x20>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <HAL_IncTick+0x24>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4413      	add	r3, r2
 8002c14:	4a04      	ldr	r2, [pc, #16]	; (8002c28 <HAL_IncTick+0x24>)
 8002c16:	6013      	str	r3, [r2, #0]
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	20000060 	.word	0x20000060
 8002c28:	20000890 	.word	0x20000890

08002c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <HAL_GetTick+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000890 	.word	0x20000890

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff ffee 	bl	8002c2c <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5c:	d005      	beq.n	8002c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_Delay+0x44>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4413      	add	r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c6a:	bf00      	nop
 8002c6c:	f7ff ffde 	bl	8002c2c <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d8f7      	bhi.n	8002c6c <HAL_Delay+0x28>
  {
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000060 	.word	0x20000060

08002c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <__NVIC_SetPriorityGrouping+0x40>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ca8:	4013      	ands	r3, r2
 8002caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002cb4:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cba:	4a04      	ldr	r2, [pc, #16]	; (8002ccc <__NVIC_SetPriorityGrouping+0x40>)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	60d3      	str	r3, [r2, #12]
}
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	e000ed00 	.word	0xe000ed00
 8002cd0:	05fa0000 	.word	0x05fa0000

08002cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd8:	4b04      	ldr	r3, [pc, #16]	; (8002cec <__NVIC_GetPriorityGrouping+0x18>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	0a1b      	lsrs	r3, r3, #8
 8002cde:	f003 0307 	and.w	r3, r3, #7
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	db0b      	blt.n	8002d1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	4907      	ldr	r1, [pc, #28]	; (8002d28 <__NVIC_EnableIRQ+0x38>)
 8002d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	2001      	movs	r0, #1
 8002d12:	fa00 f202 	lsl.w	r2, r0, r2
 8002d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	e000e100 	.word	0xe000e100

08002d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	6039      	str	r1, [r7, #0]
 8002d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	db0a      	blt.n	8002d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	490c      	ldr	r1, [pc, #48]	; (8002d78 <__NVIC_SetPriority+0x4c>)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	0112      	lsls	r2, r2, #4
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	440b      	add	r3, r1
 8002d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d54:	e00a      	b.n	8002d6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	4908      	ldr	r1, [pc, #32]	; (8002d7c <__NVIC_SetPriority+0x50>)
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	3b04      	subs	r3, #4
 8002d64:	0112      	lsls	r2, r2, #4
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	440b      	add	r3, r1
 8002d6a:	761a      	strb	r2, [r3, #24]
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	e000e100 	.word	0xe000e100
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b089      	sub	sp, #36	; 0x24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f1c3 0307 	rsb	r3, r3, #7
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	bf28      	it	cs
 8002d9e:	2304      	movcs	r3, #4
 8002da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	3304      	adds	r3, #4
 8002da6:	2b06      	cmp	r3, #6
 8002da8:	d902      	bls.n	8002db0 <NVIC_EncodePriority+0x30>
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3b03      	subs	r3, #3
 8002dae:	e000      	b.n	8002db2 <NVIC_EncodePriority+0x32>
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	f04f 32ff 	mov.w	r2, #4294967295
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43da      	mvns	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd2:	43d9      	mvns	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd8:	4313      	orrs	r3, r2
         );
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3724      	adds	r7, #36	; 0x24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
	...

08002de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002df8:	d301      	bcc.n	8002dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e00f      	b.n	8002e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dfe:	4a0a      	ldr	r2, [pc, #40]	; (8002e28 <SysTick_Config+0x40>)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e06:	210f      	movs	r1, #15
 8002e08:	f04f 30ff 	mov.w	r0, #4294967295
 8002e0c:	f7ff ff8e 	bl	8002d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e10:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <SysTick_Config+0x40>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e16:	4b04      	ldr	r3, [pc, #16]	; (8002e28 <SysTick_Config+0x40>)
 8002e18:	2207      	movs	r2, #7
 8002e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	e000e010 	.word	0xe000e010

08002e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff ff29 	bl	8002c8c <__NVIC_SetPriorityGrouping>
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b086      	sub	sp, #24
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	4603      	mov	r3, r0
 8002e4a:	60b9      	str	r1, [r7, #8]
 8002e4c:	607a      	str	r2, [r7, #4]
 8002e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e54:	f7ff ff3e 	bl	8002cd4 <__NVIC_GetPriorityGrouping>
 8002e58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	6978      	ldr	r0, [r7, #20]
 8002e60:	f7ff ff8e 	bl	8002d80 <NVIC_EncodePriority>
 8002e64:	4602      	mov	r2, r0
 8002e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff ff5d 	bl	8002d2c <__NVIC_SetPriority>
}
 8002e72:	bf00      	nop
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	4603      	mov	r3, r0
 8002e82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff ff31 	bl	8002cf0 <__NVIC_EnableIRQ>
}
 8002e8e:	bf00      	nop
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b082      	sub	sp, #8
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7ff ffa2 	bl	8002de8 <SysTick_Config>
 8002ea4:	4603      	mov	r3, r0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b084      	sub	sp, #16
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ebc:	f7ff feb6 	bl	8002c2c <HAL_GetTick>
 8002ec0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d008      	beq.n	8002ee0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2280      	movs	r2, #128	; 0x80
 8002ed2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e052      	b.n	8002f86 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0216 	bic.w	r2, r2, #22
 8002eee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	695a      	ldr	r2, [r3, #20]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002efe:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d103      	bne.n	8002f10 <HAL_DMA_Abort+0x62>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d007      	beq.n	8002f20 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0208 	bic.w	r2, r2, #8
 8002f1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0201 	bic.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f30:	e013      	b.n	8002f5a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f32:	f7ff fe7b 	bl	8002c2c <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b05      	cmp	r3, #5
 8002f3e:	d90c      	bls.n	8002f5a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2220      	movs	r2, #32
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2203      	movs	r2, #3
 8002f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e015      	b.n	8002f86 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1e4      	bne.n	8002f32 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6c:	223f      	movs	r2, #63	; 0x3f
 8002f6e:	409a      	lsls	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d004      	beq.n	8002fac <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2280      	movs	r2, #128	; 0x80
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e00c      	b.n	8002fc6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2205      	movs	r2, #5
 8002fb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0201 	bic.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
	...

08002fd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	; 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	e175      	b.n	80032e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	4013      	ands	r3, r2
 8003006:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8164 	bne.w	80032da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d00b      	beq.n	8003032 <HAL_GPIO_Init+0x5e>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b02      	cmp	r3, #2
 8003020:	d007      	beq.n	8003032 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003026:	2b11      	cmp	r3, #17
 8003028:	d003      	beq.n	8003032 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b12      	cmp	r3, #18
 8003030:	d130      	bne.n	8003094 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4013      	ands	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003068:	2201      	movs	r2, #1
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 0201 	and.w	r2, r3, #1
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	2203      	movs	r2, #3
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d003      	beq.n	80030d4 <HAL_GPIO_Init+0x100>
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b12      	cmp	r3, #18
 80030d2:	d123      	bne.n	800311c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	08da      	lsrs	r2, r3, #3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3208      	adds	r2, #8
 80030dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	220f      	movs	r2, #15
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	08da      	lsrs	r2, r3, #3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3208      	adds	r2, #8
 8003116:	69b9      	ldr	r1, [r7, #24]
 8003118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	2203      	movs	r2, #3
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 0203 	and.w	r2, r3, #3
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4313      	orrs	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80be 	beq.w	80032da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800315e:	4b66      	ldr	r3, [pc, #408]	; (80032f8 <HAL_GPIO_Init+0x324>)
 8003160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003162:	4a65      	ldr	r2, [pc, #404]	; (80032f8 <HAL_GPIO_Init+0x324>)
 8003164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003168:	6453      	str	r3, [r2, #68]	; 0x44
 800316a:	4b63      	ldr	r3, [pc, #396]	; (80032f8 <HAL_GPIO_Init+0x324>)
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003172:	60fb      	str	r3, [r7, #12]
 8003174:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003176:	4a61      	ldr	r2, [pc, #388]	; (80032fc <HAL_GPIO_Init+0x328>)
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	089b      	lsrs	r3, r3, #2
 800317c:	3302      	adds	r3, #2
 800317e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003182:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	220f      	movs	r2, #15
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43db      	mvns	r3, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4013      	ands	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a58      	ldr	r2, [pc, #352]	; (8003300 <HAL_GPIO_Init+0x32c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d037      	beq.n	8003212 <HAL_GPIO_Init+0x23e>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a57      	ldr	r2, [pc, #348]	; (8003304 <HAL_GPIO_Init+0x330>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d031      	beq.n	800320e <HAL_GPIO_Init+0x23a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a56      	ldr	r2, [pc, #344]	; (8003308 <HAL_GPIO_Init+0x334>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d02b      	beq.n	800320a <HAL_GPIO_Init+0x236>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a55      	ldr	r2, [pc, #340]	; (800330c <HAL_GPIO_Init+0x338>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d025      	beq.n	8003206 <HAL_GPIO_Init+0x232>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a54      	ldr	r2, [pc, #336]	; (8003310 <HAL_GPIO_Init+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01f      	beq.n	8003202 <HAL_GPIO_Init+0x22e>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a53      	ldr	r2, [pc, #332]	; (8003314 <HAL_GPIO_Init+0x340>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d019      	beq.n	80031fe <HAL_GPIO_Init+0x22a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a52      	ldr	r2, [pc, #328]	; (8003318 <HAL_GPIO_Init+0x344>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d013      	beq.n	80031fa <HAL_GPIO_Init+0x226>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a51      	ldr	r2, [pc, #324]	; (800331c <HAL_GPIO_Init+0x348>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00d      	beq.n	80031f6 <HAL_GPIO_Init+0x222>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a50      	ldr	r2, [pc, #320]	; (8003320 <HAL_GPIO_Init+0x34c>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d007      	beq.n	80031f2 <HAL_GPIO_Init+0x21e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a4f      	ldr	r2, [pc, #316]	; (8003324 <HAL_GPIO_Init+0x350>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d101      	bne.n	80031ee <HAL_GPIO_Init+0x21a>
 80031ea:	2309      	movs	r3, #9
 80031ec:	e012      	b.n	8003214 <HAL_GPIO_Init+0x240>
 80031ee:	230a      	movs	r3, #10
 80031f0:	e010      	b.n	8003214 <HAL_GPIO_Init+0x240>
 80031f2:	2308      	movs	r3, #8
 80031f4:	e00e      	b.n	8003214 <HAL_GPIO_Init+0x240>
 80031f6:	2307      	movs	r3, #7
 80031f8:	e00c      	b.n	8003214 <HAL_GPIO_Init+0x240>
 80031fa:	2306      	movs	r3, #6
 80031fc:	e00a      	b.n	8003214 <HAL_GPIO_Init+0x240>
 80031fe:	2305      	movs	r3, #5
 8003200:	e008      	b.n	8003214 <HAL_GPIO_Init+0x240>
 8003202:	2304      	movs	r3, #4
 8003204:	e006      	b.n	8003214 <HAL_GPIO_Init+0x240>
 8003206:	2303      	movs	r3, #3
 8003208:	e004      	b.n	8003214 <HAL_GPIO_Init+0x240>
 800320a:	2302      	movs	r3, #2
 800320c:	e002      	b.n	8003214 <HAL_GPIO_Init+0x240>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <HAL_GPIO_Init+0x240>
 8003212:	2300      	movs	r3, #0
 8003214:	69fa      	ldr	r2, [r7, #28]
 8003216:	f002 0203 	and.w	r2, r2, #3
 800321a:	0092      	lsls	r2, r2, #2
 800321c:	4093      	lsls	r3, r2
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003224:	4935      	ldr	r1, [pc, #212]	; (80032fc <HAL_GPIO_Init+0x328>)
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	089b      	lsrs	r3, r3, #2
 800322a:	3302      	adds	r3, #2
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003232:	4b3d      	ldr	r3, [pc, #244]	; (8003328 <HAL_GPIO_Init+0x354>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	43db      	mvns	r3, r3
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	4013      	ands	r3, r2
 8003240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	4313      	orrs	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003256:	4a34      	ldr	r2, [pc, #208]	; (8003328 <HAL_GPIO_Init+0x354>)
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800325c:	4b32      	ldr	r3, [pc, #200]	; (8003328 <HAL_GPIO_Init+0x354>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	43db      	mvns	r3, r3
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	4013      	ands	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	4313      	orrs	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003280:	4a29      	ldr	r2, [pc, #164]	; (8003328 <HAL_GPIO_Init+0x354>)
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003286:	4b28      	ldr	r3, [pc, #160]	; (8003328 <HAL_GPIO_Init+0x354>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032aa:	4a1f      	ldr	r2, [pc, #124]	; (8003328 <HAL_GPIO_Init+0x354>)
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032b0:	4b1d      	ldr	r3, [pc, #116]	; (8003328 <HAL_GPIO_Init+0x354>)
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032d4:	4a14      	ldr	r2, [pc, #80]	; (8003328 <HAL_GPIO_Init+0x354>)
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	3301      	adds	r3, #1
 80032de:	61fb      	str	r3, [r7, #28]
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	2b0f      	cmp	r3, #15
 80032e4:	f67f ae86 	bls.w	8002ff4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80032e8:	bf00      	nop
 80032ea:	bf00      	nop
 80032ec:	3724      	adds	r7, #36	; 0x24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40023800 	.word	0x40023800
 80032fc:	40013800 	.word	0x40013800
 8003300:	40020000 	.word	0x40020000
 8003304:	40020400 	.word	0x40020400
 8003308:	40020800 	.word	0x40020800
 800330c:	40020c00 	.word	0x40020c00
 8003310:	40021000 	.word	0x40021000
 8003314:	40021400 	.word	0x40021400
 8003318:	40021800 	.word	0x40021800
 800331c:	40021c00 	.word	0x40021c00
 8003320:	40022000 	.word	0x40022000
 8003324:	40022400 	.word	0x40022400
 8003328:	40013c00 	.word	0x40013c00

0800332c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	807b      	strh	r3, [r7, #2]
 8003338:	4613      	mov	r3, r2
 800333a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800333c:	787b      	ldrb	r3, [r7, #1]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003342:	887a      	ldrh	r2, [r7, #2]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003348:	e003      	b.n	8003352 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800334a:	887b      	ldrh	r3, [r7, #2]
 800334c:	041a      	lsls	r2, r3, #16
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	619a      	str	r2, [r3, #24]
}
 8003352:	bf00      	nop
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
	...

08003360 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800336a:	4b08      	ldr	r3, [pc, #32]	; (800338c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	4013      	ands	r3, r2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d006      	beq.n	8003384 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003376:	4a05      	ldr	r2, [pc, #20]	; (800338c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003378:	88fb      	ldrh	r3, [r7, #6]
 800337a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	4618      	mov	r0, r3
 8003380:	f000 f806 	bl	8003390 <HAL_GPIO_EXTI_Callback>
  }
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40013c00 	.word	0x40013c00

08003390 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033a8:	b08f      	sub	sp, #60	; 0x3c
 80033aa:	af0a      	add	r7, sp, #40	; 0x28
 80033ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e116      	b.n	80035e6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7ff fb54 	bl	8002a80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2203      	movs	r2, #3
 80033dc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d102      	bne.n	80033f2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f004 fbda 	bl	8007bb0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	603b      	str	r3, [r7, #0]
 8003402:	687e      	ldr	r6, [r7, #4]
 8003404:	466d      	mov	r5, sp
 8003406:	f106 0410 	add.w	r4, r6, #16
 800340a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800340c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800340e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003410:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003412:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003416:	e885 0003 	stmia.w	r5, {r0, r1}
 800341a:	1d33      	adds	r3, r6, #4
 800341c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800341e:	6838      	ldr	r0, [r7, #0]
 8003420:	f004 fb6e 	bl	8007b00 <USB_CoreInit>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d005      	beq.n	8003436 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2202      	movs	r2, #2
 800342e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e0d7      	b.n	80035e6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f004 fbc8 	bl	8007bd2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003442:	2300      	movs	r3, #0
 8003444:	73fb      	strb	r3, [r7, #15]
 8003446:	e04a      	b.n	80034de <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003448:	7bfa      	ldrb	r2, [r7, #15]
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	333d      	adds	r3, #61	; 0x3d
 8003458:	2201      	movs	r2, #1
 800345a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800345c:	7bfa      	ldrb	r2, [r7, #15]
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	1a9b      	subs	r3, r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	440b      	add	r3, r1
 800346a:	333c      	adds	r3, #60	; 0x3c
 800346c:	7bfa      	ldrb	r2, [r7, #15]
 800346e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003470:	7bfa      	ldrb	r2, [r7, #15]
 8003472:	7bfb      	ldrb	r3, [r7, #15]
 8003474:	b298      	uxth	r0, r3
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	3342      	adds	r3, #66	; 0x42
 8003484:	4602      	mov	r2, r0
 8003486:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003488:	7bfa      	ldrb	r2, [r7, #15]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	333f      	adds	r3, #63	; 0x3f
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800349c:	7bfa      	ldrb	r2, [r7, #15]
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	4613      	mov	r3, r2
 80034a2:	00db      	lsls	r3, r3, #3
 80034a4:	1a9b      	subs	r3, r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	3344      	adds	r3, #68	; 0x44
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034b0:	7bfa      	ldrb	r2, [r7, #15]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	3348      	adds	r3, #72	; 0x48
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034c4:	7bfa      	ldrb	r2, [r7, #15]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	3350      	adds	r3, #80	; 0x50
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	3301      	adds	r3, #1
 80034dc:	73fb      	strb	r3, [r7, #15]
 80034de:	7bfa      	ldrb	r2, [r7, #15]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d3af      	bcc.n	8003448 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034e8:	2300      	movs	r3, #0
 80034ea:	73fb      	strb	r3, [r7, #15]
 80034ec:	e044      	b.n	8003578 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034ee:	7bfa      	ldrb	r2, [r7, #15]
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	440b      	add	r3, r1
 80034fc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003504:	7bfa      	ldrb	r2, [r7, #15]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003516:	7bfa      	ldrb	r2, [r7, #15]
 8003518:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800351a:	7bfa      	ldrb	r2, [r7, #15]
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	440b      	add	r3, r1
 8003528:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003530:	7bfa      	ldrb	r2, [r7, #15]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003546:	7bfa      	ldrb	r2, [r7, #15]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	1a9b      	subs	r3, r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	440b      	add	r3, r1
 8003554:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800355c:	7bfa      	ldrb	r2, [r7, #15]
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	1a9b      	subs	r3, r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	3301      	adds	r3, #1
 8003576:	73fb      	strb	r3, [r7, #15]
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	429a      	cmp	r2, r3
 8003580:	d3b5      	bcc.n	80034ee <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	603b      	str	r3, [r7, #0]
 8003588:	687e      	ldr	r6, [r7, #4]
 800358a:	466d      	mov	r5, sp
 800358c:	f106 0410 	add.w	r4, r6, #16
 8003590:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003592:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003594:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003596:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003598:	e894 0003 	ldmia.w	r4, {r0, r1}
 800359c:	e885 0003 	stmia.w	r5, {r0, r1}
 80035a0:	1d33      	adds	r3, r6, #4
 80035a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035a4:	6838      	ldr	r0, [r7, #0]
 80035a6:	f004 fb3f 	bl	8007c28 <USB_DevInit>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d005      	beq.n	80035bc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e014      	b.n	80035e6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d102      	bne.n	80035da <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f80b 	bl	80035f0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f004 fcf1 	bl	8007fc6 <USB_DevDisconnect>

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080035f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800361e:	4b05      	ldr	r3, [pc, #20]	; (8003634 <HAL_PCDEx_ActivateLPM+0x44>)
 8003620:	4313      	orrs	r3, r2
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	10000003 	.word	0x10000003

08003638 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800363c:	4b05      	ldr	r3, [pc, #20]	; (8003654 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a04      	ldr	r2, [pc, #16]	; (8003654 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003646:	6013      	str	r3, [r2, #0]
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40007000 	.word	0x40007000

08003658 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800365e:	2300      	movs	r3, #0
 8003660:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003662:	4b23      	ldr	r3, [pc, #140]	; (80036f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	4a22      	ldr	r2, [pc, #136]	; (80036f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800366c:	6413      	str	r3, [r2, #64]	; 0x40
 800366e:	4b20      	ldr	r3, [pc, #128]	; (80036f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003676:	603b      	str	r3, [r7, #0]
 8003678:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800367a:	4b1e      	ldr	r3, [pc, #120]	; (80036f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1d      	ldr	r2, [pc, #116]	; (80036f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003684:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003686:	f7ff fad1 	bl	8002c2c <HAL_GetTick>
 800368a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800368c:	e009      	b.n	80036a2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800368e:	f7ff facd 	bl	8002c2c <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800369c:	d901      	bls.n	80036a2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e022      	b.n	80036e8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036a2:	4b14      	ldr	r3, [pc, #80]	; (80036f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036ae:	d1ee      	bne.n	800368e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80036b0:	4b10      	ldr	r3, [pc, #64]	; (80036f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a0f      	ldr	r2, [pc, #60]	; (80036f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80036b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036bc:	f7ff fab6 	bl	8002c2c <HAL_GetTick>
 80036c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036c2:	e009      	b.n	80036d8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036c4:	f7ff fab2 	bl	8002c2c <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036d2:	d901      	bls.n	80036d8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e007      	b.n	80036e8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036d8:	4b06      	ldr	r3, [pc, #24]	; (80036f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036e4:	d1ee      	bne.n	80036c4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40023800 	.word	0x40023800
 80036f4:	40007000 	.word	0x40007000

080036f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003700:	2300      	movs	r3, #0
 8003702:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e29b      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8087 	beq.w	800382a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800371c:	4b96      	ldr	r3, [pc, #600]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 030c 	and.w	r3, r3, #12
 8003724:	2b04      	cmp	r3, #4
 8003726:	d00c      	beq.n	8003742 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003728:	4b93      	ldr	r3, [pc, #588]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 030c 	and.w	r3, r3, #12
 8003730:	2b08      	cmp	r3, #8
 8003732:	d112      	bne.n	800375a <HAL_RCC_OscConfig+0x62>
 8003734:	4b90      	ldr	r3, [pc, #576]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800373c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003740:	d10b      	bne.n	800375a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003742:	4b8d      	ldr	r3, [pc, #564]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d06c      	beq.n	8003828 <HAL_RCC_OscConfig+0x130>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d168      	bne.n	8003828 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e275      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003762:	d106      	bne.n	8003772 <HAL_RCC_OscConfig+0x7a>
 8003764:	4b84      	ldr	r3, [pc, #528]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a83      	ldr	r2, [pc, #524]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800376a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800376e:	6013      	str	r3, [r2, #0]
 8003770:	e02e      	b.n	80037d0 <HAL_RCC_OscConfig+0xd8>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10c      	bne.n	8003794 <HAL_RCC_OscConfig+0x9c>
 800377a:	4b7f      	ldr	r3, [pc, #508]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a7e      	ldr	r2, [pc, #504]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003780:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	4b7c      	ldr	r3, [pc, #496]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a7b      	ldr	r2, [pc, #492]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800378c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003790:	6013      	str	r3, [r2, #0]
 8003792:	e01d      	b.n	80037d0 <HAL_RCC_OscConfig+0xd8>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800379c:	d10c      	bne.n	80037b8 <HAL_RCC_OscConfig+0xc0>
 800379e:	4b76      	ldr	r3, [pc, #472]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a75      	ldr	r2, [pc, #468]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	4b73      	ldr	r3, [pc, #460]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a72      	ldr	r2, [pc, #456]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b4:	6013      	str	r3, [r2, #0]
 80037b6:	e00b      	b.n	80037d0 <HAL_RCC_OscConfig+0xd8>
 80037b8:	4b6f      	ldr	r3, [pc, #444]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a6e      	ldr	r2, [pc, #440]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037c2:	6013      	str	r3, [r2, #0]
 80037c4:	4b6c      	ldr	r3, [pc, #432]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a6b      	ldr	r2, [pc, #428]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d013      	beq.n	8003800 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d8:	f7ff fa28 	bl	8002c2c <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e0:	f7ff fa24 	bl	8002c2c <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	; 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e229      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f2:	4b61      	ldr	r3, [pc, #388]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d0f0      	beq.n	80037e0 <HAL_RCC_OscConfig+0xe8>
 80037fe:	e014      	b.n	800382a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7ff fa14 	bl	8002c2c <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003808:	f7ff fa10 	bl	8002c2c <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b64      	cmp	r3, #100	; 0x64
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e215      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800381a:	4b57      	ldr	r3, [pc, #348]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f0      	bne.n	8003808 <HAL_RCC_OscConfig+0x110>
 8003826:	e000      	b.n	800382a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d069      	beq.n	800390a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003836:	4b50      	ldr	r3, [pc, #320]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 030c 	and.w	r3, r3, #12
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00b      	beq.n	800385a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003842:	4b4d      	ldr	r3, [pc, #308]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 030c 	and.w	r3, r3, #12
 800384a:	2b08      	cmp	r3, #8
 800384c:	d11c      	bne.n	8003888 <HAL_RCC_OscConfig+0x190>
 800384e:	4b4a      	ldr	r3, [pc, #296]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d116      	bne.n	8003888 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	4b47      	ldr	r3, [pc, #284]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <HAL_RCC_OscConfig+0x17a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d001      	beq.n	8003872 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e1e9      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003872:	4b41      	ldr	r3, [pc, #260]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	493d      	ldr	r1, [pc, #244]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003882:	4313      	orrs	r3, r2
 8003884:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003886:	e040      	b.n	800390a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d023      	beq.n	80038d8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003890:	4b39      	ldr	r3, [pc, #228]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a38      	ldr	r2, [pc, #224]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7ff f9c6 	bl	8002c2c <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a4:	f7ff f9c2 	bl	8002c2c <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e1c7      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b6:	4b30      	ldr	r3, [pc, #192]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0f0      	beq.n	80038a4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c2:	4b2d      	ldr	r3, [pc, #180]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	4929      	ldr	r1, [pc, #164]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	600b      	str	r3, [r1, #0]
 80038d6:	e018      	b.n	800390a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038d8:	4b27      	ldr	r3, [pc, #156]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a26      	ldr	r2, [pc, #152]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 80038de:	f023 0301 	bic.w	r3, r3, #1
 80038e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7ff f9a2 	bl	8002c2c <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ec:	f7ff f99e 	bl	8002c2c <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e1a3      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038fe:	4b1e      	ldr	r3, [pc, #120]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1f0      	bne.n	80038ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0308 	and.w	r3, r3, #8
 8003912:	2b00      	cmp	r3, #0
 8003914:	d038      	beq.n	8003988 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d019      	beq.n	8003952 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800391e:	4b16      	ldr	r3, [pc, #88]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003920:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003922:	4a15      	ldr	r2, [pc, #84]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003924:	f043 0301 	orr.w	r3, r3, #1
 8003928:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800392a:	f7ff f97f 	bl	8002c2c <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003930:	e008      	b.n	8003944 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003932:	f7ff f97b 	bl	8002c2c <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e180      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003946:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0f0      	beq.n	8003932 <HAL_RCC_OscConfig+0x23a>
 8003950:	e01a      	b.n	8003988 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003956:	4a08      	ldr	r2, [pc, #32]	; (8003978 <HAL_RCC_OscConfig+0x280>)
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395e:	f7ff f965 	bl	8002c2c <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003964:	e00a      	b.n	800397c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003966:	f7ff f961 	bl	8002c2c <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d903      	bls.n	800397c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e166      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
 8003978:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800397c:	4b92      	ldr	r3, [pc, #584]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 800397e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1ee      	bne.n	8003966 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 80a4 	beq.w	8003ade <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003996:	4b8c      	ldr	r3, [pc, #560]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10d      	bne.n	80039be <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80039a2:	4b89      	ldr	r3, [pc, #548]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 80039a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a6:	4a88      	ldr	r2, [pc, #544]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 80039a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039ac:	6413      	str	r3, [r2, #64]	; 0x40
 80039ae:	4b86      	ldr	r3, [pc, #536]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 80039b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b6:	60bb      	str	r3, [r7, #8]
 80039b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039ba:	2301      	movs	r3, #1
 80039bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039be:	4b83      	ldr	r3, [pc, #524]	; (8003bcc <HAL_RCC_OscConfig+0x4d4>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d118      	bne.n	80039fc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80039ca:	4b80      	ldr	r3, [pc, #512]	; (8003bcc <HAL_RCC_OscConfig+0x4d4>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a7f      	ldr	r2, [pc, #508]	; (8003bcc <HAL_RCC_OscConfig+0x4d4>)
 80039d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039d6:	f7ff f929 	bl	8002c2c <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039de:	f7ff f925 	bl	8002c2c <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b64      	cmp	r3, #100	; 0x64
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e12a      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039f0:	4b76      	ldr	r3, [pc, #472]	; (8003bcc <HAL_RCC_OscConfig+0x4d4>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0f0      	beq.n	80039de <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d106      	bne.n	8003a12 <HAL_RCC_OscConfig+0x31a>
 8003a04:	4b70      	ldr	r3, [pc, #448]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a08:	4a6f      	ldr	r2, [pc, #444]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003a10:	e02d      	b.n	8003a6e <HAL_RCC_OscConfig+0x376>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10c      	bne.n	8003a34 <HAL_RCC_OscConfig+0x33c>
 8003a1a:	4b6b      	ldr	r3, [pc, #428]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a1e:	4a6a      	ldr	r2, [pc, #424]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	6713      	str	r3, [r2, #112]	; 0x70
 8003a26:	4b68      	ldr	r3, [pc, #416]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2a:	4a67      	ldr	r2, [pc, #412]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a2c:	f023 0304 	bic.w	r3, r3, #4
 8003a30:	6713      	str	r3, [r2, #112]	; 0x70
 8003a32:	e01c      	b.n	8003a6e <HAL_RCC_OscConfig+0x376>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b05      	cmp	r3, #5
 8003a3a:	d10c      	bne.n	8003a56 <HAL_RCC_OscConfig+0x35e>
 8003a3c:	4b62      	ldr	r3, [pc, #392]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a40:	4a61      	ldr	r2, [pc, #388]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a42:	f043 0304 	orr.w	r3, r3, #4
 8003a46:	6713      	str	r3, [r2, #112]	; 0x70
 8003a48:	4b5f      	ldr	r3, [pc, #380]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a4c:	4a5e      	ldr	r2, [pc, #376]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	6713      	str	r3, [r2, #112]	; 0x70
 8003a54:	e00b      	b.n	8003a6e <HAL_RCC_OscConfig+0x376>
 8003a56:	4b5c      	ldr	r3, [pc, #368]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a5a:	4a5b      	ldr	r2, [pc, #364]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a5c:	f023 0301 	bic.w	r3, r3, #1
 8003a60:	6713      	str	r3, [r2, #112]	; 0x70
 8003a62:	4b59      	ldr	r3, [pc, #356]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a66:	4a58      	ldr	r2, [pc, #352]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a68:	f023 0304 	bic.w	r3, r3, #4
 8003a6c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d015      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a76:	f7ff f8d9 	bl	8002c2c <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7c:	e00a      	b.n	8003a94 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7e:	f7ff f8d5 	bl	8002c2c <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e0d8      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a94:	4b4c      	ldr	r3, [pc, #304]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0ee      	beq.n	8003a7e <HAL_RCC_OscConfig+0x386>
 8003aa0:	e014      	b.n	8003acc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa2:	f7ff f8c3 	bl	8002c2c <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa8:	e00a      	b.n	8003ac0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aaa:	f7ff f8bf 	bl	8002c2c <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e0c2      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ac0:	4b41      	ldr	r3, [pc, #260]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1ee      	bne.n	8003aaa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d105      	bne.n	8003ade <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ad2:	4b3d      	ldr	r3, [pc, #244]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad6:	4a3c      	ldr	r2, [pc, #240]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003ad8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003adc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 80ae 	beq.w	8003c44 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ae8:	4b37      	ldr	r3, [pc, #220]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 030c 	and.w	r3, r3, #12
 8003af0:	2b08      	cmp	r3, #8
 8003af2:	d06d      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d14b      	bne.n	8003b94 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afc:	4b32      	ldr	r3, [pc, #200]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a31      	ldr	r2, [pc, #196]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b08:	f7ff f890 	bl	8002c2c <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b10:	f7ff f88c 	bl	8002c2c <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e091      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b22:	4b29      	ldr	r3, [pc, #164]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f0      	bne.n	8003b10 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69da      	ldr	r2, [r3, #28]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	431a      	orrs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	019b      	lsls	r3, r3, #6
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b44:	085b      	lsrs	r3, r3, #1
 8003b46:	3b01      	subs	r3, #1
 8003b48:	041b      	lsls	r3, r3, #16
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b50:	061b      	lsls	r3, r3, #24
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	071b      	lsls	r3, r3, #28
 8003b5a:	491b      	ldr	r1, [pc, #108]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b60:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a18      	ldr	r2, [pc, #96]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6c:	f7ff f85e 	bl	8002c2c <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b74:	f7ff f85a 	bl	8002c2c <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e05f      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b86:	4b10      	ldr	r3, [pc, #64]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0x47c>
 8003b92:	e057      	b.n	8003c44 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b94:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a0b      	ldr	r2, [pc, #44]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003b9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7ff f844 	bl	8002c2c <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba8:	f7ff f840 	bl	8002c2c <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e045      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bba:	4b03      	ldr	r3, [pc, #12]	; (8003bc8 <HAL_RCC_OscConfig+0x4d0>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x4b0>
 8003bc6:	e03d      	b.n	8003c44 <HAL_RCC_OscConfig+0x54c>
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003bd0:	4b1f      	ldr	r3, [pc, #124]	; (8003c50 <HAL_RCC_OscConfig+0x558>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d030      	beq.n	8003c40 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d129      	bne.n	8003c40 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d122      	bne.n	8003c40 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c00:	4013      	ands	r3, r2
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c06:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d119      	bne.n	8003c40 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d10f      	bne.n	8003c40 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d107      	bne.n	8003c40 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40023800 	.word	0x40023800

08003c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d101      	bne.n	8003c6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e0d0      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c6c:	4b6a      	ldr	r3, [pc, #424]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 030f 	and.w	r3, r3, #15
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d910      	bls.n	8003c9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c7a:	4b67      	ldr	r3, [pc, #412]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f023 020f 	bic.w	r2, r3, #15
 8003c82:	4965      	ldr	r1, [pc, #404]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c8a:	4b63      	ldr	r3, [pc, #396]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d001      	beq.n	8003c9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e0b8      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d020      	beq.n	8003cea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d005      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cb4:	4b59      	ldr	r3, [pc, #356]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	4a58      	ldr	r2, [pc, #352]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003cba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cbe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0308 	and.w	r3, r3, #8
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d005      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ccc:	4b53      	ldr	r3, [pc, #332]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	4a52      	ldr	r2, [pc, #328]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003cd2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003cd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cd8:	4b50      	ldr	r3, [pc, #320]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	494d      	ldr	r1, [pc, #308]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d040      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d107      	bne.n	8003d0e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfe:	4b47      	ldr	r3, [pc, #284]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d115      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e07f      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d107      	bne.n	8003d26 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d16:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e073      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d26:	4b3d      	ldr	r3, [pc, #244]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e06b      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d36:	4b39      	ldr	r3, [pc, #228]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f023 0203 	bic.w	r2, r3, #3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	4936      	ldr	r1, [pc, #216]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d48:	f7fe ff70 	bl	8002c2c <HAL_GetTick>
 8003d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d4e:	e00a      	b.n	8003d66 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d50:	f7fe ff6c 	bl	8002c2c <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e053      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d66:	4b2d      	ldr	r3, [pc, #180]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 020c 	and.w	r2, r3, #12
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d1eb      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d78:	4b27      	ldr	r3, [pc, #156]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 030f 	and.w	r3, r3, #15
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d210      	bcs.n	8003da8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d86:	4b24      	ldr	r3, [pc, #144]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 020f 	bic.w	r2, r3, #15
 8003d8e:	4922      	ldr	r1, [pc, #136]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d96:	4b20      	ldr	r3, [pc, #128]	; (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d001      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e032      	b.n	8003e0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d008      	beq.n	8003dc6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003db4:	4b19      	ldr	r3, [pc, #100]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	4916      	ldr	r1, [pc, #88]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d009      	beq.n	8003de6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dd2:	4b12      	ldr	r3, [pc, #72]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	490e      	ldr	r1, [pc, #56]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003de6:	f000 f821 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8003dea:	4602      	mov	r2, r0
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	091b      	lsrs	r3, r3, #4
 8003df2:	f003 030f 	and.w	r3, r3, #15
 8003df6:	490a      	ldr	r1, [pc, #40]	; (8003e20 <HAL_RCC_ClockConfig+0x1cc>)
 8003df8:	5ccb      	ldrb	r3, [r1, r3]
 8003dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfe:	4a09      	ldr	r2, [pc, #36]	; (8003e24 <HAL_RCC_ClockConfig+0x1d0>)
 8003e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e02:	4b09      	ldr	r3, [pc, #36]	; (8003e28 <HAL_RCC_ClockConfig+0x1d4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fe fecc 	bl	8002ba4 <HAL_InitTick>

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	40023c00 	.word	0x40023c00
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	0800d094 	.word	0x0800d094
 8003e24:	20000058 	.word	0x20000058
 8003e28:	2000005c 	.word	0x2000005c

08003e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003e34:	2300      	movs	r3, #0
 8003e36:	607b      	str	r3, [r7, #4]
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e44:	4b67      	ldr	r3, [pc, #412]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f003 030c 	and.w	r3, r3, #12
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d00d      	beq.n	8003e6c <HAL_RCC_GetSysClockFreq+0x40>
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	f200 80bd 	bhi.w	8003fd0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <HAL_RCC_GetSysClockFreq+0x34>
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	d003      	beq.n	8003e66 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e5e:	e0b7      	b.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e60:	4b61      	ldr	r3, [pc, #388]	; (8003fe8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003e62:	60bb      	str	r3, [r7, #8]
      break;
 8003e64:	e0b7      	b.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e66:	4b61      	ldr	r3, [pc, #388]	; (8003fec <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003e68:	60bb      	str	r3, [r7, #8]
      break;
 8003e6a:	e0b4      	b.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e6c:	4b5d      	ldr	r3, [pc, #372]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e74:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003e76:	4b5b      	ldr	r3, [pc, #364]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d04d      	beq.n	8003f1e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e82:	4b58      	ldr	r3, [pc, #352]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	099b      	lsrs	r3, r3, #6
 8003e88:	461a      	mov	r2, r3
 8003e8a:	f04f 0300 	mov.w	r3, #0
 8003e8e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e92:	f04f 0100 	mov.w	r1, #0
 8003e96:	ea02 0800 	and.w	r8, r2, r0
 8003e9a:	ea03 0901 	and.w	r9, r3, r1
 8003e9e:	4640      	mov	r0, r8
 8003ea0:	4649      	mov	r1, r9
 8003ea2:	f04f 0200 	mov.w	r2, #0
 8003ea6:	f04f 0300 	mov.w	r3, #0
 8003eaa:	014b      	lsls	r3, r1, #5
 8003eac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003eb0:	0142      	lsls	r2, r0, #5
 8003eb2:	4610      	mov	r0, r2
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	ebb0 0008 	subs.w	r0, r0, r8
 8003eba:	eb61 0109 	sbc.w	r1, r1, r9
 8003ebe:	f04f 0200 	mov.w	r2, #0
 8003ec2:	f04f 0300 	mov.w	r3, #0
 8003ec6:	018b      	lsls	r3, r1, #6
 8003ec8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ecc:	0182      	lsls	r2, r0, #6
 8003ece:	1a12      	subs	r2, r2, r0
 8003ed0:	eb63 0301 	sbc.w	r3, r3, r1
 8003ed4:	f04f 0000 	mov.w	r0, #0
 8003ed8:	f04f 0100 	mov.w	r1, #0
 8003edc:	00d9      	lsls	r1, r3, #3
 8003ede:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ee2:	00d0      	lsls	r0, r2, #3
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	eb12 0208 	adds.w	r2, r2, r8
 8003eec:	eb43 0309 	adc.w	r3, r3, r9
 8003ef0:	f04f 0000 	mov.w	r0, #0
 8003ef4:	f04f 0100 	mov.w	r1, #0
 8003ef8:	0259      	lsls	r1, r3, #9
 8003efa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003efe:	0250      	lsls	r0, r2, #9
 8003f00:	4602      	mov	r2, r0
 8003f02:	460b      	mov	r3, r1
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	f7fc fbaa 	bl	8000668 <__aeabi_uldivmod>
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	4613      	mov	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]
 8003f1c:	e04a      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f1e:	4b31      	ldr	r3, [pc, #196]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	099b      	lsrs	r3, r3, #6
 8003f24:	461a      	mov	r2, r3
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003f2e:	f04f 0100 	mov.w	r1, #0
 8003f32:	ea02 0400 	and.w	r4, r2, r0
 8003f36:	ea03 0501 	and.w	r5, r3, r1
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	4629      	mov	r1, r5
 8003f3e:	f04f 0200 	mov.w	r2, #0
 8003f42:	f04f 0300 	mov.w	r3, #0
 8003f46:	014b      	lsls	r3, r1, #5
 8003f48:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f4c:	0142      	lsls	r2, r0, #5
 8003f4e:	4610      	mov	r0, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	1b00      	subs	r0, r0, r4
 8003f54:	eb61 0105 	sbc.w	r1, r1, r5
 8003f58:	f04f 0200 	mov.w	r2, #0
 8003f5c:	f04f 0300 	mov.w	r3, #0
 8003f60:	018b      	lsls	r3, r1, #6
 8003f62:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f66:	0182      	lsls	r2, r0, #6
 8003f68:	1a12      	subs	r2, r2, r0
 8003f6a:	eb63 0301 	sbc.w	r3, r3, r1
 8003f6e:	f04f 0000 	mov.w	r0, #0
 8003f72:	f04f 0100 	mov.w	r1, #0
 8003f76:	00d9      	lsls	r1, r3, #3
 8003f78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f7c:	00d0      	lsls	r0, r2, #3
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	1912      	adds	r2, r2, r4
 8003f84:	eb45 0303 	adc.w	r3, r5, r3
 8003f88:	f04f 0000 	mov.w	r0, #0
 8003f8c:	f04f 0100 	mov.w	r1, #0
 8003f90:	0299      	lsls	r1, r3, #10
 8003f92:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003f96:	0290      	lsls	r0, r2, #10
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f04f 0300 	mov.w	r3, #0
 8003fa8:	f7fc fb5e 	bl	8000668 <__aeabi_uldivmod>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	0c1b      	lsrs	r3, r3, #16
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fcc:	60bb      	str	r3, [r7, #8]
      break;
 8003fce:	e002      	b.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fd0:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003fd2:	60bb      	str	r3, [r7, #8]
      break;
 8003fd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	00f42400 	.word	0x00f42400
 8003fec:	007a1200 	.word	0x007a1200

08003ff0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ff4:	4b03      	ldr	r3, [pc, #12]	; (8004004 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	20000058 	.word	0x20000058

08004008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800400c:	f7ff fff0 	bl	8003ff0 <HAL_RCC_GetHCLKFreq>
 8004010:	4602      	mov	r2, r0
 8004012:	4b05      	ldr	r3, [pc, #20]	; (8004028 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	0a9b      	lsrs	r3, r3, #10
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	4903      	ldr	r1, [pc, #12]	; (800402c <HAL_RCC_GetPCLK1Freq+0x24>)
 800401e:	5ccb      	ldrb	r3, [r1, r3]
 8004020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004024:	4618      	mov	r0, r3
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40023800 	.word	0x40023800
 800402c:	0800d0a4 	.word	0x0800d0a4

08004030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004034:	f7ff ffdc 	bl	8003ff0 <HAL_RCC_GetHCLKFreq>
 8004038:	4602      	mov	r2, r0
 800403a:	4b05      	ldr	r3, [pc, #20]	; (8004050 <HAL_RCC_GetPCLK2Freq+0x20>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	0b5b      	lsrs	r3, r3, #13
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	4903      	ldr	r1, [pc, #12]	; (8004054 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004046:	5ccb      	ldrb	r3, [r1, r3]
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800404c:	4618      	mov	r0, r3
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40023800 	.word	0x40023800
 8004054:	0800d0a4 	.word	0x0800d0a4

08004058 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004064:	2300      	movs	r3, #0
 8004066:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800406c:	2300      	movs	r3, #0
 800406e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004070:	2300      	movs	r3, #0
 8004072:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d012      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004080:	4b69      	ldr	r3, [pc, #420]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	4a68      	ldr	r2, [pc, #416]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004086:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800408a:	6093      	str	r3, [r2, #8]
 800408c:	4b66      	ldr	r3, [pc, #408]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004094:	4964      	ldr	r1, [pc, #400]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004096:	4313      	orrs	r3, r2
 8004098:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80040a2:	2301      	movs	r3, #1
 80040a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d017      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80040b2:	4b5d      	ldr	r3, [pc, #372]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c0:	4959      	ldr	r1, [pc, #356]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040d0:	d101      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80040d2:	2301      	movs	r3, #1
 80040d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80040de:	2301      	movs	r3, #1
 80040e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d017      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80040ee:	4b4e      	ldr	r3, [pc, #312]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	494a      	ldr	r1, [pc, #296]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800410c:	d101      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800410e:	2301      	movs	r3, #1
 8004110:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800411a:	2301      	movs	r3, #1
 800411c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800412a:	2301      	movs	r3, #1
 800412c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0320 	and.w	r3, r3, #32
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 808b 	beq.w	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800413c:	4b3a      	ldr	r3, [pc, #232]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800413e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004140:	4a39      	ldr	r2, [pc, #228]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004146:	6413      	str	r3, [r2, #64]	; 0x40
 8004148:	4b37      	ldr	r3, [pc, #220]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800414a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004150:	60bb      	str	r3, [r7, #8]
 8004152:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004154:	4b35      	ldr	r3, [pc, #212]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a34      	ldr	r2, [pc, #208]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800415a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800415e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004160:	f7fe fd64 	bl	8002c2c <HAL_GetTick>
 8004164:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004166:	e008      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004168:	f7fe fd60 	bl	8002c2c <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b64      	cmp	r3, #100	; 0x64
 8004174:	d901      	bls.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e38f      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800417a:	4b2c      	ldr	r3, [pc, #176]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0f0      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004186:	4b28      	ldr	r3, [pc, #160]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d035      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d02e      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041a4:	4b20      	ldr	r3, [pc, #128]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041ae:	4b1e      	ldr	r3, [pc, #120]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b2:	4a1d      	ldr	r2, [pc, #116]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041b8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041ba:	4b1b      	ldr	r3, [pc, #108]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041be:	4a1a      	ldr	r2, [pc, #104]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80041c6:	4a18      	ldr	r2, [pc, #96]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80041cc:	4b16      	ldr	r3, [pc, #88]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d114      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7fe fd28 	bl	8002c2c <HAL_GetTick>
 80041dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041de:	e00a      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041e0:	f7fe fd24 	bl	8002c2c <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e351      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f6:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0ee      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800420a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800420e:	d111      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004210:	4b05      	ldr	r3, [pc, #20]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800421c:	4b04      	ldr	r3, [pc, #16]	; (8004230 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800421e:	400b      	ands	r3, r1
 8004220:	4901      	ldr	r1, [pc, #4]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004222:	4313      	orrs	r3, r2
 8004224:	608b      	str	r3, [r1, #8]
 8004226:	e00b      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004228:	40023800 	.word	0x40023800
 800422c:	40007000 	.word	0x40007000
 8004230:	0ffffcff 	.word	0x0ffffcff
 8004234:	4bb3      	ldr	r3, [pc, #716]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4ab2      	ldr	r2, [pc, #712]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800423a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800423e:	6093      	str	r3, [r2, #8]
 8004240:	4bb0      	ldr	r3, [pc, #704]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004242:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800424c:	49ad      	ldr	r1, [pc, #692]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800424e:	4313      	orrs	r3, r2
 8004250:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0310 	and.w	r3, r3, #16
 800425a:	2b00      	cmp	r3, #0
 800425c:	d010      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800425e:	4ba9      	ldr	r3, [pc, #676]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004260:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004264:	4aa7      	ldr	r2, [pc, #668]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004266:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800426a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800426e:	4ba5      	ldr	r3, [pc, #660]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004270:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004278:	49a2      	ldr	r1, [pc, #648]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800428c:	4b9d      	ldr	r3, [pc, #628]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800428e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004292:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800429a:	499a      	ldr	r1, [pc, #616]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042ae:	4b95      	ldr	r3, [pc, #596]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042bc:	4991      	ldr	r1, [pc, #580]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042d0:	4b8c      	ldr	r3, [pc, #560]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042de:	4989      	ldr	r1, [pc, #548]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042f2:	4b84      	ldr	r3, [pc, #528]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80042f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004300:	4980      	ldr	r1, [pc, #512]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004302:	4313      	orrs	r3, r2
 8004304:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004314:	4b7b      	ldr	r3, [pc, #492]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800431a:	f023 0203 	bic.w	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004322:	4978      	ldr	r1, [pc, #480]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004336:	4b73      	ldr	r3, [pc, #460]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800433c:	f023 020c 	bic.w	r2, r3, #12
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004344:	496f      	ldr	r1, [pc, #444]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00a      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004358:	4b6a      	ldr	r3, [pc, #424]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800435e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004366:	4967      	ldr	r1, [pc, #412]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004368:	4313      	orrs	r3, r2
 800436a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00a      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800437a:	4b62      	ldr	r3, [pc, #392]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800437c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004380:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004388:	495e      	ldr	r1, [pc, #376]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800439c:	4b59      	ldr	r3, [pc, #356]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800439e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043aa:	4956      	ldr	r1, [pc, #344]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00a      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80043be:	4b51      	ldr	r3, [pc, #324]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043cc:	494d      	ldr	r1, [pc, #308]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00a      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80043e0:	4b48      	ldr	r3, [pc, #288]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ee:	4945      	ldr	r1, [pc, #276]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00a      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004402:	4b40      	ldr	r3, [pc, #256]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004408:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004410:	493c      	ldr	r1, [pc, #240]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00a      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004424:	4b37      	ldr	r3, [pc, #220]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004432:	4934      	ldr	r1, [pc, #208]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004434:	4313      	orrs	r3, r2
 8004436:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d011      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004446:	4b2f      	ldr	r3, [pc, #188]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004454:	492b      	ldr	r1, [pc, #172]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004460:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004464:	d101      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004466:	2301      	movs	r3, #1
 8004468:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0308 	and.w	r3, r3, #8
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004476:	2301      	movs	r3, #1
 8004478:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004486:	4b1f      	ldr	r3, [pc, #124]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800448c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004494:	491b      	ldr	r1, [pc, #108]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00b      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044a8:	4b16      	ldr	r3, [pc, #88]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044b8:	4912      	ldr	r1, [pc, #72]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00b      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80044cc:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044dc:	4909      	ldr	r1, [pc, #36]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00f      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044f0:	4b04      	ldr	r3, [pc, #16]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044f6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004500:	e002      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004502:	bf00      	nop
 8004504:	40023800 	.word	0x40023800
 8004508:	4986      	ldr	r1, [pc, #536]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00b      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800451c:	4b81      	ldr	r3, [pc, #516]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800451e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004522:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800452c:	497d      	ldr	r1, [pc, #500]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800452e:	4313      	orrs	r3, r2
 8004530:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d006      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 80d6 	beq.w	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004548:	4b76      	ldr	r3, [pc, #472]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a75      	ldr	r2, [pc, #468]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800454e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004552:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004554:	f7fe fb6a 	bl	8002c2c <HAL_GetTick>
 8004558:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800455a:	e008      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800455c:	f7fe fb66 	bl	8002c2c <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b64      	cmp	r3, #100	; 0x64
 8004568:	d901      	bls.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e195      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800456e:	4b6d      	ldr	r3, [pc, #436]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f0      	bne.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b00      	cmp	r3, #0
 8004584:	d021      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458a:	2b00      	cmp	r3, #0
 800458c:	d11d      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800458e:	4b65      	ldr	r3, [pc, #404]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004590:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004594:	0c1b      	lsrs	r3, r3, #16
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800459c:	4b61      	ldr	r3, [pc, #388]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800459e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045a2:	0e1b      	lsrs	r3, r3, #24
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	019a      	lsls	r2, r3, #6
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	041b      	lsls	r3, r3, #16
 80045b4:	431a      	orrs	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	061b      	lsls	r3, r3, #24
 80045ba:	431a      	orrs	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	071b      	lsls	r3, r3, #28
 80045c2:	4958      	ldr	r1, [pc, #352]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d004      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045de:	d00a      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d02e      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045f4:	d129      	bne.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045f6:	4b4b      	ldr	r3, [pc, #300]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045fc:	0c1b      	lsrs	r3, r3, #16
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004604:	4b47      	ldr	r3, [pc, #284]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004606:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800460a:	0f1b      	lsrs	r3, r3, #28
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	019a      	lsls	r2, r3, #6
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	041b      	lsls	r3, r3, #16
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	061b      	lsls	r3, r3, #24
 8004624:	431a      	orrs	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	071b      	lsls	r3, r3, #28
 800462a:	493e      	ldr	r1, [pc, #248]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004632:	4b3c      	ldr	r3, [pc, #240]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004638:	f023 021f 	bic.w	r2, r3, #31
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	3b01      	subs	r3, #1
 8004642:	4938      	ldr	r1, [pc, #224]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004644:	4313      	orrs	r3, r2
 8004646:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d01d      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004656:	4b33      	ldr	r3, [pc, #204]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004658:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800465c:	0e1b      	lsrs	r3, r3, #24
 800465e:	f003 030f 	and.w	r3, r3, #15
 8004662:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004664:	4b2f      	ldr	r3, [pc, #188]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004666:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800466a:	0f1b      	lsrs	r3, r3, #28
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	019a      	lsls	r2, r3, #6
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	041b      	lsls	r3, r3, #16
 800467e:	431a      	orrs	r2, r3
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	061b      	lsls	r3, r3, #24
 8004684:	431a      	orrs	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	071b      	lsls	r3, r3, #28
 800468a:	4926      	ldr	r1, [pc, #152]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800468c:	4313      	orrs	r3, r2
 800468e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d011      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	019a      	lsls	r2, r3, #6
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	041b      	lsls	r3, r3, #16
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	061b      	lsls	r3, r3, #24
 80046b2:	431a      	orrs	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	071b      	lsls	r3, r3, #28
 80046ba:	491a      	ldr	r1, [pc, #104]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046c2:	4b18      	ldr	r3, [pc, #96]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a17      	ldr	r2, [pc, #92]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80046cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ce:	f7fe faad 	bl	8002c2c <HAL_GetTick>
 80046d2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046d4:	e008      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046d6:	f7fe faa9 	bl	8002c2c <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b64      	cmp	r3, #100	; 0x64
 80046e2:	d901      	bls.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e0d8      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046e8:	4b0e      	ldr	r3, [pc, #56]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0f0      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	f040 80ce 	bne.w	8004898 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80046fc:	4b09      	ldr	r3, [pc, #36]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a08      	ldr	r2, [pc, #32]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004702:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004706:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004708:	f7fe fa90 	bl	8002c2c <HAL_GetTick>
 800470c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800470e:	e00b      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004710:	f7fe fa8c 	bl	8002c2c <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b64      	cmp	r3, #100	; 0x64
 800471c:	d904      	bls.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e0bb      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004722:	bf00      	nop
 8004724:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004728:	4b5e      	ldr	r3, [pc, #376]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004730:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004734:	d0ec      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004746:	2b00      	cmp	r3, #0
 8004748:	d009      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004752:	2b00      	cmp	r3, #0
 8004754:	d02e      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2b00      	cmp	r3, #0
 800475c:	d12a      	bne.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800475e:	4b51      	ldr	r3, [pc, #324]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004764:	0c1b      	lsrs	r3, r3, #16
 8004766:	f003 0303 	and.w	r3, r3, #3
 800476a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800476c:	4b4d      	ldr	r3, [pc, #308]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800476e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004772:	0f1b      	lsrs	r3, r3, #28
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	019a      	lsls	r2, r3, #6
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	041b      	lsls	r3, r3, #16
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	061b      	lsls	r3, r3, #24
 800478c:	431a      	orrs	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	071b      	lsls	r3, r3, #28
 8004792:	4944      	ldr	r1, [pc, #272]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004794:	4313      	orrs	r3, r2
 8004796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800479a:	4b42      	ldr	r3, [pc, #264]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800479c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047a0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a8:	3b01      	subs	r3, #1
 80047aa:	021b      	lsls	r3, r3, #8
 80047ac:	493d      	ldr	r1, [pc, #244]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d022      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047c8:	d11d      	bne.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047ca:	4b36      	ldr	r3, [pc, #216]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d0:	0e1b      	lsrs	r3, r3, #24
 80047d2:	f003 030f 	and.w	r3, r3, #15
 80047d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80047d8:	4b32      	ldr	r3, [pc, #200]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047de:	0f1b      	lsrs	r3, r3, #28
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	019a      	lsls	r2, r3, #6
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	041b      	lsls	r3, r3, #16
 80047f2:	431a      	orrs	r2, r3
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	061b      	lsls	r3, r3, #24
 80047f8:	431a      	orrs	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	071b      	lsls	r3, r3, #28
 80047fe:	4929      	ldr	r1, [pc, #164]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004800:	4313      	orrs	r3, r2
 8004802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0308 	and.w	r3, r3, #8
 800480e:	2b00      	cmp	r3, #0
 8004810:	d028      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004812:	4b24      	ldr	r3, [pc, #144]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004818:	0e1b      	lsrs	r3, r3, #24
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004820:	4b20      	ldr	r3, [pc, #128]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004826:	0c1b      	lsrs	r3, r3, #16
 8004828:	f003 0303 	and.w	r3, r3, #3
 800482c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	019a      	lsls	r2, r3, #6
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	041b      	lsls	r3, r3, #16
 8004838:	431a      	orrs	r2, r3
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	061b      	lsls	r3, r3, #24
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	071b      	lsls	r3, r3, #28
 8004846:	4917      	ldr	r1, [pc, #92]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800484e:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004850:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004854:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485c:	4911      	ldr	r1, [pc, #68]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004864:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a0e      	ldr	r2, [pc, #56]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800486a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800486e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004870:	f7fe f9dc 	bl	8002c2c <HAL_GetTick>
 8004874:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004876:	e008      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004878:	f7fe f9d8 	bl	8002c2c <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b64      	cmp	r3, #100	; 0x64
 8004884:	d901      	bls.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e007      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800488a:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004892:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004896:	d1ef      	bne.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3720      	adds	r7, #32
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40023800 	.word	0x40023800

080048a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e09d      	b.n	80049f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d108      	bne.n	80048d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048ca:	d009      	beq.n	80048e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	61da      	str	r2, [r3, #28]
 80048d2:	e005      	b.n	80048e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d106      	bne.n	8004900 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fd fcac 	bl	8002258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004916:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004920:	d902      	bls.n	8004928 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004922:	2300      	movs	r3, #0
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	e002      	b.n	800492e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800492c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004936:	d007      	beq.n	8004948 <HAL_SPI_Init+0xa0>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004940:	d002      	beq.n	8004948 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	431a      	orrs	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004976:	431a      	orrs	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	69db      	ldr	r3, [r3, #28]
 800497c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004980:	431a      	orrs	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800498a:	ea42 0103 	orr.w	r1, r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004992:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	0c1b      	lsrs	r3, r3, #16
 80049a4:	f003 0204 	and.w	r2, r3, #4
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b6:	f003 0308 	and.w	r3, r3, #8
 80049ba:	431a      	orrs	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80049c4:	ea42 0103 	orr.w	r1, r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69da      	ldr	r2, [r3, #28]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b088      	sub	sp, #32
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	603b      	str	r3, [r7, #0]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_SPI_Transmit+0x22>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e158      	b.n	8004cd2 <HAL_SPI_Transmit+0x2d4>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a28:	f7fe f900 	bl	8002c2c <HAL_GetTick>
 8004a2c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a2e:	88fb      	ldrh	r3, [r7, #6]
 8004a30:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d002      	beq.n	8004a44 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004a3e:	2302      	movs	r3, #2
 8004a40:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a42:	e13d      	b.n	8004cc0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <HAL_SPI_Transmit+0x52>
 8004a4a:	88fb      	ldrh	r3, [r7, #6]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d102      	bne.n	8004a56 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a54:	e134      	b.n	8004cc0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2203      	movs	r2, #3
 8004a5a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	88fa      	ldrh	r2, [r7, #6]
 8004a6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	88fa      	ldrh	r2, [r7, #6]
 8004a74:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aa0:	d10f      	bne.n	8004ac2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ab0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ac0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004acc:	2b40      	cmp	r3, #64	; 0x40
 8004ace:	d007      	beq.n	8004ae0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ade:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ae8:	d94b      	bls.n	8004b82 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d002      	beq.n	8004af8 <HAL_SPI_Transmit+0xfa>
 8004af2:	8afb      	ldrh	r3, [r7, #22]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d13e      	bne.n	8004b76 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004afc:	881a      	ldrh	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b08:	1c9a      	adds	r2, r3, #2
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b1c:	e02b      	b.n	8004b76 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d112      	bne.n	8004b52 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b30:	881a      	ldrh	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3c:	1c9a      	adds	r2, r3, #2
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b50:	e011      	b.n	8004b76 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b52:	f7fe f86b 	bl	8002c2c <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d803      	bhi.n	8004b6a <HAL_SPI_Transmit+0x16c>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b68:	d102      	bne.n	8004b70 <HAL_SPI_Transmit+0x172>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004b74:	e0a4      	b.n	8004cc0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1ce      	bne.n	8004b1e <HAL_SPI_Transmit+0x120>
 8004b80:	e07c      	b.n	8004c7c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d002      	beq.n	8004b90 <HAL_SPI_Transmit+0x192>
 8004b8a:	8afb      	ldrh	r3, [r7, #22]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d170      	bne.n	8004c72 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d912      	bls.n	8004bc0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b9e:	881a      	ldrh	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004baa:	1c9a      	adds	r2, r3, #2
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b02      	subs	r3, #2
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004bbe:	e058      	b.n	8004c72 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	330c      	adds	r3, #12
 8004bca:	7812      	ldrb	r2, [r2, #0]
 8004bcc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd2:	1c5a      	adds	r2, r3, #1
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004be6:	e044      	b.n	8004c72 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d12b      	bne.n	8004c4e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d912      	bls.n	8004c26 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c04:	881a      	ldrh	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c10:	1c9a      	adds	r2, r3, #2
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	3b02      	subs	r3, #2
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c24:	e025      	b.n	8004c72 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	330c      	adds	r3, #12
 8004c30:	7812      	ldrb	r2, [r2, #0]
 8004c32:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	3b01      	subs	r3, #1
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c4c:	e011      	b.n	8004c72 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c4e:	f7fd ffed 	bl	8002c2c <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	683a      	ldr	r2, [r7, #0]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d803      	bhi.n	8004c66 <HAL_SPI_Transmit+0x268>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c64:	d102      	bne.n	8004c6c <HAL_SPI_Transmit+0x26e>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d102      	bne.n	8004c72 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c70:	e026      	b.n	8004cc0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1b5      	bne.n	8004be8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c7c:	69ba      	ldr	r2, [r7, #24]
 8004c7e:	6839      	ldr	r1, [r7, #0]
 8004c80:	68f8      	ldr	r0, [r7, #12]
 8004c82:	f000 fc77 	bl	8005574 <SPI_EndRxTxTransaction>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10a      	bne.n	8004cb0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	613b      	str	r3, [r7, #16]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	613b      	str	r3, [r7, #16]
 8004cae:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d002      	beq.n	8004cbe <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	77fb      	strb	r3, [r7, #31]
 8004cbc:	e000      	b.n	8004cc0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004cbe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004cd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3720      	adds	r7, #32
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b08a      	sub	sp, #40	; 0x28
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	60f8      	str	r0, [r7, #12]
 8004ce2:	60b9      	str	r1, [r7, #8]
 8004ce4:	607a      	str	r2, [r7, #4]
 8004ce6:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004cec:	2300      	movs	r3, #0
 8004cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_SPI_TransmitReceive+0x26>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e1fb      	b.n	80050f8 <HAL_SPI_TransmitReceive+0x41e>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d08:	f7fd ff90 	bl	8002c2c <HAL_GetTick>
 8004d0c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d14:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004d1c:	887b      	ldrh	r3, [r7, #2]
 8004d1e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004d20:	887b      	ldrh	r3, [r7, #2]
 8004d22:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d24:	7efb      	ldrb	r3, [r7, #27]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d00e      	beq.n	8004d48 <HAL_SPI_TransmitReceive+0x6e>
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d30:	d106      	bne.n	8004d40 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d102      	bne.n	8004d40 <HAL_SPI_TransmitReceive+0x66>
 8004d3a:	7efb      	ldrb	r3, [r7, #27]
 8004d3c:	2b04      	cmp	r3, #4
 8004d3e:	d003      	beq.n	8004d48 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004d40:	2302      	movs	r3, #2
 8004d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004d46:	e1cd      	b.n	80050e4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_SPI_TransmitReceive+0x80>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d002      	beq.n	8004d5a <HAL_SPI_TransmitReceive+0x80>
 8004d54:	887b      	ldrh	r3, [r7, #2]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d103      	bne.n	8004d62 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004d60:	e1c0      	b.n	80050e4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d003      	beq.n	8004d76 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2205      	movs	r2, #5
 8004d72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	887a      	ldrh	r2, [r7, #2]
 8004d86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	887a      	ldrh	r2, [r7, #2]
 8004d8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	887a      	ldrh	r2, [r7, #2]
 8004d9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	887a      	ldrh	r2, [r7, #2]
 8004da2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004db8:	d802      	bhi.n	8004dc0 <HAL_SPI_TransmitReceive+0xe6>
 8004dba:	8a3b      	ldrh	r3, [r7, #16]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d908      	bls.n	8004dd2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004dce:	605a      	str	r2, [r3, #4]
 8004dd0:	e007      	b.n	8004de2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004de0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b40      	cmp	r3, #64	; 0x40
 8004dee:	d007      	beq.n	8004e00 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e08:	d97c      	bls.n	8004f04 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d002      	beq.n	8004e18 <HAL_SPI_TransmitReceive+0x13e>
 8004e12:	8a7b      	ldrh	r3, [r7, #18]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d169      	bne.n	8004eec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1c:	881a      	ldrh	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e28:	1c9a      	adds	r2, r3, #2
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	3b01      	subs	r3, #1
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e3c:	e056      	b.n	8004eec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d11b      	bne.n	8004e84 <HAL_SPI_TransmitReceive+0x1aa>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d016      	beq.n	8004e84 <HAL_SPI_TransmitReceive+0x1aa>
 8004e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d113      	bne.n	8004e84 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e60:	881a      	ldrh	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6c:	1c9a      	adds	r2, r3, #2
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d11c      	bne.n	8004ecc <HAL_SPI_TransmitReceive+0x1f2>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d016      	beq.n	8004ecc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea8:	b292      	uxth	r2, r2
 8004eaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb0:	1c9a      	adds	r2, r3, #2
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ecc:	f7fd feae 	bl	8002c2c <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d807      	bhi.n	8004eec <HAL_SPI_TransmitReceive+0x212>
 8004edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee2:	d003      	beq.n	8004eec <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004eea:	e0fb      	b.n	80050e4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1a3      	bne.n	8004e3e <HAL_SPI_TransmitReceive+0x164>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d19d      	bne.n	8004e3e <HAL_SPI_TransmitReceive+0x164>
 8004f02:	e0df      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <HAL_SPI_TransmitReceive+0x23a>
 8004f0c:	8a7b      	ldrh	r3, [r7, #18]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	f040 80cb 	bne.w	80050aa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d912      	bls.n	8004f44 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f22:	881a      	ldrh	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2e:	1c9a      	adds	r2, r3, #2
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	3b02      	subs	r3, #2
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f42:	e0b2      	b.n	80050aa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	330c      	adds	r3, #12
 8004f4e:	7812      	ldrb	r2, [r2, #0]
 8004f50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f6a:	e09e      	b.n	80050aa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d134      	bne.n	8004fe4 <HAL_SPI_TransmitReceive+0x30a>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d02f      	beq.n	8004fe4 <HAL_SPI_TransmitReceive+0x30a>
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d12c      	bne.n	8004fe4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d912      	bls.n	8004fba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f98:	881a      	ldrh	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa4:	1c9a      	adds	r2, r3, #2
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b02      	subs	r3, #2
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fb8:	e012      	b.n	8004fe0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	7812      	ldrb	r2, [r2, #0]
 8004fc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d148      	bne.n	8005084 <HAL_SPI_TransmitReceive+0x3aa>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d042      	beq.n	8005084 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005004:	b29b      	uxth	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d923      	bls.n	8005052 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005014:	b292      	uxth	r2, r2
 8005016:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	1c9a      	adds	r2, r3, #2
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b02      	subs	r3, #2
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800503a:	b29b      	uxth	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	d81f      	bhi.n	8005080 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800504e:	605a      	str	r2, [r3, #4]
 8005050:	e016      	b.n	8005080 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f103 020c 	add.w	r2, r3, #12
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	7812      	ldrb	r2, [r2, #0]
 8005060:	b2d2      	uxtb	r2, r2
 8005062:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	1c5a      	adds	r2, r3, #1
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29a      	uxth	r2, r3
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005080:	2301      	movs	r3, #1
 8005082:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005084:	f7fd fdd2 	bl	8002c2c <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005090:	429a      	cmp	r2, r3
 8005092:	d803      	bhi.n	800509c <HAL_SPI_TransmitReceive+0x3c2>
 8005094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509a:	d102      	bne.n	80050a2 <HAL_SPI_TransmitReceive+0x3c8>
 800509c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d103      	bne.n	80050aa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80050a8:	e01c      	b.n	80050e4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f47f af5b 	bne.w	8004f6c <HAL_SPI_TransmitReceive+0x292>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f47f af54 	bne.w	8004f6c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050c4:	69fa      	ldr	r2, [r7, #28]
 80050c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 fa53 	bl	8005574 <SPI_EndRxTxTransaction>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d006      	beq.n	80050e2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2220      	movs	r2, #32
 80050de:	661a      	str	r2, [r3, #96]	; 0x60
 80050e0:	e000      	b.n	80050e4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80050e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80050f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3728      	adds	r7, #40	; 0x28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	099b      	lsrs	r3, r3, #6
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10f      	bne.n	8005144 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	099b      	lsrs	r3, r3, #6
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d004      	beq.n	8005144 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	4798      	blx	r3
    return;
 8005142:	e0d7      	b.n	80052f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	085b      	lsrs	r3, r3, #1
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00a      	beq.n	8005166 <HAL_SPI_IRQHandler+0x66>
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	09db      	lsrs	r3, r3, #7
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	2b00      	cmp	r3, #0
 800515a:	d004      	beq.n	8005166 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	4798      	blx	r3
    return;
 8005164:	e0c6      	b.n	80052f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	095b      	lsrs	r3, r3, #5
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10c      	bne.n	800518c <HAL_SPI_IRQHandler+0x8c>
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	099b      	lsrs	r3, r3, #6
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d106      	bne.n	800518c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	0a1b      	lsrs	r3, r3, #8
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 80b4 	beq.w	80052f4 <HAL_SPI_IRQHandler+0x1f4>
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 80ad 	beq.w	80052f4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	099b      	lsrs	r3, r3, #6
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d023      	beq.n	80051ee <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d011      	beq.n	80051d6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b6:	f043 0204 	orr.w	r2, r3, #4
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051be:	2300      	movs	r3, #0
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	617b      	str	r3, [r7, #20]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	617b      	str	r3, [r7, #20]
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	e00b      	b.n	80051ee <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051d6:	2300      	movs	r3, #0
 80051d8:	613b      	str	r3, [r7, #16]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	613b      	str	r3, [r7, #16]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	613b      	str	r3, [r7, #16]
 80051ea:	693b      	ldr	r3, [r7, #16]
        return;
 80051ec:	e082      	b.n	80052f4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	095b      	lsrs	r3, r3, #5
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d014      	beq.n	8005224 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051fe:	f043 0201 	orr.w	r2, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005206:	2300      	movs	r3, #0
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	60fb      	str	r3, [r7, #12]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00c      	beq.n	800524a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005234:	f043 0208 	orr.w	r2, r3, #8
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800523c:	2300      	movs	r3, #0
 800523e:	60bb      	str	r3, [r7, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	60bb      	str	r3, [r7, #8]
 8005248:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800524e:	2b00      	cmp	r3, #0
 8005250:	d04f      	beq.n	80052f2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005260:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d104      	bne.n	800527e <HAL_SPI_IRQHandler+0x17e>
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	d034      	beq.n	80052e8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685a      	ldr	r2, [r3, #4]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0203 	bic.w	r2, r2, #3
 800528c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005292:	2b00      	cmp	r3, #0
 8005294:	d011      	beq.n	80052ba <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800529a:	4a18      	ldr	r2, [pc, #96]	; (80052fc <HAL_SPI_IRQHandler+0x1fc>)
 800529c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fd fe73 	bl	8002f8e <HAL_DMA_Abort_IT>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d005      	beq.n	80052ba <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d016      	beq.n	80052f0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c6:	4a0d      	ldr	r2, [pc, #52]	; (80052fc <HAL_SPI_IRQHandler+0x1fc>)
 80052c8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fd fe5d 	bl	8002f8e <HAL_DMA_Abort_IT>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00a      	beq.n	80052f0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80052e6:	e003      	b.n	80052f0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 f809 	bl	8005300 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80052ee:	e000      	b.n	80052f2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80052f0:	bf00      	nop
    return;
 80052f2:	bf00      	nop
  }
}
 80052f4:	3720      	adds	r7, #32
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	08005315 	.word	0x08005315

08005300 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005320:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f7ff ffe5 	bl	8005300 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005336:	bf00      	nop
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
	...

08005340 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b088      	sub	sp, #32
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	4613      	mov	r3, r2
 800534e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005350:	f7fd fc6c 	bl	8002c2c <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005358:	1a9b      	subs	r3, r3, r2
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	4413      	add	r3, r2
 800535e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005360:	f7fd fc64 	bl	8002c2c <HAL_GetTick>
 8005364:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005366:	4b39      	ldr	r3, [pc, #228]	; (800544c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	015b      	lsls	r3, r3, #5
 800536c:	0d1b      	lsrs	r3, r3, #20
 800536e:	69fa      	ldr	r2, [r7, #28]
 8005370:	fb02 f303 	mul.w	r3, r2, r3
 8005374:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005376:	e054      	b.n	8005422 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537e:	d050      	beq.n	8005422 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005380:	f7fd fc54 	bl	8002c2c <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	429a      	cmp	r2, r3
 800538e:	d902      	bls.n	8005396 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d13d      	bne.n	8005412 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053ae:	d111      	bne.n	80053d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053b8:	d004      	beq.n	80053c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053c2:	d107      	bne.n	80053d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053dc:	d10f      	bne.n	80053fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e017      	b.n	8005442 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005418:	2300      	movs	r3, #0
 800541a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	3b01      	subs	r3, #1
 8005420:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4013      	ands	r3, r2
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	429a      	cmp	r2, r3
 8005430:	bf0c      	ite	eq
 8005432:	2301      	moveq	r3, #1
 8005434:	2300      	movne	r3, #0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	461a      	mov	r2, r3
 800543a:	79fb      	ldrb	r3, [r7, #7]
 800543c:	429a      	cmp	r2, r3
 800543e:	d19b      	bne.n	8005378 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3720      	adds	r7, #32
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	20000058 	.word	0x20000058

08005450 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b088      	sub	sp, #32
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
 800545c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800545e:	f7fd fbe5 	bl	8002c2c <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005466:	1a9b      	subs	r3, r3, r2
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	4413      	add	r3, r2
 800546c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800546e:	f7fd fbdd 	bl	8002c2c <HAL_GetTick>
 8005472:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005474:	4b3e      	ldr	r3, [pc, #248]	; (8005570 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	4613      	mov	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	00da      	lsls	r2, r3, #3
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	0d1b      	lsrs	r3, r3, #20
 8005484:	69fa      	ldr	r2, [r7, #28]
 8005486:	fb02 f303 	mul.w	r3, r2, r3
 800548a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800548c:	e062      	b.n	8005554 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005494:	d109      	bne.n	80054aa <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d106      	bne.n	80054aa <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	330c      	adds	r3, #12
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80054a8:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b0:	d050      	beq.n	8005554 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054b2:	f7fd fbbb 	bl	8002c2c <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	69fa      	ldr	r2, [r7, #28]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d902      	bls.n	80054c8 <SPI_WaitFifoStateUntilTimeout+0x78>
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d13d      	bne.n	8005544 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80054d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054e0:	d111      	bne.n	8005506 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054ea:	d004      	beq.n	80054f6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054f4:	d107      	bne.n	8005506 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005504:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800550a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800550e:	d10f      	bne.n	8005530 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800552e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e010      	b.n	8005566 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800554a:	2300      	movs	r3, #0
 800554c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	3b01      	subs	r3, #1
 8005552:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	4013      	ands	r3, r2
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	429a      	cmp	r2, r3
 8005562:	d194      	bne.n	800548e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3720      	adds	r7, #32
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	20000058 	.word	0x20000058

08005574 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af02      	add	r7, sp, #8
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	2200      	movs	r2, #0
 8005588:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f7ff ff5f 	bl	8005450 <SPI_WaitFifoStateUntilTimeout>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d007      	beq.n	80055a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800559c:	f043 0220 	orr.w	r2, r3, #32
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e027      	b.n	80055f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	2200      	movs	r2, #0
 80055b0:	2180      	movs	r1, #128	; 0x80
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f7ff fec4 	bl	8005340 <SPI_WaitFlagStateUntilTimeout>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d007      	beq.n	80055ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055c2:	f043 0220 	orr.w	r2, r3, #32
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e014      	b.n	80055f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	9300      	str	r3, [sp, #0]
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f7ff ff38 	bl	8005450 <SPI_WaitFifoStateUntilTimeout>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d007      	beq.n	80055f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ea:	f043 0220 	orr.w	r2, r3, #32
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e000      	b.n	80055f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e049      	b.n	80056a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d106      	bne.n	800562c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fd f8ec 	bl	8002804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3304      	adds	r3, #4
 800563c:	4619      	mov	r1, r3
 800563e:	4610      	mov	r0, r2
 8005640:	f000 fd28 	bl	8006094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3708      	adds	r7, #8
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d001      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e054      	b.n	8005772 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68da      	ldr	r2, [r3, #12]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a26      	ldr	r2, [pc, #152]	; (8005780 <HAL_TIM_Base_Start_IT+0xd0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d022      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f2:	d01d      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a22      	ldr	r2, [pc, #136]	; (8005784 <HAL_TIM_Base_Start_IT+0xd4>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d018      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a21      	ldr	r2, [pc, #132]	; (8005788 <HAL_TIM_Base_Start_IT+0xd8>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a1f      	ldr	r2, [pc, #124]	; (800578c <HAL_TIM_Base_Start_IT+0xdc>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00e      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1e      	ldr	r2, [pc, #120]	; (8005790 <HAL_TIM_Base_Start_IT+0xe0>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d009      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a1c      	ldr	r2, [pc, #112]	; (8005794 <HAL_TIM_Base_Start_IT+0xe4>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d004      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a1b      	ldr	r2, [pc, #108]	; (8005798 <HAL_TIM_Base_Start_IT+0xe8>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d115      	bne.n	800575c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	4b19      	ldr	r3, [pc, #100]	; (800579c <HAL_TIM_Base_Start_IT+0xec>)
 8005738:	4013      	ands	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2b06      	cmp	r3, #6
 8005740:	d015      	beq.n	800576e <HAL_TIM_Base_Start_IT+0xbe>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005748:	d011      	beq.n	800576e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0201 	orr.w	r2, r2, #1
 8005758:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575a:	e008      	b.n	800576e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0201 	orr.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]
 800576c:	e000      	b.n	8005770 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800576e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40010000 	.word	0x40010000
 8005784:	40000400 	.word	0x40000400
 8005788:	40000800 	.word	0x40000800
 800578c:	40000c00 	.word	0x40000c00
 8005790:	40010400 	.word	0x40010400
 8005794:	40014000 	.word	0x40014000
 8005798:	40001800 	.word	0x40001800
 800579c:	00010007 	.word	0x00010007

080057a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e049      	b.n	8005846 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d106      	bne.n	80057cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f841 	bl	800584e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3304      	adds	r3, #4
 80057dc:	4619      	mov	r1, r3
 80057de:	4610      	mov	r0, r2
 80057e0:	f000 fc58 	bl	8006094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800584e:	b480      	push	{r7}
 8005850:	b083      	sub	sp, #12
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005856:	bf00      	nop
 8005858:	370c      	adds	r7, #12
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
	...

08005864 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d109      	bne.n	8005888 <HAL_TIM_PWM_Start+0x24>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b01      	cmp	r3, #1
 800587e:	bf14      	ite	ne
 8005880:	2301      	movne	r3, #1
 8005882:	2300      	moveq	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	e03c      	b.n	8005902 <HAL_TIM_PWM_Start+0x9e>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	2b04      	cmp	r3, #4
 800588c:	d109      	bne.n	80058a2 <HAL_TIM_PWM_Start+0x3e>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b01      	cmp	r3, #1
 8005898:	bf14      	ite	ne
 800589a:	2301      	movne	r3, #1
 800589c:	2300      	moveq	r3, #0
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	e02f      	b.n	8005902 <HAL_TIM_PWM_Start+0x9e>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d109      	bne.n	80058bc <HAL_TIM_PWM_Start+0x58>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	bf14      	ite	ne
 80058b4:	2301      	movne	r3, #1
 80058b6:	2300      	moveq	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	e022      	b.n	8005902 <HAL_TIM_PWM_Start+0x9e>
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	2b0c      	cmp	r3, #12
 80058c0:	d109      	bne.n	80058d6 <HAL_TIM_PWM_Start+0x72>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	bf14      	ite	ne
 80058ce:	2301      	movne	r3, #1
 80058d0:	2300      	moveq	r3, #0
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	e015      	b.n	8005902 <HAL_TIM_PWM_Start+0x9e>
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b10      	cmp	r3, #16
 80058da:	d109      	bne.n	80058f0 <HAL_TIM_PWM_Start+0x8c>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	bf14      	ite	ne
 80058e8:	2301      	movne	r3, #1
 80058ea:	2300      	moveq	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	e008      	b.n	8005902 <HAL_TIM_PWM_Start+0x9e>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	bf14      	ite	ne
 80058fc:	2301      	movne	r3, #1
 80058fe:	2300      	moveq	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e092      	b.n	8005a30 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d104      	bne.n	800591a <HAL_TIM_PWM_Start+0xb6>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005918:	e023      	b.n	8005962 <HAL_TIM_PWM_Start+0xfe>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b04      	cmp	r3, #4
 800591e:	d104      	bne.n	800592a <HAL_TIM_PWM_Start+0xc6>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2202      	movs	r2, #2
 8005924:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005928:	e01b      	b.n	8005962 <HAL_TIM_PWM_Start+0xfe>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b08      	cmp	r3, #8
 800592e:	d104      	bne.n	800593a <HAL_TIM_PWM_Start+0xd6>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2202      	movs	r2, #2
 8005934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005938:	e013      	b.n	8005962 <HAL_TIM_PWM_Start+0xfe>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b0c      	cmp	r3, #12
 800593e:	d104      	bne.n	800594a <HAL_TIM_PWM_Start+0xe6>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005948:	e00b      	b.n	8005962 <HAL_TIM_PWM_Start+0xfe>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b10      	cmp	r3, #16
 800594e:	d104      	bne.n	800595a <HAL_TIM_PWM_Start+0xf6>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2202      	movs	r2, #2
 8005954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005958:	e003      	b.n	8005962 <HAL_TIM_PWM_Start+0xfe>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2202      	movs	r2, #2
 800595e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2201      	movs	r2, #1
 8005968:	6839      	ldr	r1, [r7, #0]
 800596a:	4618      	mov	r0, r3
 800596c:	f000 ff2a 	bl	80067c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a30      	ldr	r2, [pc, #192]	; (8005a38 <HAL_TIM_PWM_Start+0x1d4>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d004      	beq.n	8005984 <HAL_TIM_PWM_Start+0x120>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a2f      	ldr	r2, [pc, #188]	; (8005a3c <HAL_TIM_PWM_Start+0x1d8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d101      	bne.n	8005988 <HAL_TIM_PWM_Start+0x124>
 8005984:	2301      	movs	r3, #1
 8005986:	e000      	b.n	800598a <HAL_TIM_PWM_Start+0x126>
 8005988:	2300      	movs	r3, #0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d007      	beq.n	800599e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800599c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a25      	ldr	r2, [pc, #148]	; (8005a38 <HAL_TIM_PWM_Start+0x1d4>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d022      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059b0:	d01d      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a22      	ldr	r2, [pc, #136]	; (8005a40 <HAL_TIM_PWM_Start+0x1dc>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d018      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a20      	ldr	r2, [pc, #128]	; (8005a44 <HAL_TIM_PWM_Start+0x1e0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d013      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a1f      	ldr	r2, [pc, #124]	; (8005a48 <HAL_TIM_PWM_Start+0x1e4>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00e      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a19      	ldr	r2, [pc, #100]	; (8005a3c <HAL_TIM_PWM_Start+0x1d8>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d009      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a1b      	ldr	r2, [pc, #108]	; (8005a4c <HAL_TIM_PWM_Start+0x1e8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d004      	beq.n	80059ee <HAL_TIM_PWM_Start+0x18a>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a19      	ldr	r2, [pc, #100]	; (8005a50 <HAL_TIM_PWM_Start+0x1ec>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d115      	bne.n	8005a1a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	4b17      	ldr	r3, [pc, #92]	; (8005a54 <HAL_TIM_PWM_Start+0x1f0>)
 80059f6:	4013      	ands	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2b06      	cmp	r3, #6
 80059fe:	d015      	beq.n	8005a2c <HAL_TIM_PWM_Start+0x1c8>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a06:	d011      	beq.n	8005a2c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 0201 	orr.w	r2, r2, #1
 8005a16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a18:	e008      	b.n	8005a2c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f042 0201 	orr.w	r2, r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e000      	b.n	8005a2e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	40010000 	.word	0x40010000
 8005a3c:	40010400 	.word	0x40010400
 8005a40:	40000400 	.word	0x40000400
 8005a44:	40000800 	.word	0x40000800
 8005a48:	40000c00 	.word	0x40000c00
 8005a4c:	40014000 	.word	0x40014000
 8005a50:	40001800 	.word	0x40001800
 8005a54:	00010007 	.word	0x00010007

08005a58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d122      	bne.n	8005ab4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d11b      	bne.n	8005ab4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f06f 0202 	mvn.w	r2, #2
 8005a84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d003      	beq.n	8005aa2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 fadc 	bl	8006058 <HAL_TIM_IC_CaptureCallback>
 8005aa0:	e005      	b.n	8005aae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 face 	bl	8006044 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 fadf 	bl	800606c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b04      	cmp	r3, #4
 8005ac0:	d122      	bne.n	8005b08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f003 0304 	and.w	r3, r3, #4
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d11b      	bne.n	8005b08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f06f 0204 	mvn.w	r2, #4
 8005ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2202      	movs	r2, #2
 8005ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fab2 	bl	8006058 <HAL_TIM_IC_CaptureCallback>
 8005af4:	e005      	b.n	8005b02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 faa4 	bl	8006044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 fab5 	bl	800606c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	f003 0308 	and.w	r3, r3, #8
 8005b12:	2b08      	cmp	r3, #8
 8005b14:	d122      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	f003 0308 	and.w	r3, r3, #8
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d11b      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f06f 0208 	mvn.w	r2, #8
 8005b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2204      	movs	r2, #4
 8005b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 fa88 	bl	8006058 <HAL_TIM_IC_CaptureCallback>
 8005b48:	e005      	b.n	8005b56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fa7a 	bl	8006044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fa8b 	bl	800606c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	f003 0310 	and.w	r3, r3, #16
 8005b66:	2b10      	cmp	r3, #16
 8005b68:	d122      	bne.n	8005bb0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	f003 0310 	and.w	r3, r3, #16
 8005b74:	2b10      	cmp	r3, #16
 8005b76:	d11b      	bne.n	8005bb0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f06f 0210 	mvn.w	r2, #16
 8005b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2208      	movs	r2, #8
 8005b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fa5e 	bl	8006058 <HAL_TIM_IC_CaptureCallback>
 8005b9c:	e005      	b.n	8005baa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fa50 	bl	8006044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 fa61 	bl	800606c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d10e      	bne.n	8005bdc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f003 0301 	and.w	r3, r3, #1
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d107      	bne.n	8005bdc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f06f 0201 	mvn.w	r2, #1
 8005bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fc f9d0 	bl	8001f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005be6:	2b80      	cmp	r3, #128	; 0x80
 8005be8:	d10e      	bne.n	8005c08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bf4:	2b80      	cmp	r3, #128	; 0x80
 8005bf6:	d107      	bne.n	8005c08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 fe9c 	bl	8006940 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c16:	d10e      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c22:	2b80      	cmp	r3, #128	; 0x80
 8005c24:	d107      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 fe8f 	bl	8006954 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c40:	2b40      	cmp	r3, #64	; 0x40
 8005c42:	d10e      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c4e:	2b40      	cmp	r3, #64	; 0x40
 8005c50:	d107      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 fa0f 	bl	8006080 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f003 0320 	and.w	r3, r3, #32
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	d10e      	bne.n	8005c8e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	f003 0320 	and.w	r3, r3, #32
 8005c7a:	2b20      	cmp	r3, #32
 8005c7c:	d107      	bne.n	8005c8e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f06f 0220 	mvn.w	r2, #32
 8005c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fe4f 	bl	800692c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c8e:	bf00      	nop
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d101      	bne.n	8005cb2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005cae:	2302      	movs	r3, #2
 8005cb0:	e0fd      	b.n	8005eae <HAL_TIM_PWM_ConfigChannel+0x216>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b14      	cmp	r3, #20
 8005cbe:	f200 80f0 	bhi.w	8005ea2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8005cc2:	a201      	add	r2, pc, #4	; (adr r2, 8005cc8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc8:	08005d1d 	.word	0x08005d1d
 8005ccc:	08005ea3 	.word	0x08005ea3
 8005cd0:	08005ea3 	.word	0x08005ea3
 8005cd4:	08005ea3 	.word	0x08005ea3
 8005cd8:	08005d5d 	.word	0x08005d5d
 8005cdc:	08005ea3 	.word	0x08005ea3
 8005ce0:	08005ea3 	.word	0x08005ea3
 8005ce4:	08005ea3 	.word	0x08005ea3
 8005ce8:	08005d9f 	.word	0x08005d9f
 8005cec:	08005ea3 	.word	0x08005ea3
 8005cf0:	08005ea3 	.word	0x08005ea3
 8005cf4:	08005ea3 	.word	0x08005ea3
 8005cf8:	08005ddf 	.word	0x08005ddf
 8005cfc:	08005ea3 	.word	0x08005ea3
 8005d00:	08005ea3 	.word	0x08005ea3
 8005d04:	08005ea3 	.word	0x08005ea3
 8005d08:	08005e21 	.word	0x08005e21
 8005d0c:	08005ea3 	.word	0x08005ea3
 8005d10:	08005ea3 	.word	0x08005ea3
 8005d14:	08005ea3 	.word	0x08005ea3
 8005d18:	08005e61 	.word	0x08005e61
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68b9      	ldr	r1, [r7, #8]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fa56 	bl	80061d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	699a      	ldr	r2, [r3, #24]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0208 	orr.w	r2, r2, #8
 8005d36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	699a      	ldr	r2, [r3, #24]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0204 	bic.w	r2, r2, #4
 8005d46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6999      	ldr	r1, [r3, #24]
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	691a      	ldr	r2, [r3, #16]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	430a      	orrs	r2, r1
 8005d58:	619a      	str	r2, [r3, #24]
      break;
 8005d5a:	e0a3      	b.n	8005ea4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68b9      	ldr	r1, [r7, #8]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f000 faa8 	bl	80062b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699a      	ldr	r2, [r3, #24]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699a      	ldr	r2, [r3, #24]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6999      	ldr	r1, [r3, #24]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	021a      	lsls	r2, r3, #8
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	619a      	str	r2, [r3, #24]
      break;
 8005d9c:	e082      	b.n	8005ea4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68b9      	ldr	r1, [r7, #8]
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 faff 	bl	80063a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	69da      	ldr	r2, [r3, #28]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f042 0208 	orr.w	r2, r2, #8
 8005db8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	69da      	ldr	r2, [r3, #28]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 0204 	bic.w	r2, r2, #4
 8005dc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69d9      	ldr	r1, [r3, #28]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	691a      	ldr	r2, [r3, #16]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	61da      	str	r2, [r3, #28]
      break;
 8005ddc:	e062      	b.n	8005ea4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68b9      	ldr	r1, [r7, #8]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f000 fb55 	bl	8006494 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69da      	ldr	r2, [r3, #28]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005df8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69da      	ldr	r2, [r3, #28]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69d9      	ldr	r1, [r3, #28]
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	021a      	lsls	r2, r3, #8
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	61da      	str	r2, [r3, #28]
      break;
 8005e1e:	e041      	b.n	8005ea4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68b9      	ldr	r1, [r7, #8]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 fb8c 	bl	8006544 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f042 0208 	orr.w	r2, r2, #8
 8005e3a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f022 0204 	bic.w	r2, r2, #4
 8005e4a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	691a      	ldr	r2, [r3, #16]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005e5e:	e021      	b.n	8005ea4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68b9      	ldr	r1, [r7, #8]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 fbbe 	bl	80065e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e7a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e8a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	021a      	lsls	r2, r3, #8
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ea0:	e000      	b.n	8005ea4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005ea2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop

08005eb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_TIM_ConfigClockSource+0x18>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e0b3      	b.n	8006038 <HAL_TIM_ConfigClockSource+0x180>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ee8:	68fa      	ldr	r2, [r7, #12]
 8005eea:	4b55      	ldr	r3, [pc, #340]	; (8006040 <HAL_TIM_ConfigClockSource+0x188>)
 8005eec:	4013      	ands	r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ef6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f08:	d03e      	beq.n	8005f88 <HAL_TIM_ConfigClockSource+0xd0>
 8005f0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f0e:	f200 8087 	bhi.w	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f16:	f000 8085 	beq.w	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f1e:	d87f      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f20:	2b70      	cmp	r3, #112	; 0x70
 8005f22:	d01a      	beq.n	8005f5a <HAL_TIM_ConfigClockSource+0xa2>
 8005f24:	2b70      	cmp	r3, #112	; 0x70
 8005f26:	d87b      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f28:	2b60      	cmp	r3, #96	; 0x60
 8005f2a:	d050      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x116>
 8005f2c:	2b60      	cmp	r3, #96	; 0x60
 8005f2e:	d877      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f30:	2b50      	cmp	r3, #80	; 0x50
 8005f32:	d03c      	beq.n	8005fae <HAL_TIM_ConfigClockSource+0xf6>
 8005f34:	2b50      	cmp	r3, #80	; 0x50
 8005f36:	d873      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f38:	2b40      	cmp	r3, #64	; 0x40
 8005f3a:	d058      	beq.n	8005fee <HAL_TIM_ConfigClockSource+0x136>
 8005f3c:	2b40      	cmp	r3, #64	; 0x40
 8005f3e:	d86f      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f40:	2b30      	cmp	r3, #48	; 0x30
 8005f42:	d064      	beq.n	800600e <HAL_TIM_ConfigClockSource+0x156>
 8005f44:	2b30      	cmp	r3, #48	; 0x30
 8005f46:	d86b      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f48:	2b20      	cmp	r3, #32
 8005f4a:	d060      	beq.n	800600e <HAL_TIM_ConfigClockSource+0x156>
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d867      	bhi.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d05c      	beq.n	800600e <HAL_TIM_ConfigClockSource+0x156>
 8005f54:	2b10      	cmp	r3, #16
 8005f56:	d05a      	beq.n	800600e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005f58:	e062      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6818      	ldr	r0, [r3, #0]
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	6899      	ldr	r1, [r3, #8]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	f000 fc0b 	bl	8006784 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f7c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	609a      	str	r2, [r3, #8]
      break;
 8005f86:	e04e      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6818      	ldr	r0, [r3, #0]
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	6899      	ldr	r1, [r3, #8]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f000 fbf4 	bl	8006784 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005faa:	609a      	str	r2, [r3, #8]
      break;
 8005fac:	e03b      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6818      	ldr	r0, [r3, #0]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	6859      	ldr	r1, [r3, #4]
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	f000 fb68 	bl	8006690 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2150      	movs	r1, #80	; 0x50
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fbc1 	bl	800674e <TIM_ITRx_SetConfig>
      break;
 8005fcc:	e02b      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6818      	ldr	r0, [r3, #0]
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	6859      	ldr	r1, [r3, #4]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	f000 fb87 	bl	80066ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2160      	movs	r1, #96	; 0x60
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fbb1 	bl	800674e <TIM_ITRx_SetConfig>
      break;
 8005fec:	e01b      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6818      	ldr	r0, [r3, #0]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6859      	ldr	r1, [r3, #4]
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	f000 fb48 	bl	8006690 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2140      	movs	r1, #64	; 0x40
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fba1 	bl	800674e <TIM_ITRx_SetConfig>
      break;
 800600c:	e00b      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4619      	mov	r1, r3
 8006018:	4610      	mov	r0, r2
 800601a:	f000 fb98 	bl	800674e <TIM_ITRx_SetConfig>
        break;
 800601e:	e002      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006020:	bf00      	nop
 8006022:	e000      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006024:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	fffeff88 	.word	0xfffeff88

08006044 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a40      	ldr	r2, [pc, #256]	; (80061a8 <TIM_Base_SetConfig+0x114>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d013      	beq.n	80060d4 <TIM_Base_SetConfig+0x40>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b2:	d00f      	beq.n	80060d4 <TIM_Base_SetConfig+0x40>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a3d      	ldr	r2, [pc, #244]	; (80061ac <TIM_Base_SetConfig+0x118>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d00b      	beq.n	80060d4 <TIM_Base_SetConfig+0x40>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a3c      	ldr	r2, [pc, #240]	; (80061b0 <TIM_Base_SetConfig+0x11c>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d007      	beq.n	80060d4 <TIM_Base_SetConfig+0x40>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a3b      	ldr	r2, [pc, #236]	; (80061b4 <TIM_Base_SetConfig+0x120>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d003      	beq.n	80060d4 <TIM_Base_SetConfig+0x40>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a3a      	ldr	r2, [pc, #232]	; (80061b8 <TIM_Base_SetConfig+0x124>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d108      	bne.n	80060e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a2f      	ldr	r2, [pc, #188]	; (80061a8 <TIM_Base_SetConfig+0x114>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d02b      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060f4:	d027      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a2c      	ldr	r2, [pc, #176]	; (80061ac <TIM_Base_SetConfig+0x118>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d023      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a2b      	ldr	r2, [pc, #172]	; (80061b0 <TIM_Base_SetConfig+0x11c>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d01f      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a2a      	ldr	r2, [pc, #168]	; (80061b4 <TIM_Base_SetConfig+0x120>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d01b      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a29      	ldr	r2, [pc, #164]	; (80061b8 <TIM_Base_SetConfig+0x124>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d017      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a28      	ldr	r2, [pc, #160]	; (80061bc <TIM_Base_SetConfig+0x128>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d013      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a27      	ldr	r2, [pc, #156]	; (80061c0 <TIM_Base_SetConfig+0x12c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d00f      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a26      	ldr	r2, [pc, #152]	; (80061c4 <TIM_Base_SetConfig+0x130>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d00b      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a25      	ldr	r2, [pc, #148]	; (80061c8 <TIM_Base_SetConfig+0x134>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d007      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a24      	ldr	r2, [pc, #144]	; (80061cc <TIM_Base_SetConfig+0x138>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d003      	beq.n	8006146 <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a23      	ldr	r2, [pc, #140]	; (80061d0 <TIM_Base_SetConfig+0x13c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d108      	bne.n	8006158 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800614c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	4313      	orrs	r3, r2
 8006156:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	689a      	ldr	r2, [r3, #8]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a0a      	ldr	r2, [pc, #40]	; (80061a8 <TIM_Base_SetConfig+0x114>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d003      	beq.n	800618c <TIM_Base_SetConfig+0xf8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a0c      	ldr	r2, [pc, #48]	; (80061b8 <TIM_Base_SetConfig+0x124>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d103      	bne.n	8006194 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	691a      	ldr	r2, [r3, #16]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	615a      	str	r2, [r3, #20]
}
 800619a:	bf00      	nop
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40000400 	.word	0x40000400
 80061b0:	40000800 	.word	0x40000800
 80061b4:	40000c00 	.word	0x40000c00
 80061b8:	40010400 	.word	0x40010400
 80061bc:	40014000 	.word	0x40014000
 80061c0:	40014400 	.word	0x40014400
 80061c4:	40014800 	.word	0x40014800
 80061c8:	40001800 	.word	0x40001800
 80061cc:	40001c00 	.word	0x40001c00
 80061d0:	40002000 	.word	0x40002000

080061d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	f023 0201 	bic.w	r2, r3, #1
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4b2b      	ldr	r3, [pc, #172]	; (80062ac <TIM_OC1_SetConfig+0xd8>)
 8006200:	4013      	ands	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f023 0303 	bic.w	r3, r3, #3
 800620a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	4313      	orrs	r3, r2
 8006214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f023 0302 	bic.w	r3, r3, #2
 800621c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	4313      	orrs	r3, r2
 8006226:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a21      	ldr	r2, [pc, #132]	; (80062b0 <TIM_OC1_SetConfig+0xdc>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d003      	beq.n	8006238 <TIM_OC1_SetConfig+0x64>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a20      	ldr	r2, [pc, #128]	; (80062b4 <TIM_OC1_SetConfig+0xe0>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d10c      	bne.n	8006252 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	f023 0308 	bic.w	r3, r3, #8
 800623e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	f023 0304 	bic.w	r3, r3, #4
 8006250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a16      	ldr	r2, [pc, #88]	; (80062b0 <TIM_OC1_SetConfig+0xdc>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d003      	beq.n	8006262 <TIM_OC1_SetConfig+0x8e>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a15      	ldr	r2, [pc, #84]	; (80062b4 <TIM_OC1_SetConfig+0xe0>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d111      	bne.n	8006286 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006268:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006270:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	621a      	str	r2, [r3, #32]
}
 80062a0:	bf00      	nop
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	fffeff8f 	.word	0xfffeff8f
 80062b0:	40010000 	.word	0x40010000
 80062b4:	40010400 	.word	0x40010400

080062b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	f023 0210 	bic.w	r2, r3, #16
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4b2e      	ldr	r3, [pc, #184]	; (800639c <TIM_OC2_SetConfig+0xe4>)
 80062e4:	4013      	ands	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	021b      	lsls	r3, r3, #8
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f023 0320 	bic.w	r3, r3, #32
 8006302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a23      	ldr	r2, [pc, #140]	; (80063a0 <TIM_OC2_SetConfig+0xe8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_OC2_SetConfig+0x68>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a22      	ldr	r2, [pc, #136]	; (80063a4 <TIM_OC2_SetConfig+0xec>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d10d      	bne.n	800633c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	011b      	lsls	r3, r3, #4
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	4313      	orrs	r3, r2
 8006332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800633a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a18      	ldr	r2, [pc, #96]	; (80063a0 <TIM_OC2_SetConfig+0xe8>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d003      	beq.n	800634c <TIM_OC2_SetConfig+0x94>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a17      	ldr	r2, [pc, #92]	; (80063a4 <TIM_OC2_SetConfig+0xec>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d113      	bne.n	8006374 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006352:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800635a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	4313      	orrs	r3, r2
 8006366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	4313      	orrs	r3, r2
 8006372:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685a      	ldr	r2, [r3, #4]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	621a      	str	r2, [r3, #32]
}
 800638e:	bf00      	nop
 8006390:	371c      	adds	r7, #28
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	feff8fff 	.word	0xfeff8fff
 80063a0:	40010000 	.word	0x40010000
 80063a4:	40010400 	.word	0x40010400

080063a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	4b2d      	ldr	r3, [pc, #180]	; (8006488 <TIM_OC3_SetConfig+0xe0>)
 80063d4:	4013      	ands	r3, r2
 80063d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 0303 	bic.w	r3, r3, #3
 80063de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	021b      	lsls	r3, r3, #8
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a22      	ldr	r2, [pc, #136]	; (800648c <TIM_OC3_SetConfig+0xe4>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d003      	beq.n	800640e <TIM_OC3_SetConfig+0x66>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a21      	ldr	r2, [pc, #132]	; (8006490 <TIM_OC3_SetConfig+0xe8>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d10d      	bne.n	800642a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006414:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	021b      	lsls	r3, r3, #8
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	4313      	orrs	r3, r2
 8006420:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006428:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	4a17      	ldr	r2, [pc, #92]	; (800648c <TIM_OC3_SetConfig+0xe4>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d003      	beq.n	800643a <TIM_OC3_SetConfig+0x92>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a16      	ldr	r2, [pc, #88]	; (8006490 <TIM_OC3_SetConfig+0xe8>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d113      	bne.n	8006462 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006440:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006448:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	011b      	lsls	r3, r3, #4
 8006450:	693a      	ldr	r2, [r7, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	011b      	lsls	r3, r3, #4
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	4313      	orrs	r3, r2
 8006460:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	68fa      	ldr	r2, [r7, #12]
 800646c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	621a      	str	r2, [r3, #32]
}
 800647c:	bf00      	nop
 800647e:	371c      	adds	r7, #28
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	fffeff8f 	.word	0xfffeff8f
 800648c:	40010000 	.word	0x40010000
 8006490:	40010400 	.word	0x40010400

08006494 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006494:	b480      	push	{r7}
 8006496:	b087      	sub	sp, #28
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6a1b      	ldr	r3, [r3, #32]
 80064a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4b1e      	ldr	r3, [pc, #120]	; (8006538 <TIM_OC4_SetConfig+0xa4>)
 80064c0:	4013      	ands	r3, r2
 80064c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	021b      	lsls	r3, r3, #8
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	031b      	lsls	r3, r3, #12
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a13      	ldr	r2, [pc, #76]	; (800653c <TIM_OC4_SetConfig+0xa8>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d003      	beq.n	80064fc <TIM_OC4_SetConfig+0x68>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a12      	ldr	r2, [pc, #72]	; (8006540 <TIM_OC4_SetConfig+0xac>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d109      	bne.n	8006510 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006502:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	019b      	lsls	r3, r3, #6
 800650a:	697a      	ldr	r2, [r7, #20]
 800650c:	4313      	orrs	r3, r2
 800650e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685a      	ldr	r2, [r3, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	621a      	str	r2, [r3, #32]
}
 800652a:	bf00      	nop
 800652c:	371c      	adds	r7, #28
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	feff8fff 	.word	0xfeff8fff
 800653c:	40010000 	.word	0x40010000
 8006540:	40010400 	.word	0x40010400

08006544 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	4b1b      	ldr	r3, [pc, #108]	; (80065dc <TIM_OC5_SetConfig+0x98>)
 8006570:	4013      	ands	r3, r2
 8006572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68fa      	ldr	r2, [r7, #12]
 800657a:	4313      	orrs	r3, r2
 800657c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006584:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	041b      	lsls	r3, r3, #16
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	4313      	orrs	r3, r2
 8006590:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a12      	ldr	r2, [pc, #72]	; (80065e0 <TIM_OC5_SetConfig+0x9c>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d003      	beq.n	80065a2 <TIM_OC5_SetConfig+0x5e>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a11      	ldr	r2, [pc, #68]	; (80065e4 <TIM_OC5_SetConfig+0xa0>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d109      	bne.n	80065b6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	021b      	lsls	r3, r3, #8
 80065b0:	697a      	ldr	r2, [r7, #20]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	621a      	str	r2, [r3, #32]
}
 80065d0:	bf00      	nop
 80065d2:	371c      	adds	r7, #28
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	fffeff8f 	.word	0xfffeff8f
 80065e0:	40010000 	.word	0x40010000
 80065e4:	40010400 	.word	0x40010400

080065e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b087      	sub	sp, #28
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a1b      	ldr	r3, [r3, #32]
 80065f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4b1c      	ldr	r3, [pc, #112]	; (8006684 <TIM_OC6_SetConfig+0x9c>)
 8006614:	4013      	ands	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	021b      	lsls	r3, r3, #8
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	4313      	orrs	r3, r2
 8006622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800662a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	051b      	lsls	r3, r3, #20
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	4313      	orrs	r3, r2
 8006636:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a13      	ldr	r2, [pc, #76]	; (8006688 <TIM_OC6_SetConfig+0xa0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d003      	beq.n	8006648 <TIM_OC6_SetConfig+0x60>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a12      	ldr	r2, [pc, #72]	; (800668c <TIM_OC6_SetConfig+0xa4>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d109      	bne.n	800665c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800664e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	029b      	lsls	r3, r3, #10
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	4313      	orrs	r3, r2
 800665a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	621a      	str	r2, [r3, #32]
}
 8006676:	bf00      	nop
 8006678:	371c      	adds	r7, #28
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	feff8fff 	.word	0xfeff8fff
 8006688:	40010000 	.word	0x40010000
 800668c:	40010400 	.word	0x40010400

08006690 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006690:	b480      	push	{r7}
 8006692:	b087      	sub	sp, #28
 8006694:	af00      	add	r7, sp, #0
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	60b9      	str	r1, [r7, #8]
 800669a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6a1b      	ldr	r3, [r3, #32]
 80066a6:	f023 0201 	bic.w	r2, r3, #1
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f023 030a 	bic.w	r3, r3, #10
 80066cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	621a      	str	r2, [r3, #32]
}
 80066e2:	bf00      	nop
 80066e4:	371c      	adds	r7, #28
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b087      	sub	sp, #28
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	60b9      	str	r1, [r7, #8]
 80066f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	f023 0210 	bic.w	r2, r3, #16
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6a1b      	ldr	r3, [r3, #32]
 8006710:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006718:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	031b      	lsls	r3, r3, #12
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	4313      	orrs	r3, r2
 8006722:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800672a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	011b      	lsls	r3, r3, #4
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	4313      	orrs	r3, r2
 8006734:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	621a      	str	r2, [r3, #32]
}
 8006742:	bf00      	nop
 8006744:	371c      	adds	r7, #28
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr

0800674e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800674e:	b480      	push	{r7}
 8006750:	b085      	sub	sp, #20
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
 8006756:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006764:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	4313      	orrs	r3, r2
 800676c:	f043 0307 	orr.w	r3, r3, #7
 8006770:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	609a      	str	r2, [r3, #8]
}
 8006778:	bf00      	nop
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006784:	b480      	push	{r7}
 8006786:	b087      	sub	sp, #28
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800679e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	021a      	lsls	r2, r3, #8
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	431a      	orrs	r2, r3
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	609a      	str	r2, [r3, #8]
}
 80067b8:	bf00      	nop
 80067ba:	371c      	adds	r7, #28
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b087      	sub	sp, #28
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f003 031f 	and.w	r3, r3, #31
 80067d6:	2201      	movs	r2, #1
 80067d8:	fa02 f303 	lsl.w	r3, r2, r3
 80067dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6a1a      	ldr	r2, [r3, #32]
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	43db      	mvns	r3, r3
 80067e6:	401a      	ands	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6a1a      	ldr	r2, [r3, #32]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f003 031f 	and.w	r3, r3, #31
 80067f6:	6879      	ldr	r1, [r7, #4]
 80067f8:	fa01 f303 	lsl.w	r3, r1, r3
 80067fc:	431a      	orrs	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	621a      	str	r2, [r3, #32]
}
 8006802:	bf00      	nop
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
	...

08006810 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006810:	b480      	push	{r7}
 8006812:	b085      	sub	sp, #20
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006820:	2b01      	cmp	r3, #1
 8006822:	d101      	bne.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006824:	2302      	movs	r3, #2
 8006826:	e06d      	b.n	8006904 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a30      	ldr	r2, [pc, #192]	; (8006910 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d004      	beq.n	800685c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a2f      	ldr	r2, [pc, #188]	; (8006914 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d108      	bne.n	800686e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006862:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006874:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	4313      	orrs	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a20      	ldr	r2, [pc, #128]	; (8006910 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d022      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800689a:	d01d      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a1d      	ldr	r2, [pc, #116]	; (8006918 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d018      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a1c      	ldr	r2, [pc, #112]	; (800691c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d013      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a1a      	ldr	r2, [pc, #104]	; (8006920 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d00e      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a15      	ldr	r2, [pc, #84]	; (8006914 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d009      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a16      	ldr	r2, [pc, #88]	; (8006924 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d004      	beq.n	80068d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a15      	ldr	r2, [pc, #84]	; (8006928 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d10c      	bne.n	80068f2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068de:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68ba      	ldr	r2, [r7, #8]
 80068f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	40010000 	.word	0x40010000
 8006914:	40010400 	.word	0x40010400
 8006918:	40000400 	.word	0x40000400
 800691c:	40000800 	.word	0x40000800
 8006920:	40000c00 	.word	0x40000c00
 8006924:	40014000 	.word	0x40014000
 8006928:	40001800 	.word	0x40001800

0800692c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d101      	bne.n	800697a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e040      	b.n	80069fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800697e:	2b00      	cmp	r3, #0
 8006980:	d106      	bne.n	8006990 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7fb fffe 	bl	800298c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2224      	movs	r2, #36	; 0x24
 8006994:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0201 	bic.w	r2, r2, #1
 80069a4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fb26 	bl	8006ff8 <UART_SetConfig>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d101      	bne.n	80069b6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e022      	b.n	80069fc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d002      	beq.n	80069c4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 fd7c 	bl	80074bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	685a      	ldr	r2, [r3, #4]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80069d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689a      	ldr	r2, [r3, #8]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80069e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f042 0201 	orr.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 fe03 	bl	8007600 <UART_CheckIdleState>
 80069fa:	4603      	mov	r3, r0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3708      	adds	r7, #8
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b08a      	sub	sp, #40	; 0x28
 8006a08:	af02      	add	r7, sp, #8
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	603b      	str	r3, [r7, #0]
 8006a10:	4613      	mov	r3, r2
 8006a12:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a18:	2b20      	cmp	r3, #32
 8006a1a:	f040 8081 	bne.w	8006b20 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d002      	beq.n	8006a2a <HAL_UART_Transmit+0x26>
 8006a24:	88fb      	ldrh	r3, [r7, #6]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d101      	bne.n	8006a2e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e079      	b.n	8006b22 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d101      	bne.n	8006a3c <HAL_UART_Transmit+0x38>
 8006a38:	2302      	movs	r3, #2
 8006a3a:	e072      	b.n	8006b22 <HAL_UART_Transmit+0x11e>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2221      	movs	r2, #33	; 0x21
 8006a50:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a52:	f7fc f8eb 	bl	8002c2c <HAL_GetTick>
 8006a56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	88fa      	ldrh	r2, [r7, #6]
 8006a5c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	88fa      	ldrh	r2, [r7, #6]
 8006a64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a70:	d108      	bne.n	8006a84 <HAL_UART_Transmit+0x80>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d104      	bne.n	8006a84 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	61bb      	str	r3, [r7, #24]
 8006a82:	e003      	b.n	8006a8c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006a94:	e02c      	b.n	8006af0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	2180      	movs	r1, #128	; 0x80
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f000 fdf6 	bl	8007692 <UART_WaitOnFlagUntilTimeout>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d001      	beq.n	8006ab0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	e038      	b.n	8006b22 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d10b      	bne.n	8006ace <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	461a      	mov	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ac4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	3302      	adds	r3, #2
 8006aca:	61bb      	str	r3, [r7, #24]
 8006acc:	e007      	b.n	8006ade <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	3301      	adds	r3, #1
 8006adc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1cc      	bne.n	8006a96 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	2200      	movs	r2, #0
 8006b04:	2140      	movs	r1, #64	; 0x40
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f000 fdc3 	bl	8007692 <UART_WaitOnFlagUntilTimeout>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d001      	beq.n	8006b16 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e005      	b.n	8006b22 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	e000      	b.n	8006b22 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006b20:	2302      	movs	r3, #2
  }
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3720      	adds	r7, #32
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b084      	sub	sp, #16
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	60f8      	str	r0, [r7, #12]
 8006b32:	60b9      	str	r1, [r7, #8]
 8006b34:	4613      	mov	r3, r2
 8006b36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b3c:	2b20      	cmp	r3, #32
 8006b3e:	d12c      	bne.n	8006b9a <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d002      	beq.n	8006b4c <HAL_UART_Receive_IT+0x22>
 8006b46:	88fb      	ldrh	r3, [r7, #6]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e025      	b.n	8006b9c <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d101      	bne.n	8006b5e <HAL_UART_Receive_IT+0x34>
 8006b5a:	2302      	movs	r3, #2
 8006b5c:	e01e      	b.n	8006b9c <HAL_UART_Receive_IT+0x72>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d007      	beq.n	8006b8a <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006b88:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006b8a:	88fb      	ldrh	r3, [r7, #6]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	68b9      	ldr	r1, [r7, #8]
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f000 fdfb 	bl	800778c <UART_Start_Receive_IT>
 8006b96:	4603      	mov	r3, r0
 8006b98:	e000      	b.n	8006b9c <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006b9a:	2302      	movs	r3, #2
  }
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b088      	sub	sp, #32
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	69db      	ldr	r3, [r3, #28]
 8006bb2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006bc4:	69fa      	ldr	r2, [r7, #28]
 8006bc6:	f640 030f 	movw	r3, #2063	; 0x80f
 8006bca:	4013      	ands	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d113      	bne.n	8006bfc <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00e      	beq.n	8006bfc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	f003 0320 	and.w	r3, r3, #32
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d009      	beq.n	8006bfc <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f000 81cc 	beq.w	8006f8a <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	4798      	blx	r3
      }
      return;
 8006bfa:	e1c6      	b.n	8006f8a <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f000 80e3 	beq.w	8006dca <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d105      	bne.n	8006c1a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006c0e:	69ba      	ldr	r2, [r7, #24]
 8006c10:	4ba5      	ldr	r3, [pc, #660]	; (8006ea8 <HAL_UART_IRQHandler+0x304>)
 8006c12:	4013      	ands	r3, r2
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 80d8 	beq.w	8006dca <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	f003 0301 	and.w	r3, r3, #1
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d010      	beq.n	8006c46 <HAL_UART_IRQHandler+0xa2>
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2201      	movs	r2, #1
 8006c34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c3c:	f043 0201 	orr.w	r2, r3, #1
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d010      	beq.n	8006c72 <HAL_UART_IRQHandler+0xce>
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00b      	beq.n	8006c72 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c68:	f043 0204 	orr.w	r2, r3, #4
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	f003 0304 	and.w	r3, r3, #4
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d010      	beq.n	8006c9e <HAL_UART_IRQHandler+0xfa>
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00b      	beq.n	8006c9e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2204      	movs	r2, #4
 8006c8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c94:	f043 0202 	orr.w	r2, r3, #2
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	f003 0308 	and.w	r3, r3, #8
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d015      	beq.n	8006cd4 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	f003 0320 	and.w	r3, r3, #32
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d104      	bne.n	8006cbc <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00b      	beq.n	8006cd4 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2208      	movs	r2, #8
 8006cc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cca:	f043 0208 	orr.w	r2, r3, #8
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d011      	beq.n	8006d02 <HAL_UART_IRQHandler+0x15e>
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00c      	beq.n	8006d02 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cf0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cf8:	f043 0220 	orr.w	r2, r3, #32
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 8140 	beq.w	8006f8e <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	f003 0320 	and.w	r3, r3, #32
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00c      	beq.n	8006d32 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	f003 0320 	and.w	r3, r3, #32
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d007      	beq.n	8006d32 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d38:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d44:	2b40      	cmp	r3, #64	; 0x40
 8006d46:	d004      	beq.n	8006d52 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d031      	beq.n	8006db6 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 fda2 	bl	800789c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d62:	2b40      	cmp	r3, #64	; 0x40
 8006d64:	d123      	bne.n	8006dae <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689a      	ldr	r2, [r3, #8]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d74:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d013      	beq.n	8006da6 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d82:	4a4a      	ldr	r2, [pc, #296]	; (8006eac <HAL_UART_IRQHandler+0x308>)
 8006d84:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f7fc f8ff 	bl	8002f8e <HAL_DMA_Abort_IT>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d017      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006da0:	4610      	mov	r0, r2
 8006da2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da4:	e00f      	b.n	8006dc6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 f906 	bl	8006fb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dac:	e00b      	b.n	8006dc6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f902 	bl	8006fb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006db4:	e007      	b.n	8006dc6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f8fe 	bl	8006fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006dc4:	e0e3      	b.n	8006f8e <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dc6:	bf00      	nop
    return;
 8006dc8:	e0e1      	b.n	8006f8e <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	f040 80a7 	bne.w	8006f22 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	f003 0310 	and.w	r3, r3, #16
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 80a1 	beq.w	8006f22 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	f003 0310 	and.w	r3, r3, #16
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 809b 	beq.w	8006f22 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2210      	movs	r2, #16
 8006df2:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dfe:	2b40      	cmp	r3, #64	; 0x40
 8006e00:	d156      	bne.n	8006eb0 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8006e0c:	893b      	ldrh	r3, [r7, #8]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f000 80bf 	beq.w	8006f92 <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006e1a:	893a      	ldrh	r2, [r7, #8]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	f080 80b8 	bcs.w	8006f92 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	893a      	ldrh	r2, [r7, #8]
 8006e26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e2e:	69db      	ldr	r3, [r3, #28]
 8006e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e34:	d02a      	beq.n	8006e8c <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e44:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0201 	bic.w	r2, r2, #1
 8006e54:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	689a      	ldr	r2, [r3, #8]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e64:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2220      	movs	r2, #32
 8006e6a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0210 	bic.w	r2, r2, #16
 8006e80:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fc f811 	bl	8002eae <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f893 	bl	8006fcc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ea6:	e074      	b.n	8006f92 <HAL_UART_IRQHandler+0x3ee>
 8006ea8:	04000120 	.word	0x04000120
 8006eac:	080078fb 	.word	0x080078fb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d063      	beq.n	8006f96 <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8006ece:	897b      	ldrh	r3, [r7, #10]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d060      	beq.n	8006f96 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006ee2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689a      	ldr	r2, [r3, #8]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0201 	bic.w	r2, r2, #1
 8006ef2:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2220      	movs	r2, #32
 8006ef8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0210 	bic.w	r2, r2, #16
 8006f14:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f16:	897b      	ldrh	r3, [r7, #10]
 8006f18:	4619      	mov	r1, r3
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 f856 	bl	8006fcc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f20:	e039      	b.n	8006f96 <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00d      	beq.n	8006f48 <HAL_UART_IRQHandler+0x3a4>
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d008      	beq.n	8006f48 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006f3e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 f84f 	bl	8006fe4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f46:	e029      	b.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d00d      	beq.n	8006f6e <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d008      	beq.n	8006f6e <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d01a      	beq.n	8006f9a <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	4798      	blx	r3
    }
    return;
 8006f6c:	e015      	b.n	8006f9a <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d011      	beq.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00c      	beq.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fccf 	bl	8007926 <UART_EndTransmit_IT>
    return;
 8006f88:	e008      	b.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
      return;
 8006f8a:	bf00      	nop
 8006f8c:	e006      	b.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
    return;
 8006f8e:	bf00      	nop
 8006f90:	e004      	b.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
      return;
 8006f92:	bf00      	nop
 8006f94:	e002      	b.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
      return;
 8006f96:	bf00      	nop
 8006f98:	e000      	b.n	8006f9c <HAL_UART_IRQHandler+0x3f8>
    return;
 8006f9a:	bf00      	nop
  }

}
 8006f9c:	3720      	adds	r7, #32
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop

08006fa4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006fd8:	bf00      	nop
 8006fda:	370c      	adds	r7, #12
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b088      	sub	sp, #32
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007000:	2300      	movs	r3, #0
 8007002:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	431a      	orrs	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	695b      	ldr	r3, [r3, #20]
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	69db      	ldr	r3, [r3, #28]
 8007018:	4313      	orrs	r3, r2
 800701a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	4ba7      	ldr	r3, [pc, #668]	; (80072c0 <UART_SetConfig+0x2c8>)
 8007024:	4013      	ands	r3, r2
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	6812      	ldr	r2, [r2, #0]
 800702a:	6979      	ldr	r1, [r7, #20]
 800702c:	430b      	orrs	r3, r1
 800702e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	430a      	orrs	r2, r1
 8007044:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	430a      	orrs	r2, r1
 8007068:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a95      	ldr	r2, [pc, #596]	; (80072c4 <UART_SetConfig+0x2cc>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d120      	bne.n	80070b6 <UART_SetConfig+0xbe>
 8007074:	4b94      	ldr	r3, [pc, #592]	; (80072c8 <UART_SetConfig+0x2d0>)
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800707a:	f003 0303 	and.w	r3, r3, #3
 800707e:	2b03      	cmp	r3, #3
 8007080:	d816      	bhi.n	80070b0 <UART_SetConfig+0xb8>
 8007082:	a201      	add	r2, pc, #4	; (adr r2, 8007088 <UART_SetConfig+0x90>)
 8007084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007088:	08007099 	.word	0x08007099
 800708c:	080070a5 	.word	0x080070a5
 8007090:	0800709f 	.word	0x0800709f
 8007094:	080070ab 	.word	0x080070ab
 8007098:	2301      	movs	r3, #1
 800709a:	77fb      	strb	r3, [r7, #31]
 800709c:	e14f      	b.n	800733e <UART_SetConfig+0x346>
 800709e:	2302      	movs	r3, #2
 80070a0:	77fb      	strb	r3, [r7, #31]
 80070a2:	e14c      	b.n	800733e <UART_SetConfig+0x346>
 80070a4:	2304      	movs	r3, #4
 80070a6:	77fb      	strb	r3, [r7, #31]
 80070a8:	e149      	b.n	800733e <UART_SetConfig+0x346>
 80070aa:	2308      	movs	r3, #8
 80070ac:	77fb      	strb	r3, [r7, #31]
 80070ae:	e146      	b.n	800733e <UART_SetConfig+0x346>
 80070b0:	2310      	movs	r3, #16
 80070b2:	77fb      	strb	r3, [r7, #31]
 80070b4:	e143      	b.n	800733e <UART_SetConfig+0x346>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a84      	ldr	r2, [pc, #528]	; (80072cc <UART_SetConfig+0x2d4>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d132      	bne.n	8007126 <UART_SetConfig+0x12e>
 80070c0:	4b81      	ldr	r3, [pc, #516]	; (80072c8 <UART_SetConfig+0x2d0>)
 80070c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070c6:	f003 030c 	and.w	r3, r3, #12
 80070ca:	2b0c      	cmp	r3, #12
 80070cc:	d828      	bhi.n	8007120 <UART_SetConfig+0x128>
 80070ce:	a201      	add	r2, pc, #4	; (adr r2, 80070d4 <UART_SetConfig+0xdc>)
 80070d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d4:	08007109 	.word	0x08007109
 80070d8:	08007121 	.word	0x08007121
 80070dc:	08007121 	.word	0x08007121
 80070e0:	08007121 	.word	0x08007121
 80070e4:	08007115 	.word	0x08007115
 80070e8:	08007121 	.word	0x08007121
 80070ec:	08007121 	.word	0x08007121
 80070f0:	08007121 	.word	0x08007121
 80070f4:	0800710f 	.word	0x0800710f
 80070f8:	08007121 	.word	0x08007121
 80070fc:	08007121 	.word	0x08007121
 8007100:	08007121 	.word	0x08007121
 8007104:	0800711b 	.word	0x0800711b
 8007108:	2300      	movs	r3, #0
 800710a:	77fb      	strb	r3, [r7, #31]
 800710c:	e117      	b.n	800733e <UART_SetConfig+0x346>
 800710e:	2302      	movs	r3, #2
 8007110:	77fb      	strb	r3, [r7, #31]
 8007112:	e114      	b.n	800733e <UART_SetConfig+0x346>
 8007114:	2304      	movs	r3, #4
 8007116:	77fb      	strb	r3, [r7, #31]
 8007118:	e111      	b.n	800733e <UART_SetConfig+0x346>
 800711a:	2308      	movs	r3, #8
 800711c:	77fb      	strb	r3, [r7, #31]
 800711e:	e10e      	b.n	800733e <UART_SetConfig+0x346>
 8007120:	2310      	movs	r3, #16
 8007122:	77fb      	strb	r3, [r7, #31]
 8007124:	e10b      	b.n	800733e <UART_SetConfig+0x346>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a69      	ldr	r2, [pc, #420]	; (80072d0 <UART_SetConfig+0x2d8>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d120      	bne.n	8007172 <UART_SetConfig+0x17a>
 8007130:	4b65      	ldr	r3, [pc, #404]	; (80072c8 <UART_SetConfig+0x2d0>)
 8007132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007136:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800713a:	2b30      	cmp	r3, #48	; 0x30
 800713c:	d013      	beq.n	8007166 <UART_SetConfig+0x16e>
 800713e:	2b30      	cmp	r3, #48	; 0x30
 8007140:	d814      	bhi.n	800716c <UART_SetConfig+0x174>
 8007142:	2b20      	cmp	r3, #32
 8007144:	d009      	beq.n	800715a <UART_SetConfig+0x162>
 8007146:	2b20      	cmp	r3, #32
 8007148:	d810      	bhi.n	800716c <UART_SetConfig+0x174>
 800714a:	2b00      	cmp	r3, #0
 800714c:	d002      	beq.n	8007154 <UART_SetConfig+0x15c>
 800714e:	2b10      	cmp	r3, #16
 8007150:	d006      	beq.n	8007160 <UART_SetConfig+0x168>
 8007152:	e00b      	b.n	800716c <UART_SetConfig+0x174>
 8007154:	2300      	movs	r3, #0
 8007156:	77fb      	strb	r3, [r7, #31]
 8007158:	e0f1      	b.n	800733e <UART_SetConfig+0x346>
 800715a:	2302      	movs	r3, #2
 800715c:	77fb      	strb	r3, [r7, #31]
 800715e:	e0ee      	b.n	800733e <UART_SetConfig+0x346>
 8007160:	2304      	movs	r3, #4
 8007162:	77fb      	strb	r3, [r7, #31]
 8007164:	e0eb      	b.n	800733e <UART_SetConfig+0x346>
 8007166:	2308      	movs	r3, #8
 8007168:	77fb      	strb	r3, [r7, #31]
 800716a:	e0e8      	b.n	800733e <UART_SetConfig+0x346>
 800716c:	2310      	movs	r3, #16
 800716e:	77fb      	strb	r3, [r7, #31]
 8007170:	e0e5      	b.n	800733e <UART_SetConfig+0x346>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a57      	ldr	r2, [pc, #348]	; (80072d4 <UART_SetConfig+0x2dc>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d120      	bne.n	80071be <UART_SetConfig+0x1c6>
 800717c:	4b52      	ldr	r3, [pc, #328]	; (80072c8 <UART_SetConfig+0x2d0>)
 800717e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007182:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007186:	2bc0      	cmp	r3, #192	; 0xc0
 8007188:	d013      	beq.n	80071b2 <UART_SetConfig+0x1ba>
 800718a:	2bc0      	cmp	r3, #192	; 0xc0
 800718c:	d814      	bhi.n	80071b8 <UART_SetConfig+0x1c0>
 800718e:	2b80      	cmp	r3, #128	; 0x80
 8007190:	d009      	beq.n	80071a6 <UART_SetConfig+0x1ae>
 8007192:	2b80      	cmp	r3, #128	; 0x80
 8007194:	d810      	bhi.n	80071b8 <UART_SetConfig+0x1c0>
 8007196:	2b00      	cmp	r3, #0
 8007198:	d002      	beq.n	80071a0 <UART_SetConfig+0x1a8>
 800719a:	2b40      	cmp	r3, #64	; 0x40
 800719c:	d006      	beq.n	80071ac <UART_SetConfig+0x1b4>
 800719e:	e00b      	b.n	80071b8 <UART_SetConfig+0x1c0>
 80071a0:	2300      	movs	r3, #0
 80071a2:	77fb      	strb	r3, [r7, #31]
 80071a4:	e0cb      	b.n	800733e <UART_SetConfig+0x346>
 80071a6:	2302      	movs	r3, #2
 80071a8:	77fb      	strb	r3, [r7, #31]
 80071aa:	e0c8      	b.n	800733e <UART_SetConfig+0x346>
 80071ac:	2304      	movs	r3, #4
 80071ae:	77fb      	strb	r3, [r7, #31]
 80071b0:	e0c5      	b.n	800733e <UART_SetConfig+0x346>
 80071b2:	2308      	movs	r3, #8
 80071b4:	77fb      	strb	r3, [r7, #31]
 80071b6:	e0c2      	b.n	800733e <UART_SetConfig+0x346>
 80071b8:	2310      	movs	r3, #16
 80071ba:	77fb      	strb	r3, [r7, #31]
 80071bc:	e0bf      	b.n	800733e <UART_SetConfig+0x346>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a45      	ldr	r2, [pc, #276]	; (80072d8 <UART_SetConfig+0x2e0>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d125      	bne.n	8007214 <UART_SetConfig+0x21c>
 80071c8:	4b3f      	ldr	r3, [pc, #252]	; (80072c8 <UART_SetConfig+0x2d0>)
 80071ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071d6:	d017      	beq.n	8007208 <UART_SetConfig+0x210>
 80071d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071dc:	d817      	bhi.n	800720e <UART_SetConfig+0x216>
 80071de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071e2:	d00b      	beq.n	80071fc <UART_SetConfig+0x204>
 80071e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071e8:	d811      	bhi.n	800720e <UART_SetConfig+0x216>
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <UART_SetConfig+0x1fe>
 80071ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071f2:	d006      	beq.n	8007202 <UART_SetConfig+0x20a>
 80071f4:	e00b      	b.n	800720e <UART_SetConfig+0x216>
 80071f6:	2300      	movs	r3, #0
 80071f8:	77fb      	strb	r3, [r7, #31]
 80071fa:	e0a0      	b.n	800733e <UART_SetConfig+0x346>
 80071fc:	2302      	movs	r3, #2
 80071fe:	77fb      	strb	r3, [r7, #31]
 8007200:	e09d      	b.n	800733e <UART_SetConfig+0x346>
 8007202:	2304      	movs	r3, #4
 8007204:	77fb      	strb	r3, [r7, #31]
 8007206:	e09a      	b.n	800733e <UART_SetConfig+0x346>
 8007208:	2308      	movs	r3, #8
 800720a:	77fb      	strb	r3, [r7, #31]
 800720c:	e097      	b.n	800733e <UART_SetConfig+0x346>
 800720e:	2310      	movs	r3, #16
 8007210:	77fb      	strb	r3, [r7, #31]
 8007212:	e094      	b.n	800733e <UART_SetConfig+0x346>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a30      	ldr	r2, [pc, #192]	; (80072dc <UART_SetConfig+0x2e4>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d125      	bne.n	800726a <UART_SetConfig+0x272>
 800721e:	4b2a      	ldr	r3, [pc, #168]	; (80072c8 <UART_SetConfig+0x2d0>)
 8007220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007224:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007228:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800722c:	d017      	beq.n	800725e <UART_SetConfig+0x266>
 800722e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007232:	d817      	bhi.n	8007264 <UART_SetConfig+0x26c>
 8007234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007238:	d00b      	beq.n	8007252 <UART_SetConfig+0x25a>
 800723a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800723e:	d811      	bhi.n	8007264 <UART_SetConfig+0x26c>
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <UART_SetConfig+0x254>
 8007244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007248:	d006      	beq.n	8007258 <UART_SetConfig+0x260>
 800724a:	e00b      	b.n	8007264 <UART_SetConfig+0x26c>
 800724c:	2301      	movs	r3, #1
 800724e:	77fb      	strb	r3, [r7, #31]
 8007250:	e075      	b.n	800733e <UART_SetConfig+0x346>
 8007252:	2302      	movs	r3, #2
 8007254:	77fb      	strb	r3, [r7, #31]
 8007256:	e072      	b.n	800733e <UART_SetConfig+0x346>
 8007258:	2304      	movs	r3, #4
 800725a:	77fb      	strb	r3, [r7, #31]
 800725c:	e06f      	b.n	800733e <UART_SetConfig+0x346>
 800725e:	2308      	movs	r3, #8
 8007260:	77fb      	strb	r3, [r7, #31]
 8007262:	e06c      	b.n	800733e <UART_SetConfig+0x346>
 8007264:	2310      	movs	r3, #16
 8007266:	77fb      	strb	r3, [r7, #31]
 8007268:	e069      	b.n	800733e <UART_SetConfig+0x346>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a1c      	ldr	r2, [pc, #112]	; (80072e0 <UART_SetConfig+0x2e8>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d137      	bne.n	80072e4 <UART_SetConfig+0x2ec>
 8007274:	4b14      	ldr	r3, [pc, #80]	; (80072c8 <UART_SetConfig+0x2d0>)
 8007276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800727a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800727e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007282:	d017      	beq.n	80072b4 <UART_SetConfig+0x2bc>
 8007284:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007288:	d817      	bhi.n	80072ba <UART_SetConfig+0x2c2>
 800728a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800728e:	d00b      	beq.n	80072a8 <UART_SetConfig+0x2b0>
 8007290:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007294:	d811      	bhi.n	80072ba <UART_SetConfig+0x2c2>
 8007296:	2b00      	cmp	r3, #0
 8007298:	d003      	beq.n	80072a2 <UART_SetConfig+0x2aa>
 800729a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800729e:	d006      	beq.n	80072ae <UART_SetConfig+0x2b6>
 80072a0:	e00b      	b.n	80072ba <UART_SetConfig+0x2c2>
 80072a2:	2300      	movs	r3, #0
 80072a4:	77fb      	strb	r3, [r7, #31]
 80072a6:	e04a      	b.n	800733e <UART_SetConfig+0x346>
 80072a8:	2302      	movs	r3, #2
 80072aa:	77fb      	strb	r3, [r7, #31]
 80072ac:	e047      	b.n	800733e <UART_SetConfig+0x346>
 80072ae:	2304      	movs	r3, #4
 80072b0:	77fb      	strb	r3, [r7, #31]
 80072b2:	e044      	b.n	800733e <UART_SetConfig+0x346>
 80072b4:	2308      	movs	r3, #8
 80072b6:	77fb      	strb	r3, [r7, #31]
 80072b8:	e041      	b.n	800733e <UART_SetConfig+0x346>
 80072ba:	2310      	movs	r3, #16
 80072bc:	77fb      	strb	r3, [r7, #31]
 80072be:	e03e      	b.n	800733e <UART_SetConfig+0x346>
 80072c0:	efff69f3 	.word	0xefff69f3
 80072c4:	40011000 	.word	0x40011000
 80072c8:	40023800 	.word	0x40023800
 80072cc:	40004400 	.word	0x40004400
 80072d0:	40004800 	.word	0x40004800
 80072d4:	40004c00 	.word	0x40004c00
 80072d8:	40005000 	.word	0x40005000
 80072dc:	40011400 	.word	0x40011400
 80072e0:	40007800 	.word	0x40007800
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a71      	ldr	r2, [pc, #452]	; (80074b0 <UART_SetConfig+0x4b8>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d125      	bne.n	800733a <UART_SetConfig+0x342>
 80072ee:	4b71      	ldr	r3, [pc, #452]	; (80074b4 <UART_SetConfig+0x4bc>)
 80072f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80072f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80072fc:	d017      	beq.n	800732e <UART_SetConfig+0x336>
 80072fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007302:	d817      	bhi.n	8007334 <UART_SetConfig+0x33c>
 8007304:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007308:	d00b      	beq.n	8007322 <UART_SetConfig+0x32a>
 800730a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800730e:	d811      	bhi.n	8007334 <UART_SetConfig+0x33c>
 8007310:	2b00      	cmp	r3, #0
 8007312:	d003      	beq.n	800731c <UART_SetConfig+0x324>
 8007314:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007318:	d006      	beq.n	8007328 <UART_SetConfig+0x330>
 800731a:	e00b      	b.n	8007334 <UART_SetConfig+0x33c>
 800731c:	2300      	movs	r3, #0
 800731e:	77fb      	strb	r3, [r7, #31]
 8007320:	e00d      	b.n	800733e <UART_SetConfig+0x346>
 8007322:	2302      	movs	r3, #2
 8007324:	77fb      	strb	r3, [r7, #31]
 8007326:	e00a      	b.n	800733e <UART_SetConfig+0x346>
 8007328:	2304      	movs	r3, #4
 800732a:	77fb      	strb	r3, [r7, #31]
 800732c:	e007      	b.n	800733e <UART_SetConfig+0x346>
 800732e:	2308      	movs	r3, #8
 8007330:	77fb      	strb	r3, [r7, #31]
 8007332:	e004      	b.n	800733e <UART_SetConfig+0x346>
 8007334:	2310      	movs	r3, #16
 8007336:	77fb      	strb	r3, [r7, #31]
 8007338:	e001      	b.n	800733e <UART_SetConfig+0x346>
 800733a:	2310      	movs	r3, #16
 800733c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007346:	d15b      	bne.n	8007400 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8007348:	7ffb      	ldrb	r3, [r7, #31]
 800734a:	2b08      	cmp	r3, #8
 800734c:	d827      	bhi.n	800739e <UART_SetConfig+0x3a6>
 800734e:	a201      	add	r2, pc, #4	; (adr r2, 8007354 <UART_SetConfig+0x35c>)
 8007350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007354:	08007379 	.word	0x08007379
 8007358:	08007381 	.word	0x08007381
 800735c:	08007389 	.word	0x08007389
 8007360:	0800739f 	.word	0x0800739f
 8007364:	0800738f 	.word	0x0800738f
 8007368:	0800739f 	.word	0x0800739f
 800736c:	0800739f 	.word	0x0800739f
 8007370:	0800739f 	.word	0x0800739f
 8007374:	08007397 	.word	0x08007397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007378:	f7fc fe46 	bl	8004008 <HAL_RCC_GetPCLK1Freq>
 800737c:	61b8      	str	r0, [r7, #24]
        break;
 800737e:	e013      	b.n	80073a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007380:	f7fc fe56 	bl	8004030 <HAL_RCC_GetPCLK2Freq>
 8007384:	61b8      	str	r0, [r7, #24]
        break;
 8007386:	e00f      	b.n	80073a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007388:	4b4b      	ldr	r3, [pc, #300]	; (80074b8 <UART_SetConfig+0x4c0>)
 800738a:	61bb      	str	r3, [r7, #24]
        break;
 800738c:	e00c      	b.n	80073a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800738e:	f7fc fd4d 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8007392:	61b8      	str	r0, [r7, #24]
        break;
 8007394:	e008      	b.n	80073a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800739a:	61bb      	str	r3, [r7, #24]
        break;
 800739c:	e004      	b.n	80073a8 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800739e:	2300      	movs	r3, #0
 80073a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	77bb      	strb	r3, [r7, #30]
        break;
 80073a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d074      	beq.n	8007498 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	005a      	lsls	r2, r3, #1
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	085b      	lsrs	r3, r3, #1
 80073b8:	441a      	add	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	2b0f      	cmp	r3, #15
 80073ca:	d916      	bls.n	80073fa <UART_SetConfig+0x402>
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073d2:	d212      	bcs.n	80073fa <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	f023 030f 	bic.w	r3, r3, #15
 80073dc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	085b      	lsrs	r3, r3, #1
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	f003 0307 	and.w	r3, r3, #7
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	89fb      	ldrh	r3, [r7, #14]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	89fa      	ldrh	r2, [r7, #14]
 80073f6:	60da      	str	r2, [r3, #12]
 80073f8:	e04e      	b.n	8007498 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	77bb      	strb	r3, [r7, #30]
 80073fe:	e04b      	b.n	8007498 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007400:	7ffb      	ldrb	r3, [r7, #31]
 8007402:	2b08      	cmp	r3, #8
 8007404:	d827      	bhi.n	8007456 <UART_SetConfig+0x45e>
 8007406:	a201      	add	r2, pc, #4	; (adr r2, 800740c <UART_SetConfig+0x414>)
 8007408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800740c:	08007431 	.word	0x08007431
 8007410:	08007439 	.word	0x08007439
 8007414:	08007441 	.word	0x08007441
 8007418:	08007457 	.word	0x08007457
 800741c:	08007447 	.word	0x08007447
 8007420:	08007457 	.word	0x08007457
 8007424:	08007457 	.word	0x08007457
 8007428:	08007457 	.word	0x08007457
 800742c:	0800744f 	.word	0x0800744f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007430:	f7fc fdea 	bl	8004008 <HAL_RCC_GetPCLK1Freq>
 8007434:	61b8      	str	r0, [r7, #24]
        break;
 8007436:	e013      	b.n	8007460 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007438:	f7fc fdfa 	bl	8004030 <HAL_RCC_GetPCLK2Freq>
 800743c:	61b8      	str	r0, [r7, #24]
        break;
 800743e:	e00f      	b.n	8007460 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007440:	4b1d      	ldr	r3, [pc, #116]	; (80074b8 <UART_SetConfig+0x4c0>)
 8007442:	61bb      	str	r3, [r7, #24]
        break;
 8007444:	e00c      	b.n	8007460 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007446:	f7fc fcf1 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 800744a:	61b8      	str	r0, [r7, #24]
        break;
 800744c:	e008      	b.n	8007460 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800744e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007452:	61bb      	str	r3, [r7, #24]
        break;
 8007454:	e004      	b.n	8007460 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007456:	2300      	movs	r3, #0
 8007458:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	77bb      	strb	r3, [r7, #30]
        break;
 800745e:	bf00      	nop
    }

    if (pclk != 0U)
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d018      	beq.n	8007498 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	085a      	lsrs	r2, r3, #1
 800746c:	69bb      	ldr	r3, [r7, #24]
 800746e:	441a      	add	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	fbb2 f3f3 	udiv	r3, r2, r3
 8007478:	b29b      	uxth	r3, r3
 800747a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	2b0f      	cmp	r3, #15
 8007480:	d908      	bls.n	8007494 <UART_SetConfig+0x49c>
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007488:	d204      	bcs.n	8007494 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	693a      	ldr	r2, [r7, #16]
 8007490:	60da      	str	r2, [r3, #12]
 8007492:	e001      	b.n	8007498 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80074a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3720      	adds	r7, #32
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	40007c00 	.word	0x40007c00
 80074b4:	40023800 	.word	0x40023800
 80074b8:	00f42400 	.word	0x00f42400

080074bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c8:	f003 0301 	and.w	r3, r3, #1
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d00a      	beq.n	80074e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	430a      	orrs	r2, r1
 80074e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ea:	f003 0302 	and.w	r3, r3, #2
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00a      	beq.n	8007508 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	430a      	orrs	r2, r1
 8007506:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00a      	beq.n	800752a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752e:	f003 0308 	and.w	r3, r3, #8
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00a      	beq.n	800754c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	430a      	orrs	r2, r1
 800754a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007550:	f003 0310 	and.w	r3, r3, #16
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00a      	beq.n	800756e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	430a      	orrs	r2, r1
 800756c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007572:	f003 0320 	and.w	r3, r3, #32
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00a      	beq.n	8007590 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	430a      	orrs	r2, r1
 800758e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007598:	2b00      	cmp	r3, #0
 800759a:	d01a      	beq.n	80075d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075ba:	d10a      	bne.n	80075d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	430a      	orrs	r2, r1
 80075d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00a      	beq.n	80075f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	430a      	orrs	r2, r1
 80075f2:	605a      	str	r2, [r3, #4]
  }
}
 80075f4:	bf00      	nop
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af02      	add	r7, sp, #8
 8007606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2200      	movs	r2, #0
 800760c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007610:	f7fb fb0c 	bl	8002c2c <HAL_GetTick>
 8007614:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0308 	and.w	r3, r3, #8
 8007620:	2b08      	cmp	r3, #8
 8007622:	d10e      	bne.n	8007642 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007624:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f82d 	bl	8007692 <UART_WaitOnFlagUntilTimeout>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d001      	beq.n	8007642 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e023      	b.n	800768a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f003 0304 	and.w	r3, r3, #4
 800764c:	2b04      	cmp	r3, #4
 800764e:	d10e      	bne.n	800766e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007650:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f817 	bl	8007692 <UART_WaitOnFlagUntilTimeout>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d001      	beq.n	800766e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e00d      	b.n	800768a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2220      	movs	r2, #32
 8007672:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2220      	movs	r2, #32
 8007678:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	4618      	mov	r0, r3
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b084      	sub	sp, #16
 8007696:	af00      	add	r7, sp, #0
 8007698:	60f8      	str	r0, [r7, #12]
 800769a:	60b9      	str	r1, [r7, #8]
 800769c:	603b      	str	r3, [r7, #0]
 800769e:	4613      	mov	r3, r2
 80076a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076a2:	e05e      	b.n	8007762 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076aa:	d05a      	beq.n	8007762 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ac:	f7fb fabe 	bl	8002c2c <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d302      	bcc.n	80076c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d11b      	bne.n	80076fa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80076d0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689a      	ldr	r2, [r3, #8]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f022 0201 	bic.w	r2, r2, #1
 80076e0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2220      	movs	r2, #32
 80076e6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2220      	movs	r2, #32
 80076ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e043      	b.n	8007782 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0304 	and.w	r3, r3, #4
 8007704:	2b00      	cmp	r3, #0
 8007706:	d02c      	beq.n	8007762 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	69db      	ldr	r3, [r3, #28]
 800770e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007712:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007716:	d124      	bne.n	8007762 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007720:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007730:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	689a      	ldr	r2, [r3, #8]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 0201 	bic.w	r2, r2, #1
 8007740:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2220      	movs	r2, #32
 8007746:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2220      	movs	r2, #32
 800774c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2220      	movs	r2, #32
 8007752:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e00f      	b.n	8007782 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	69da      	ldr	r2, [r3, #28]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	4013      	ands	r3, r2
 800776c:	68ba      	ldr	r2, [r7, #8]
 800776e:	429a      	cmp	r2, r3
 8007770:	bf0c      	ite	eq
 8007772:	2301      	moveq	r3, #1
 8007774:	2300      	movne	r3, #0
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	79fb      	ldrb	r3, [r7, #7]
 800777c:	429a      	cmp	r2, r3
 800777e:	d091      	beq.n	80076a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	4613      	mov	r3, r2
 8007798:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	68ba      	ldr	r2, [r7, #8]
 800779e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	88fa      	ldrh	r2, [r7, #6]
 80077a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	88fa      	ldrh	r2, [r7, #6]
 80077ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077be:	d10e      	bne.n	80077de <UART_Start_Receive_IT+0x52>
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	691b      	ldr	r3, [r3, #16]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d105      	bne.n	80077d4 <UART_Start_Receive_IT+0x48>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f240 12ff 	movw	r2, #511	; 0x1ff
 80077ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077d2:	e02d      	b.n	8007830 <UART_Start_Receive_IT+0xa4>
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	22ff      	movs	r2, #255	; 0xff
 80077d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077dc:	e028      	b.n	8007830 <UART_Start_Receive_IT+0xa4>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10d      	bne.n	8007802 <UART_Start_Receive_IT+0x76>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d104      	bne.n	80077f8 <UART_Start_Receive_IT+0x6c>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	22ff      	movs	r2, #255	; 0xff
 80077f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077f6:	e01b      	b.n	8007830 <UART_Start_Receive_IT+0xa4>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	227f      	movs	r2, #127	; 0x7f
 80077fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007800:	e016      	b.n	8007830 <UART_Start_Receive_IT+0xa4>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800780a:	d10d      	bne.n	8007828 <UART_Start_Receive_IT+0x9c>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d104      	bne.n	800781e <UART_Start_Receive_IT+0x92>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	227f      	movs	r2, #127	; 0x7f
 8007818:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800781c:	e008      	b.n	8007830 <UART_Start_Receive_IT+0xa4>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	223f      	movs	r2, #63	; 0x3f
 8007822:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007826:	e003      	b.n	8007830 <UART_Start_Receive_IT+0xa4>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2200      	movs	r2, #0
 800782c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2222      	movs	r2, #34	; 0x22
 800783c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	689a      	ldr	r2, [r3, #8]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f042 0201 	orr.w	r2, r2, #1
 800784c:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007856:	d107      	bne.n	8007868 <UART_Start_Receive_IT+0xdc>
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	691b      	ldr	r3, [r3, #16]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d103      	bne.n	8007868 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	4a0c      	ldr	r2, [pc, #48]	; (8007894 <UART_Start_Receive_IT+0x108>)
 8007864:	665a      	str	r2, [r3, #100]	; 0x64
 8007866:	e002      	b.n	800786e <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	4a0b      	ldr	r2, [pc, #44]	; (8007898 <UART_Start_Receive_IT+0x10c>)
 800786c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007884:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3714      	adds	r7, #20
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr
 8007894:	08007a2d 	.word	0x08007a2d
 8007898:	08007959 	.word	0x08007959

0800789c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80078b2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	689a      	ldr	r2, [r3, #8]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f022 0201 	bic.w	r2, r2, #1
 80078c2:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d107      	bne.n	80078dc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f022 0210 	bic.w	r2, r2, #16
 80078da:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2220      	movs	r2, #32
 80078e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	665a      	str	r2, [r3, #100]	; 0x64
}
 80078ee:	bf00      	nop
 80078f0:	370c      	adds	r7, #12
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b084      	sub	sp, #16
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007906:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f7ff fb4d 	bl	8006fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800791e:	bf00      	nop
 8007920:	3710      	adds	r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}

08007926 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b082      	sub	sp, #8
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800793c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2220      	movs	r2, #32
 8007942:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f7ff fb2a 	bl	8006fa4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007950:	bf00      	nop
 8007952:	3708      	adds	r7, #8
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}

08007958 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b084      	sub	sp, #16
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007966:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800796c:	2b22      	cmp	r3, #34	; 0x22
 800796e:	d151      	bne.n	8007a14 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007976:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007978:	89bb      	ldrh	r3, [r7, #12]
 800797a:	b2d9      	uxtb	r1, r3
 800797c:	89fb      	ldrh	r3, [r7, #14]
 800797e:	b2da      	uxtb	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007984:	400a      	ands	r2, r1
 8007986:	b2d2      	uxtb	r2, r2
 8007988:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798e:	1c5a      	adds	r2, r3, #1
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800799a:	b29b      	uxth	r3, r3
 800799c:	3b01      	subs	r3, #1
 800799e:	b29a      	uxth	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d138      	bne.n	8007a24 <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80079c0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	689a      	ldr	r2, [r3, #8]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0201 	bic.w	r2, r2, #1
 80079d0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2220      	movs	r2, #32
 80079d6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d10f      	bne.n	8007a06 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f022 0210 	bic.w	r2, r2, #16
 80079f4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80079fc:	4619      	mov	r1, r3
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f7ff fae4 	bl	8006fcc <HAL_UARTEx_RxEventCallback>
 8007a04:	e002      	b.n	8007a0c <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f7fa f9b0 	bl	8001d6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a12:	e007      	b.n	8007a24 <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	699a      	ldr	r2, [r3, #24]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f042 0208 	orr.w	r2, r2, #8
 8007a22:	619a      	str	r2, [r3, #24]
}
 8007a24:	bf00      	nop
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a3a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a40:	2b22      	cmp	r3, #34	; 0x22
 8007a42:	d151      	bne.n	8007ae8 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a4a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a50:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a52:	89ba      	ldrh	r2, [r7, #12]
 8007a54:	89fb      	ldrh	r3, [r7, #14]
 8007a56:	4013      	ands	r3, r2
 8007a58:	b29a      	uxth	r2, r3
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a62:	1c9a      	adds	r2, r3, #2
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	3b01      	subs	r3, #1
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d138      	bne.n	8007af8 <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a94:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689a      	ldr	r2, [r3, #8]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f022 0201 	bic.w	r2, r2, #1
 8007aa4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d10f      	bne.n	8007ada <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f022 0210 	bic.w	r2, r2, #16
 8007ac8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f7ff fa7a 	bl	8006fcc <HAL_UARTEx_RxEventCallback>
 8007ad8:	e002      	b.n	8007ae0 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f7fa f946 	bl	8001d6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ae6:	e007      	b.n	8007af8 <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	699a      	ldr	r2, [r3, #24]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f042 0208 	orr.w	r2, r2, #8
 8007af6:	619a      	str	r2, [r3, #24]
}
 8007af8:	bf00      	nop
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b00:	b084      	sub	sp, #16
 8007b02:	b580      	push	{r7, lr}
 8007b04:	b084      	sub	sp, #16
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
 8007b0a:	f107 001c 	add.w	r0, r7, #28
 8007b0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d120      	bne.n	8007b5a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68da      	ldr	r2, [r3, #12]
 8007b28:	4b20      	ldr	r3, [pc, #128]	; (8007bac <USB_CoreInit+0xac>)
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d105      	bne.n	8007b4e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	68db      	ldr	r3, [r3, #12]
 8007b46:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 fa5a 	bl	8008008 <USB_CoreReset>
 8007b54:	4603      	mov	r3, r0
 8007b56:	73fb      	strb	r3, [r7, #15]
 8007b58:	e010      	b.n	8007b7c <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fa4e 	bl	8008008 <USB_CoreReset>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b74:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d10b      	bne.n	8007b9a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	f043 0206 	orr.w	r2, r3, #6
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	f043 0220 	orr.w	r2, r3, #32
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3710      	adds	r7, #16
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ba6:	b004      	add	sp, #16
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	ffbdffbf 	.word	0xffbdffbf

08007bb0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f023 0201 	bic.w	r2, r3, #1
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007bd2:	b580      	push	{r7, lr}
 8007bd4:	b082      	sub	sp, #8
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
 8007bda:	460b      	mov	r3, r1
 8007bdc:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007bea:	78fb      	ldrb	r3, [r7, #3]
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d106      	bne.n	8007bfe <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	60da      	str	r2, [r3, #12]
 8007bfc:	e00b      	b.n	8007c16 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007bfe:	78fb      	ldrb	r3, [r7, #3]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d106      	bne.n	8007c12 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	60da      	str	r2, [r3, #12]
 8007c10:	e001      	b.n	8007c16 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e003      	b.n	8007c1e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007c16:	2032      	movs	r0, #50	; 0x32
 8007c18:	f7fb f814 	bl	8002c44 <HAL_Delay>

  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
	...

08007c28 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c28:	b084      	sub	sp, #16
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b086      	sub	sp, #24
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
 8007c32:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007c36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007c42:	2300      	movs	r3, #0
 8007c44:	613b      	str	r3, [r7, #16]
 8007c46:	e009      	b.n	8007c5c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	3340      	adds	r3, #64	; 0x40
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	4413      	add	r3, r2
 8007c52:	2200      	movs	r2, #0
 8007c54:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	3301      	adds	r3, #1
 8007c5a:	613b      	str	r3, [r7, #16]
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	2b0e      	cmp	r3, #14
 8007c60:	d9f2      	bls.n	8007c48 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d11c      	bne.n	8007ca2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c76:	f043 0302 	orr.w	r3, r3, #2
 8007c7a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c80:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	601a      	str	r2, [r3, #0]
 8007ca0:	e005      	b.n	8007cae <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cc8:	461a      	mov	r2, r3
 8007cca:	680b      	ldr	r3, [r1, #0]
 8007ccc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d10c      	bne.n	8007cee <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d104      	bne.n	8007ce4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007cda:	2100      	movs	r1, #0
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 f959 	bl	8007f94 <USB_SetDevSpeed>
 8007ce2:	e018      	b.n	8007d16 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 f954 	bl	8007f94 <USB_SetDevSpeed>
 8007cec:	e013      	b.n	8007d16 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8007cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf0:	2b03      	cmp	r3, #3
 8007cf2:	d10c      	bne.n	8007d0e <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d104      	bne.n	8007d04 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007cfa:	2100      	movs	r1, #0
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 f949 	bl	8007f94 <USB_SetDevSpeed>
 8007d02:	e008      	b.n	8007d16 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007d04:	2101      	movs	r1, #1
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 f944 	bl	8007f94 <USB_SetDevSpeed>
 8007d0c:	e003      	b.n	8007d16 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007d0e:	2103      	movs	r1, #3
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 f93f 	bl	8007f94 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d16:	2110      	movs	r1, #16
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f000 f8f3 	bl	8007f04 <USB_FlushTxFifo>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d001      	beq.n	8007d28 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 f911 	bl	8007f50 <USB_FlushRxFifo>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d001      	beq.n	8007d38 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d3e:	461a      	mov	r2, r3
 8007d40:	2300      	movs	r3, #0
 8007d42:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d56:	461a      	mov	r2, r3
 8007d58:	2300      	movs	r3, #0
 8007d5a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	613b      	str	r3, [r7, #16]
 8007d60:	e043      	b.n	8007dea <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	015a      	lsls	r2, r3, #5
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	4413      	add	r3, r2
 8007d6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d78:	d118      	bne.n	8007dac <USB_DevInit+0x184>
    {
      if (i == 0U)
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10a      	bne.n	8007d96 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007d92:	6013      	str	r3, [r2, #0]
 8007d94:	e013      	b.n	8007dbe <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	015a      	lsls	r2, r3, #5
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007da2:	461a      	mov	r2, r3
 8007da4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007da8:	6013      	str	r3, [r2, #0]
 8007daa:	e008      	b.n	8007dbe <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	015a      	lsls	r2, r3, #5
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	4413      	add	r3, r2
 8007db4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007db8:	461a      	mov	r2, r3
 8007dba:	2300      	movs	r3, #0
 8007dbc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	015a      	lsls	r2, r3, #5
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dca:	461a      	mov	r2, r3
 8007dcc:	2300      	movs	r3, #0
 8007dce:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ddc:	461a      	mov	r2, r3
 8007dde:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007de2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	3301      	adds	r3, #1
 8007de8:	613b      	str	r3, [r7, #16]
 8007dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d3b7      	bcc.n	8007d62 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007df2:	2300      	movs	r3, #0
 8007df4:	613b      	str	r3, [r7, #16]
 8007df6:	e043      	b.n	8007e80 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	015a      	lsls	r2, r3, #5
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	4413      	add	r3, r2
 8007e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e0e:	d118      	bne.n	8007e42 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10a      	bne.n	8007e2c <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	015a      	lsls	r2, r3, #5
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e22:	461a      	mov	r2, r3
 8007e24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007e28:	6013      	str	r3, [r2, #0]
 8007e2a:	e013      	b.n	8007e54 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	015a      	lsls	r2, r3, #5
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4413      	add	r3, r2
 8007e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e38:	461a      	mov	r2, r3
 8007e3a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007e3e:	6013      	str	r3, [r2, #0]
 8007e40:	e008      	b.n	8007e54 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	015a      	lsls	r2, r3, #5
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	4413      	add	r3, r2
 8007e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e4e:	461a      	mov	r2, r3
 8007e50:	2300      	movs	r3, #0
 8007e52:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	015a      	lsls	r2, r3, #5
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e60:	461a      	mov	r2, r3
 8007e62:	2300      	movs	r3, #0
 8007e64:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	015a      	lsls	r2, r3, #5
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e72:	461a      	mov	r2, r3
 8007e74:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007e78:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	613b      	str	r3, [r7, #16]
 8007e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e82:	693a      	ldr	r2, [r7, #16]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d3b7      	bcc.n	8007df8 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e9a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007ea8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d105      	bne.n	8007ebc <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	699b      	ldr	r3, [r3, #24]
 8007eb4:	f043 0210 	orr.w	r2, r3, #16
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	699a      	ldr	r2, [r3, #24]
 8007ec0:	4b0e      	ldr	r3, [pc, #56]	; (8007efc <USB_DevInit+0x2d4>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d005      	beq.n	8007eda <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	f043 0208 	orr.w	r2, r3, #8
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d105      	bne.n	8007eec <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	699a      	ldr	r2, [r3, #24]
 8007ee4:	4b06      	ldr	r3, [pc, #24]	; (8007f00 <USB_DevInit+0x2d8>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3718      	adds	r7, #24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ef8:	b004      	add	sp, #16
 8007efa:	4770      	bx	lr
 8007efc:	803c3800 	.word	0x803c3800
 8007f00:	40000004 	.word	0x40000004

08007f04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b085      	sub	sp, #20
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	019b      	lsls	r3, r3, #6
 8007f16:	f043 0220 	orr.w	r2, r3, #32
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	3301      	adds	r3, #1
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	4a09      	ldr	r2, [pc, #36]	; (8007f4c <USB_FlushTxFifo+0x48>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d901      	bls.n	8007f30 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e006      	b.n	8007f3e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	691b      	ldr	r3, [r3, #16]
 8007f34:	f003 0320 	and.w	r3, r3, #32
 8007f38:	2b20      	cmp	r3, #32
 8007f3a:	d0f0      	beq.n	8007f1e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3714      	adds	r7, #20
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop
 8007f4c:	00030d40 	.word	0x00030d40

08007f50 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2210      	movs	r2, #16
 8007f60:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	3301      	adds	r3, #1
 8007f66:	60fb      	str	r3, [r7, #12]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	4a09      	ldr	r2, [pc, #36]	; (8007f90 <USB_FlushRxFifo+0x40>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d901      	bls.n	8007f74 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007f70:	2303      	movs	r3, #3
 8007f72:	e006      	b.n	8007f82 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	f003 0310 	and.w	r3, r3, #16
 8007f7c:	2b10      	cmp	r3, #16
 8007f7e:	d0f0      	beq.n	8007f62 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3714      	adds	r7, #20
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	00030d40 	.word	0x00030d40

08007f94 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	78fb      	ldrb	r3, [r7, #3]
 8007fae:	68f9      	ldr	r1, [r7, #12]
 8007fb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3714      	adds	r7, #20
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b085      	sub	sp, #20
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007fe0:	f023 0303 	bic.w	r3, r3, #3
 8007fe4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ff4:	f043 0302 	orr.w	r3, r3, #2
 8007ff8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008010:	2300      	movs	r3, #0
 8008012:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	3301      	adds	r3, #1
 8008018:	60fb      	str	r3, [r7, #12]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	4a13      	ldr	r2, [pc, #76]	; (800806c <USB_CoreReset+0x64>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d901      	bls.n	8008026 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008022:	2303      	movs	r3, #3
 8008024:	e01b      	b.n	800805e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	2b00      	cmp	r3, #0
 800802c:	daf2      	bge.n	8008014 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	f043 0201 	orr.w	r2, r3, #1
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	3301      	adds	r3, #1
 8008042:	60fb      	str	r3, [r7, #12]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4a09      	ldr	r2, [pc, #36]	; (800806c <USB_CoreReset+0x64>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d901      	bls.n	8008050 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800804c:	2303      	movs	r3, #3
 800804e:	e006      	b.n	800805e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b01      	cmp	r3, #1
 800805a:	d0f0      	beq.n	800803e <USB_CoreReset+0x36>

  return HAL_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3714      	adds	r7, #20
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop
 800806c:	00030d40 	.word	0x00030d40

08008070 <__errno>:
 8008070:	4b01      	ldr	r3, [pc, #4]	; (8008078 <__errno+0x8>)
 8008072:	6818      	ldr	r0, [r3, #0]
 8008074:	4770      	bx	lr
 8008076:	bf00      	nop
 8008078:	20000064 	.word	0x20000064

0800807c <__libc_init_array>:
 800807c:	b570      	push	{r4, r5, r6, lr}
 800807e:	4d0d      	ldr	r5, [pc, #52]	; (80080b4 <__libc_init_array+0x38>)
 8008080:	4c0d      	ldr	r4, [pc, #52]	; (80080b8 <__libc_init_array+0x3c>)
 8008082:	1b64      	subs	r4, r4, r5
 8008084:	10a4      	asrs	r4, r4, #2
 8008086:	2600      	movs	r6, #0
 8008088:	42a6      	cmp	r6, r4
 800808a:	d109      	bne.n	80080a0 <__libc_init_array+0x24>
 800808c:	4d0b      	ldr	r5, [pc, #44]	; (80080bc <__libc_init_array+0x40>)
 800808e:	4c0c      	ldr	r4, [pc, #48]	; (80080c0 <__libc_init_array+0x44>)
 8008090:	f004 ffae 	bl	800cff0 <_init>
 8008094:	1b64      	subs	r4, r4, r5
 8008096:	10a4      	asrs	r4, r4, #2
 8008098:	2600      	movs	r6, #0
 800809a:	42a6      	cmp	r6, r4
 800809c:	d105      	bne.n	80080aa <__libc_init_array+0x2e>
 800809e:	bd70      	pop	{r4, r5, r6, pc}
 80080a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080a4:	4798      	blx	r3
 80080a6:	3601      	adds	r6, #1
 80080a8:	e7ee      	b.n	8008088 <__libc_init_array+0xc>
 80080aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ae:	4798      	blx	r3
 80080b0:	3601      	adds	r6, #1
 80080b2:	e7f2      	b.n	800809a <__libc_init_array+0x1e>
 80080b4:	0800d57c 	.word	0x0800d57c
 80080b8:	0800d57c 	.word	0x0800d57c
 80080bc:	0800d57c 	.word	0x0800d57c
 80080c0:	0800d580 	.word	0x0800d580

080080c4 <memcpy>:
 80080c4:	440a      	add	r2, r1
 80080c6:	4291      	cmp	r1, r2
 80080c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80080cc:	d100      	bne.n	80080d0 <memcpy+0xc>
 80080ce:	4770      	bx	lr
 80080d0:	b510      	push	{r4, lr}
 80080d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080da:	4291      	cmp	r1, r2
 80080dc:	d1f9      	bne.n	80080d2 <memcpy+0xe>
 80080de:	bd10      	pop	{r4, pc}

080080e0 <memset>:
 80080e0:	4402      	add	r2, r0
 80080e2:	4603      	mov	r3, r0
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d100      	bne.n	80080ea <memset+0xa>
 80080e8:	4770      	bx	lr
 80080ea:	f803 1b01 	strb.w	r1, [r3], #1
 80080ee:	e7f9      	b.n	80080e4 <memset+0x4>

080080f0 <__cvt>:
 80080f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080f2:	ed2d 8b02 	vpush	{d8}
 80080f6:	eeb0 8b40 	vmov.f64	d8, d0
 80080fa:	b085      	sub	sp, #20
 80080fc:	4617      	mov	r7, r2
 80080fe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008100:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008102:	ee18 2a90 	vmov	r2, s17
 8008106:	f025 0520 	bic.w	r5, r5, #32
 800810a:	2a00      	cmp	r2, #0
 800810c:	bfb6      	itet	lt
 800810e:	222d      	movlt	r2, #45	; 0x2d
 8008110:	2200      	movge	r2, #0
 8008112:	eeb1 8b40 	vneglt.f64	d8, d0
 8008116:	2d46      	cmp	r5, #70	; 0x46
 8008118:	460c      	mov	r4, r1
 800811a:	701a      	strb	r2, [r3, #0]
 800811c:	d004      	beq.n	8008128 <__cvt+0x38>
 800811e:	2d45      	cmp	r5, #69	; 0x45
 8008120:	d100      	bne.n	8008124 <__cvt+0x34>
 8008122:	3401      	adds	r4, #1
 8008124:	2102      	movs	r1, #2
 8008126:	e000      	b.n	800812a <__cvt+0x3a>
 8008128:	2103      	movs	r1, #3
 800812a:	ab03      	add	r3, sp, #12
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	ab02      	add	r3, sp, #8
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	4622      	mov	r2, r4
 8008134:	4633      	mov	r3, r6
 8008136:	eeb0 0b48 	vmov.f64	d0, d8
 800813a:	f001 fde1 	bl	8009d00 <_dtoa_r>
 800813e:	2d47      	cmp	r5, #71	; 0x47
 8008140:	d109      	bne.n	8008156 <__cvt+0x66>
 8008142:	07fb      	lsls	r3, r7, #31
 8008144:	d407      	bmi.n	8008156 <__cvt+0x66>
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800814a:	1a1b      	subs	r3, r3, r0
 800814c:	6013      	str	r3, [r2, #0]
 800814e:	b005      	add	sp, #20
 8008150:	ecbd 8b02 	vpop	{d8}
 8008154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008156:	2d46      	cmp	r5, #70	; 0x46
 8008158:	eb00 0204 	add.w	r2, r0, r4
 800815c:	d10c      	bne.n	8008178 <__cvt+0x88>
 800815e:	7803      	ldrb	r3, [r0, #0]
 8008160:	2b30      	cmp	r3, #48	; 0x30
 8008162:	d107      	bne.n	8008174 <__cvt+0x84>
 8008164:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800816c:	bf1c      	itt	ne
 800816e:	f1c4 0401 	rsbne	r4, r4, #1
 8008172:	6034      	strne	r4, [r6, #0]
 8008174:	6833      	ldr	r3, [r6, #0]
 8008176:	441a      	add	r2, r3
 8008178:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800817c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008180:	bf08      	it	eq
 8008182:	9203      	streq	r2, [sp, #12]
 8008184:	2130      	movs	r1, #48	; 0x30
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	4293      	cmp	r3, r2
 800818a:	d2dc      	bcs.n	8008146 <__cvt+0x56>
 800818c:	1c5c      	adds	r4, r3, #1
 800818e:	9403      	str	r4, [sp, #12]
 8008190:	7019      	strb	r1, [r3, #0]
 8008192:	e7f8      	b.n	8008186 <__cvt+0x96>

08008194 <__exponent>:
 8008194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008196:	4603      	mov	r3, r0
 8008198:	2900      	cmp	r1, #0
 800819a:	bfb8      	it	lt
 800819c:	4249      	neglt	r1, r1
 800819e:	f803 2b02 	strb.w	r2, [r3], #2
 80081a2:	bfb4      	ite	lt
 80081a4:	222d      	movlt	r2, #45	; 0x2d
 80081a6:	222b      	movge	r2, #43	; 0x2b
 80081a8:	2909      	cmp	r1, #9
 80081aa:	7042      	strb	r2, [r0, #1]
 80081ac:	dd2a      	ble.n	8008204 <__exponent+0x70>
 80081ae:	f10d 0407 	add.w	r4, sp, #7
 80081b2:	46a4      	mov	ip, r4
 80081b4:	270a      	movs	r7, #10
 80081b6:	46a6      	mov	lr, r4
 80081b8:	460a      	mov	r2, r1
 80081ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80081be:	fb07 1516 	mls	r5, r7, r6, r1
 80081c2:	3530      	adds	r5, #48	; 0x30
 80081c4:	2a63      	cmp	r2, #99	; 0x63
 80081c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80081ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80081ce:	4631      	mov	r1, r6
 80081d0:	dcf1      	bgt.n	80081b6 <__exponent+0x22>
 80081d2:	3130      	adds	r1, #48	; 0x30
 80081d4:	f1ae 0502 	sub.w	r5, lr, #2
 80081d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80081dc:	1c44      	adds	r4, r0, #1
 80081de:	4629      	mov	r1, r5
 80081e0:	4561      	cmp	r1, ip
 80081e2:	d30a      	bcc.n	80081fa <__exponent+0x66>
 80081e4:	f10d 0209 	add.w	r2, sp, #9
 80081e8:	eba2 020e 	sub.w	r2, r2, lr
 80081ec:	4565      	cmp	r5, ip
 80081ee:	bf88      	it	hi
 80081f0:	2200      	movhi	r2, #0
 80081f2:	4413      	add	r3, r2
 80081f4:	1a18      	subs	r0, r3, r0
 80081f6:	b003      	add	sp, #12
 80081f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008202:	e7ed      	b.n	80081e0 <__exponent+0x4c>
 8008204:	2330      	movs	r3, #48	; 0x30
 8008206:	3130      	adds	r1, #48	; 0x30
 8008208:	7083      	strb	r3, [r0, #2]
 800820a:	70c1      	strb	r1, [r0, #3]
 800820c:	1d03      	adds	r3, r0, #4
 800820e:	e7f1      	b.n	80081f4 <__exponent+0x60>

08008210 <_printf_float>:
 8008210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008214:	b08b      	sub	sp, #44	; 0x2c
 8008216:	460c      	mov	r4, r1
 8008218:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800821c:	4616      	mov	r6, r2
 800821e:	461f      	mov	r7, r3
 8008220:	4605      	mov	r5, r0
 8008222:	f002 fe5f 	bl	800aee4 <_localeconv_r>
 8008226:	f8d0 b000 	ldr.w	fp, [r0]
 800822a:	4658      	mov	r0, fp
 800822c:	f7f8 f808 	bl	8000240 <strlen>
 8008230:	2300      	movs	r3, #0
 8008232:	9308      	str	r3, [sp, #32]
 8008234:	f8d8 3000 	ldr.w	r3, [r8]
 8008238:	f894 9018 	ldrb.w	r9, [r4, #24]
 800823c:	6822      	ldr	r2, [r4, #0]
 800823e:	3307      	adds	r3, #7
 8008240:	f023 0307 	bic.w	r3, r3, #7
 8008244:	f103 0108 	add.w	r1, r3, #8
 8008248:	f8c8 1000 	str.w	r1, [r8]
 800824c:	4682      	mov	sl, r0
 800824e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008252:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008256:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80084b8 <_printf_float+0x2a8>
 800825a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800825e:	eeb0 6bc0 	vabs.f64	d6, d0
 8008262:	eeb4 6b47 	vcmp.f64	d6, d7
 8008266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800826a:	dd24      	ble.n	80082b6 <_printf_float+0xa6>
 800826c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008274:	d502      	bpl.n	800827c <_printf_float+0x6c>
 8008276:	232d      	movs	r3, #45	; 0x2d
 8008278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800827c:	4b90      	ldr	r3, [pc, #576]	; (80084c0 <_printf_float+0x2b0>)
 800827e:	4891      	ldr	r0, [pc, #580]	; (80084c4 <_printf_float+0x2b4>)
 8008280:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008284:	bf94      	ite	ls
 8008286:	4698      	movls	r8, r3
 8008288:	4680      	movhi	r8, r0
 800828a:	2303      	movs	r3, #3
 800828c:	6123      	str	r3, [r4, #16]
 800828e:	f022 0204 	bic.w	r2, r2, #4
 8008292:	2300      	movs	r3, #0
 8008294:	6022      	str	r2, [r4, #0]
 8008296:	9304      	str	r3, [sp, #16]
 8008298:	9700      	str	r7, [sp, #0]
 800829a:	4633      	mov	r3, r6
 800829c:	aa09      	add	r2, sp, #36	; 0x24
 800829e:	4621      	mov	r1, r4
 80082a0:	4628      	mov	r0, r5
 80082a2:	f000 f9d3 	bl	800864c <_printf_common>
 80082a6:	3001      	adds	r0, #1
 80082a8:	f040 808a 	bne.w	80083c0 <_printf_float+0x1b0>
 80082ac:	f04f 30ff 	mov.w	r0, #4294967295
 80082b0:	b00b      	add	sp, #44	; 0x2c
 80082b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b6:	eeb4 0b40 	vcmp.f64	d0, d0
 80082ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082be:	d709      	bvc.n	80082d4 <_printf_float+0xc4>
 80082c0:	ee10 3a90 	vmov	r3, s1
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	bfbc      	itt	lt
 80082c8:	232d      	movlt	r3, #45	; 0x2d
 80082ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082ce:	487e      	ldr	r0, [pc, #504]	; (80084c8 <_printf_float+0x2b8>)
 80082d0:	4b7e      	ldr	r3, [pc, #504]	; (80084cc <_printf_float+0x2bc>)
 80082d2:	e7d5      	b.n	8008280 <_printf_float+0x70>
 80082d4:	6863      	ldr	r3, [r4, #4]
 80082d6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80082da:	9104      	str	r1, [sp, #16]
 80082dc:	1c59      	adds	r1, r3, #1
 80082de:	d13c      	bne.n	800835a <_printf_float+0x14a>
 80082e0:	2306      	movs	r3, #6
 80082e2:	6063      	str	r3, [r4, #4]
 80082e4:	2300      	movs	r3, #0
 80082e6:	9303      	str	r3, [sp, #12]
 80082e8:	ab08      	add	r3, sp, #32
 80082ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80082ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082f2:	ab07      	add	r3, sp, #28
 80082f4:	6861      	ldr	r1, [r4, #4]
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	6022      	str	r2, [r4, #0]
 80082fa:	f10d 031b 	add.w	r3, sp, #27
 80082fe:	4628      	mov	r0, r5
 8008300:	f7ff fef6 	bl	80080f0 <__cvt>
 8008304:	9b04      	ldr	r3, [sp, #16]
 8008306:	9907      	ldr	r1, [sp, #28]
 8008308:	2b47      	cmp	r3, #71	; 0x47
 800830a:	4680      	mov	r8, r0
 800830c:	d108      	bne.n	8008320 <_printf_float+0x110>
 800830e:	1cc8      	adds	r0, r1, #3
 8008310:	db02      	blt.n	8008318 <_printf_float+0x108>
 8008312:	6863      	ldr	r3, [r4, #4]
 8008314:	4299      	cmp	r1, r3
 8008316:	dd41      	ble.n	800839c <_printf_float+0x18c>
 8008318:	f1a9 0902 	sub.w	r9, r9, #2
 800831c:	fa5f f989 	uxtb.w	r9, r9
 8008320:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008324:	d820      	bhi.n	8008368 <_printf_float+0x158>
 8008326:	3901      	subs	r1, #1
 8008328:	464a      	mov	r2, r9
 800832a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800832e:	9107      	str	r1, [sp, #28]
 8008330:	f7ff ff30 	bl	8008194 <__exponent>
 8008334:	9a08      	ldr	r2, [sp, #32]
 8008336:	9004      	str	r0, [sp, #16]
 8008338:	1813      	adds	r3, r2, r0
 800833a:	2a01      	cmp	r2, #1
 800833c:	6123      	str	r3, [r4, #16]
 800833e:	dc02      	bgt.n	8008346 <_printf_float+0x136>
 8008340:	6822      	ldr	r2, [r4, #0]
 8008342:	07d2      	lsls	r2, r2, #31
 8008344:	d501      	bpl.n	800834a <_printf_float+0x13a>
 8008346:	3301      	adds	r3, #1
 8008348:	6123      	str	r3, [r4, #16]
 800834a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d0a2      	beq.n	8008298 <_printf_float+0x88>
 8008352:	232d      	movs	r3, #45	; 0x2d
 8008354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008358:	e79e      	b.n	8008298 <_printf_float+0x88>
 800835a:	9904      	ldr	r1, [sp, #16]
 800835c:	2947      	cmp	r1, #71	; 0x47
 800835e:	d1c1      	bne.n	80082e4 <_printf_float+0xd4>
 8008360:	2b00      	cmp	r3, #0
 8008362:	d1bf      	bne.n	80082e4 <_printf_float+0xd4>
 8008364:	2301      	movs	r3, #1
 8008366:	e7bc      	b.n	80082e2 <_printf_float+0xd2>
 8008368:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800836c:	d118      	bne.n	80083a0 <_printf_float+0x190>
 800836e:	2900      	cmp	r1, #0
 8008370:	6863      	ldr	r3, [r4, #4]
 8008372:	dd0b      	ble.n	800838c <_printf_float+0x17c>
 8008374:	6121      	str	r1, [r4, #16]
 8008376:	b913      	cbnz	r3, 800837e <_printf_float+0x16e>
 8008378:	6822      	ldr	r2, [r4, #0]
 800837a:	07d0      	lsls	r0, r2, #31
 800837c:	d502      	bpl.n	8008384 <_printf_float+0x174>
 800837e:	3301      	adds	r3, #1
 8008380:	440b      	add	r3, r1
 8008382:	6123      	str	r3, [r4, #16]
 8008384:	2300      	movs	r3, #0
 8008386:	65a1      	str	r1, [r4, #88]	; 0x58
 8008388:	9304      	str	r3, [sp, #16]
 800838a:	e7de      	b.n	800834a <_printf_float+0x13a>
 800838c:	b913      	cbnz	r3, 8008394 <_printf_float+0x184>
 800838e:	6822      	ldr	r2, [r4, #0]
 8008390:	07d2      	lsls	r2, r2, #31
 8008392:	d501      	bpl.n	8008398 <_printf_float+0x188>
 8008394:	3302      	adds	r3, #2
 8008396:	e7f4      	b.n	8008382 <_printf_float+0x172>
 8008398:	2301      	movs	r3, #1
 800839a:	e7f2      	b.n	8008382 <_printf_float+0x172>
 800839c:	f04f 0967 	mov.w	r9, #103	; 0x67
 80083a0:	9b08      	ldr	r3, [sp, #32]
 80083a2:	4299      	cmp	r1, r3
 80083a4:	db05      	blt.n	80083b2 <_printf_float+0x1a2>
 80083a6:	6823      	ldr	r3, [r4, #0]
 80083a8:	6121      	str	r1, [r4, #16]
 80083aa:	07d8      	lsls	r0, r3, #31
 80083ac:	d5ea      	bpl.n	8008384 <_printf_float+0x174>
 80083ae:	1c4b      	adds	r3, r1, #1
 80083b0:	e7e7      	b.n	8008382 <_printf_float+0x172>
 80083b2:	2900      	cmp	r1, #0
 80083b4:	bfd4      	ite	le
 80083b6:	f1c1 0202 	rsble	r2, r1, #2
 80083ba:	2201      	movgt	r2, #1
 80083bc:	4413      	add	r3, r2
 80083be:	e7e0      	b.n	8008382 <_printf_float+0x172>
 80083c0:	6823      	ldr	r3, [r4, #0]
 80083c2:	055a      	lsls	r2, r3, #21
 80083c4:	d407      	bmi.n	80083d6 <_printf_float+0x1c6>
 80083c6:	6923      	ldr	r3, [r4, #16]
 80083c8:	4642      	mov	r2, r8
 80083ca:	4631      	mov	r1, r6
 80083cc:	4628      	mov	r0, r5
 80083ce:	47b8      	blx	r7
 80083d0:	3001      	adds	r0, #1
 80083d2:	d12a      	bne.n	800842a <_printf_float+0x21a>
 80083d4:	e76a      	b.n	80082ac <_printf_float+0x9c>
 80083d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80083da:	f240 80e2 	bls.w	80085a2 <_printf_float+0x392>
 80083de:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80083e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80083e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083ea:	d133      	bne.n	8008454 <_printf_float+0x244>
 80083ec:	4a38      	ldr	r2, [pc, #224]	; (80084d0 <_printf_float+0x2c0>)
 80083ee:	2301      	movs	r3, #1
 80083f0:	4631      	mov	r1, r6
 80083f2:	4628      	mov	r0, r5
 80083f4:	47b8      	blx	r7
 80083f6:	3001      	adds	r0, #1
 80083f8:	f43f af58 	beq.w	80082ac <_printf_float+0x9c>
 80083fc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008400:	429a      	cmp	r2, r3
 8008402:	db02      	blt.n	800840a <_printf_float+0x1fa>
 8008404:	6823      	ldr	r3, [r4, #0]
 8008406:	07d8      	lsls	r0, r3, #31
 8008408:	d50f      	bpl.n	800842a <_printf_float+0x21a>
 800840a:	4653      	mov	r3, sl
 800840c:	465a      	mov	r2, fp
 800840e:	4631      	mov	r1, r6
 8008410:	4628      	mov	r0, r5
 8008412:	47b8      	blx	r7
 8008414:	3001      	adds	r0, #1
 8008416:	f43f af49 	beq.w	80082ac <_printf_float+0x9c>
 800841a:	f04f 0800 	mov.w	r8, #0
 800841e:	f104 091a 	add.w	r9, r4, #26
 8008422:	9b08      	ldr	r3, [sp, #32]
 8008424:	3b01      	subs	r3, #1
 8008426:	4543      	cmp	r3, r8
 8008428:	dc09      	bgt.n	800843e <_printf_float+0x22e>
 800842a:	6823      	ldr	r3, [r4, #0]
 800842c:	079b      	lsls	r3, r3, #30
 800842e:	f100 8108 	bmi.w	8008642 <_printf_float+0x432>
 8008432:	68e0      	ldr	r0, [r4, #12]
 8008434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008436:	4298      	cmp	r0, r3
 8008438:	bfb8      	it	lt
 800843a:	4618      	movlt	r0, r3
 800843c:	e738      	b.n	80082b0 <_printf_float+0xa0>
 800843e:	2301      	movs	r3, #1
 8008440:	464a      	mov	r2, r9
 8008442:	4631      	mov	r1, r6
 8008444:	4628      	mov	r0, r5
 8008446:	47b8      	blx	r7
 8008448:	3001      	adds	r0, #1
 800844a:	f43f af2f 	beq.w	80082ac <_printf_float+0x9c>
 800844e:	f108 0801 	add.w	r8, r8, #1
 8008452:	e7e6      	b.n	8008422 <_printf_float+0x212>
 8008454:	9b07      	ldr	r3, [sp, #28]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dc3c      	bgt.n	80084d4 <_printf_float+0x2c4>
 800845a:	4a1d      	ldr	r2, [pc, #116]	; (80084d0 <_printf_float+0x2c0>)
 800845c:	2301      	movs	r3, #1
 800845e:	4631      	mov	r1, r6
 8008460:	4628      	mov	r0, r5
 8008462:	47b8      	blx	r7
 8008464:	3001      	adds	r0, #1
 8008466:	f43f af21 	beq.w	80082ac <_printf_float+0x9c>
 800846a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800846e:	4313      	orrs	r3, r2
 8008470:	d102      	bne.n	8008478 <_printf_float+0x268>
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	07d9      	lsls	r1, r3, #31
 8008476:	d5d8      	bpl.n	800842a <_printf_float+0x21a>
 8008478:	4653      	mov	r3, sl
 800847a:	465a      	mov	r2, fp
 800847c:	4631      	mov	r1, r6
 800847e:	4628      	mov	r0, r5
 8008480:	47b8      	blx	r7
 8008482:	3001      	adds	r0, #1
 8008484:	f43f af12 	beq.w	80082ac <_printf_float+0x9c>
 8008488:	f04f 0900 	mov.w	r9, #0
 800848c:	f104 0a1a 	add.w	sl, r4, #26
 8008490:	9b07      	ldr	r3, [sp, #28]
 8008492:	425b      	negs	r3, r3
 8008494:	454b      	cmp	r3, r9
 8008496:	dc01      	bgt.n	800849c <_printf_float+0x28c>
 8008498:	9b08      	ldr	r3, [sp, #32]
 800849a:	e795      	b.n	80083c8 <_printf_float+0x1b8>
 800849c:	2301      	movs	r3, #1
 800849e:	4652      	mov	r2, sl
 80084a0:	4631      	mov	r1, r6
 80084a2:	4628      	mov	r0, r5
 80084a4:	47b8      	blx	r7
 80084a6:	3001      	adds	r0, #1
 80084a8:	f43f af00 	beq.w	80082ac <_printf_float+0x9c>
 80084ac:	f109 0901 	add.w	r9, r9, #1
 80084b0:	e7ee      	b.n	8008490 <_printf_float+0x280>
 80084b2:	bf00      	nop
 80084b4:	f3af 8000 	nop.w
 80084b8:	ffffffff 	.word	0xffffffff
 80084bc:	7fefffff 	.word	0x7fefffff
 80084c0:	0800d0b0 	.word	0x0800d0b0
 80084c4:	0800d0b4 	.word	0x0800d0b4
 80084c8:	0800d0bc 	.word	0x0800d0bc
 80084cc:	0800d0b8 	.word	0x0800d0b8
 80084d0:	0800d4c1 	.word	0x0800d4c1
 80084d4:	9a08      	ldr	r2, [sp, #32]
 80084d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084d8:	429a      	cmp	r2, r3
 80084da:	bfa8      	it	ge
 80084dc:	461a      	movge	r2, r3
 80084de:	2a00      	cmp	r2, #0
 80084e0:	4691      	mov	r9, r2
 80084e2:	dc38      	bgt.n	8008556 <_printf_float+0x346>
 80084e4:	2300      	movs	r3, #0
 80084e6:	9305      	str	r3, [sp, #20]
 80084e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084ec:	f104 021a 	add.w	r2, r4, #26
 80084f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084f2:	9905      	ldr	r1, [sp, #20]
 80084f4:	9304      	str	r3, [sp, #16]
 80084f6:	eba3 0309 	sub.w	r3, r3, r9
 80084fa:	428b      	cmp	r3, r1
 80084fc:	dc33      	bgt.n	8008566 <_printf_float+0x356>
 80084fe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008502:	429a      	cmp	r2, r3
 8008504:	db3c      	blt.n	8008580 <_printf_float+0x370>
 8008506:	6823      	ldr	r3, [r4, #0]
 8008508:	07da      	lsls	r2, r3, #31
 800850a:	d439      	bmi.n	8008580 <_printf_float+0x370>
 800850c:	9a08      	ldr	r2, [sp, #32]
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	9907      	ldr	r1, [sp, #28]
 8008512:	1ad3      	subs	r3, r2, r3
 8008514:	eba2 0901 	sub.w	r9, r2, r1
 8008518:	4599      	cmp	r9, r3
 800851a:	bfa8      	it	ge
 800851c:	4699      	movge	r9, r3
 800851e:	f1b9 0f00 	cmp.w	r9, #0
 8008522:	dc35      	bgt.n	8008590 <_printf_float+0x380>
 8008524:	f04f 0800 	mov.w	r8, #0
 8008528:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800852c:	f104 0a1a 	add.w	sl, r4, #26
 8008530:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008534:	1a9b      	subs	r3, r3, r2
 8008536:	eba3 0309 	sub.w	r3, r3, r9
 800853a:	4543      	cmp	r3, r8
 800853c:	f77f af75 	ble.w	800842a <_printf_float+0x21a>
 8008540:	2301      	movs	r3, #1
 8008542:	4652      	mov	r2, sl
 8008544:	4631      	mov	r1, r6
 8008546:	4628      	mov	r0, r5
 8008548:	47b8      	blx	r7
 800854a:	3001      	adds	r0, #1
 800854c:	f43f aeae 	beq.w	80082ac <_printf_float+0x9c>
 8008550:	f108 0801 	add.w	r8, r8, #1
 8008554:	e7ec      	b.n	8008530 <_printf_float+0x320>
 8008556:	4613      	mov	r3, r2
 8008558:	4631      	mov	r1, r6
 800855a:	4642      	mov	r2, r8
 800855c:	4628      	mov	r0, r5
 800855e:	47b8      	blx	r7
 8008560:	3001      	adds	r0, #1
 8008562:	d1bf      	bne.n	80084e4 <_printf_float+0x2d4>
 8008564:	e6a2      	b.n	80082ac <_printf_float+0x9c>
 8008566:	2301      	movs	r3, #1
 8008568:	4631      	mov	r1, r6
 800856a:	4628      	mov	r0, r5
 800856c:	9204      	str	r2, [sp, #16]
 800856e:	47b8      	blx	r7
 8008570:	3001      	adds	r0, #1
 8008572:	f43f ae9b 	beq.w	80082ac <_printf_float+0x9c>
 8008576:	9b05      	ldr	r3, [sp, #20]
 8008578:	9a04      	ldr	r2, [sp, #16]
 800857a:	3301      	adds	r3, #1
 800857c:	9305      	str	r3, [sp, #20]
 800857e:	e7b7      	b.n	80084f0 <_printf_float+0x2e0>
 8008580:	4653      	mov	r3, sl
 8008582:	465a      	mov	r2, fp
 8008584:	4631      	mov	r1, r6
 8008586:	4628      	mov	r0, r5
 8008588:	47b8      	blx	r7
 800858a:	3001      	adds	r0, #1
 800858c:	d1be      	bne.n	800850c <_printf_float+0x2fc>
 800858e:	e68d      	b.n	80082ac <_printf_float+0x9c>
 8008590:	9a04      	ldr	r2, [sp, #16]
 8008592:	464b      	mov	r3, r9
 8008594:	4442      	add	r2, r8
 8008596:	4631      	mov	r1, r6
 8008598:	4628      	mov	r0, r5
 800859a:	47b8      	blx	r7
 800859c:	3001      	adds	r0, #1
 800859e:	d1c1      	bne.n	8008524 <_printf_float+0x314>
 80085a0:	e684      	b.n	80082ac <_printf_float+0x9c>
 80085a2:	9a08      	ldr	r2, [sp, #32]
 80085a4:	2a01      	cmp	r2, #1
 80085a6:	dc01      	bgt.n	80085ac <_printf_float+0x39c>
 80085a8:	07db      	lsls	r3, r3, #31
 80085aa:	d537      	bpl.n	800861c <_printf_float+0x40c>
 80085ac:	2301      	movs	r3, #1
 80085ae:	4642      	mov	r2, r8
 80085b0:	4631      	mov	r1, r6
 80085b2:	4628      	mov	r0, r5
 80085b4:	47b8      	blx	r7
 80085b6:	3001      	adds	r0, #1
 80085b8:	f43f ae78 	beq.w	80082ac <_printf_float+0x9c>
 80085bc:	4653      	mov	r3, sl
 80085be:	465a      	mov	r2, fp
 80085c0:	4631      	mov	r1, r6
 80085c2:	4628      	mov	r0, r5
 80085c4:	47b8      	blx	r7
 80085c6:	3001      	adds	r0, #1
 80085c8:	f43f ae70 	beq.w	80082ac <_printf_float+0x9c>
 80085cc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80085d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80085d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d8:	d01b      	beq.n	8008612 <_printf_float+0x402>
 80085da:	9b08      	ldr	r3, [sp, #32]
 80085dc:	f108 0201 	add.w	r2, r8, #1
 80085e0:	3b01      	subs	r3, #1
 80085e2:	4631      	mov	r1, r6
 80085e4:	4628      	mov	r0, r5
 80085e6:	47b8      	blx	r7
 80085e8:	3001      	adds	r0, #1
 80085ea:	d10e      	bne.n	800860a <_printf_float+0x3fa>
 80085ec:	e65e      	b.n	80082ac <_printf_float+0x9c>
 80085ee:	2301      	movs	r3, #1
 80085f0:	464a      	mov	r2, r9
 80085f2:	4631      	mov	r1, r6
 80085f4:	4628      	mov	r0, r5
 80085f6:	47b8      	blx	r7
 80085f8:	3001      	adds	r0, #1
 80085fa:	f43f ae57 	beq.w	80082ac <_printf_float+0x9c>
 80085fe:	f108 0801 	add.w	r8, r8, #1
 8008602:	9b08      	ldr	r3, [sp, #32]
 8008604:	3b01      	subs	r3, #1
 8008606:	4543      	cmp	r3, r8
 8008608:	dcf1      	bgt.n	80085ee <_printf_float+0x3de>
 800860a:	9b04      	ldr	r3, [sp, #16]
 800860c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008610:	e6db      	b.n	80083ca <_printf_float+0x1ba>
 8008612:	f04f 0800 	mov.w	r8, #0
 8008616:	f104 091a 	add.w	r9, r4, #26
 800861a:	e7f2      	b.n	8008602 <_printf_float+0x3f2>
 800861c:	2301      	movs	r3, #1
 800861e:	4642      	mov	r2, r8
 8008620:	e7df      	b.n	80085e2 <_printf_float+0x3d2>
 8008622:	2301      	movs	r3, #1
 8008624:	464a      	mov	r2, r9
 8008626:	4631      	mov	r1, r6
 8008628:	4628      	mov	r0, r5
 800862a:	47b8      	blx	r7
 800862c:	3001      	adds	r0, #1
 800862e:	f43f ae3d 	beq.w	80082ac <_printf_float+0x9c>
 8008632:	f108 0801 	add.w	r8, r8, #1
 8008636:	68e3      	ldr	r3, [r4, #12]
 8008638:	9909      	ldr	r1, [sp, #36]	; 0x24
 800863a:	1a5b      	subs	r3, r3, r1
 800863c:	4543      	cmp	r3, r8
 800863e:	dcf0      	bgt.n	8008622 <_printf_float+0x412>
 8008640:	e6f7      	b.n	8008432 <_printf_float+0x222>
 8008642:	f04f 0800 	mov.w	r8, #0
 8008646:	f104 0919 	add.w	r9, r4, #25
 800864a:	e7f4      	b.n	8008636 <_printf_float+0x426>

0800864c <_printf_common>:
 800864c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008650:	4616      	mov	r6, r2
 8008652:	4699      	mov	r9, r3
 8008654:	688a      	ldr	r2, [r1, #8]
 8008656:	690b      	ldr	r3, [r1, #16]
 8008658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800865c:	4293      	cmp	r3, r2
 800865e:	bfb8      	it	lt
 8008660:	4613      	movlt	r3, r2
 8008662:	6033      	str	r3, [r6, #0]
 8008664:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008668:	4607      	mov	r7, r0
 800866a:	460c      	mov	r4, r1
 800866c:	b10a      	cbz	r2, 8008672 <_printf_common+0x26>
 800866e:	3301      	adds	r3, #1
 8008670:	6033      	str	r3, [r6, #0]
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	0699      	lsls	r1, r3, #26
 8008676:	bf42      	ittt	mi
 8008678:	6833      	ldrmi	r3, [r6, #0]
 800867a:	3302      	addmi	r3, #2
 800867c:	6033      	strmi	r3, [r6, #0]
 800867e:	6825      	ldr	r5, [r4, #0]
 8008680:	f015 0506 	ands.w	r5, r5, #6
 8008684:	d106      	bne.n	8008694 <_printf_common+0x48>
 8008686:	f104 0a19 	add.w	sl, r4, #25
 800868a:	68e3      	ldr	r3, [r4, #12]
 800868c:	6832      	ldr	r2, [r6, #0]
 800868e:	1a9b      	subs	r3, r3, r2
 8008690:	42ab      	cmp	r3, r5
 8008692:	dc26      	bgt.n	80086e2 <_printf_common+0x96>
 8008694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008698:	1e13      	subs	r3, r2, #0
 800869a:	6822      	ldr	r2, [r4, #0]
 800869c:	bf18      	it	ne
 800869e:	2301      	movne	r3, #1
 80086a0:	0692      	lsls	r2, r2, #26
 80086a2:	d42b      	bmi.n	80086fc <_printf_common+0xb0>
 80086a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086a8:	4649      	mov	r1, r9
 80086aa:	4638      	mov	r0, r7
 80086ac:	47c0      	blx	r8
 80086ae:	3001      	adds	r0, #1
 80086b0:	d01e      	beq.n	80086f0 <_printf_common+0xa4>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	68e5      	ldr	r5, [r4, #12]
 80086b6:	6832      	ldr	r2, [r6, #0]
 80086b8:	f003 0306 	and.w	r3, r3, #6
 80086bc:	2b04      	cmp	r3, #4
 80086be:	bf08      	it	eq
 80086c0:	1aad      	subeq	r5, r5, r2
 80086c2:	68a3      	ldr	r3, [r4, #8]
 80086c4:	6922      	ldr	r2, [r4, #16]
 80086c6:	bf0c      	ite	eq
 80086c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086cc:	2500      	movne	r5, #0
 80086ce:	4293      	cmp	r3, r2
 80086d0:	bfc4      	itt	gt
 80086d2:	1a9b      	subgt	r3, r3, r2
 80086d4:	18ed      	addgt	r5, r5, r3
 80086d6:	2600      	movs	r6, #0
 80086d8:	341a      	adds	r4, #26
 80086da:	42b5      	cmp	r5, r6
 80086dc:	d11a      	bne.n	8008714 <_printf_common+0xc8>
 80086de:	2000      	movs	r0, #0
 80086e0:	e008      	b.n	80086f4 <_printf_common+0xa8>
 80086e2:	2301      	movs	r3, #1
 80086e4:	4652      	mov	r2, sl
 80086e6:	4649      	mov	r1, r9
 80086e8:	4638      	mov	r0, r7
 80086ea:	47c0      	blx	r8
 80086ec:	3001      	adds	r0, #1
 80086ee:	d103      	bne.n	80086f8 <_printf_common+0xac>
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295
 80086f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f8:	3501      	adds	r5, #1
 80086fa:	e7c6      	b.n	800868a <_printf_common+0x3e>
 80086fc:	18e1      	adds	r1, r4, r3
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	2030      	movs	r0, #48	; 0x30
 8008702:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008706:	4422      	add	r2, r4
 8008708:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800870c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008710:	3302      	adds	r3, #2
 8008712:	e7c7      	b.n	80086a4 <_printf_common+0x58>
 8008714:	2301      	movs	r3, #1
 8008716:	4622      	mov	r2, r4
 8008718:	4649      	mov	r1, r9
 800871a:	4638      	mov	r0, r7
 800871c:	47c0      	blx	r8
 800871e:	3001      	adds	r0, #1
 8008720:	d0e6      	beq.n	80086f0 <_printf_common+0xa4>
 8008722:	3601      	adds	r6, #1
 8008724:	e7d9      	b.n	80086da <_printf_common+0x8e>
	...

08008728 <_printf_i>:
 8008728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800872c:	460c      	mov	r4, r1
 800872e:	4691      	mov	r9, r2
 8008730:	7e27      	ldrb	r7, [r4, #24]
 8008732:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008734:	2f78      	cmp	r7, #120	; 0x78
 8008736:	4680      	mov	r8, r0
 8008738:	469a      	mov	sl, r3
 800873a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800873e:	d807      	bhi.n	8008750 <_printf_i+0x28>
 8008740:	2f62      	cmp	r7, #98	; 0x62
 8008742:	d80a      	bhi.n	800875a <_printf_i+0x32>
 8008744:	2f00      	cmp	r7, #0
 8008746:	f000 80d8 	beq.w	80088fa <_printf_i+0x1d2>
 800874a:	2f58      	cmp	r7, #88	; 0x58
 800874c:	f000 80a3 	beq.w	8008896 <_printf_i+0x16e>
 8008750:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008754:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008758:	e03a      	b.n	80087d0 <_printf_i+0xa8>
 800875a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800875e:	2b15      	cmp	r3, #21
 8008760:	d8f6      	bhi.n	8008750 <_printf_i+0x28>
 8008762:	a001      	add	r0, pc, #4	; (adr r0, 8008768 <_printf_i+0x40>)
 8008764:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008768:	080087c1 	.word	0x080087c1
 800876c:	080087d5 	.word	0x080087d5
 8008770:	08008751 	.word	0x08008751
 8008774:	08008751 	.word	0x08008751
 8008778:	08008751 	.word	0x08008751
 800877c:	08008751 	.word	0x08008751
 8008780:	080087d5 	.word	0x080087d5
 8008784:	08008751 	.word	0x08008751
 8008788:	08008751 	.word	0x08008751
 800878c:	08008751 	.word	0x08008751
 8008790:	08008751 	.word	0x08008751
 8008794:	080088e1 	.word	0x080088e1
 8008798:	08008805 	.word	0x08008805
 800879c:	080088c3 	.word	0x080088c3
 80087a0:	08008751 	.word	0x08008751
 80087a4:	08008751 	.word	0x08008751
 80087a8:	08008903 	.word	0x08008903
 80087ac:	08008751 	.word	0x08008751
 80087b0:	08008805 	.word	0x08008805
 80087b4:	08008751 	.word	0x08008751
 80087b8:	08008751 	.word	0x08008751
 80087bc:	080088cb 	.word	0x080088cb
 80087c0:	680b      	ldr	r3, [r1, #0]
 80087c2:	1d1a      	adds	r2, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	600a      	str	r2, [r1, #0]
 80087c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087d0:	2301      	movs	r3, #1
 80087d2:	e0a3      	b.n	800891c <_printf_i+0x1f4>
 80087d4:	6825      	ldr	r5, [r4, #0]
 80087d6:	6808      	ldr	r0, [r1, #0]
 80087d8:	062e      	lsls	r6, r5, #24
 80087da:	f100 0304 	add.w	r3, r0, #4
 80087de:	d50a      	bpl.n	80087f6 <_printf_i+0xce>
 80087e0:	6805      	ldr	r5, [r0, #0]
 80087e2:	600b      	str	r3, [r1, #0]
 80087e4:	2d00      	cmp	r5, #0
 80087e6:	da03      	bge.n	80087f0 <_printf_i+0xc8>
 80087e8:	232d      	movs	r3, #45	; 0x2d
 80087ea:	426d      	negs	r5, r5
 80087ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087f0:	485e      	ldr	r0, [pc, #376]	; (800896c <_printf_i+0x244>)
 80087f2:	230a      	movs	r3, #10
 80087f4:	e019      	b.n	800882a <_printf_i+0x102>
 80087f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80087fa:	6805      	ldr	r5, [r0, #0]
 80087fc:	600b      	str	r3, [r1, #0]
 80087fe:	bf18      	it	ne
 8008800:	b22d      	sxthne	r5, r5
 8008802:	e7ef      	b.n	80087e4 <_printf_i+0xbc>
 8008804:	680b      	ldr	r3, [r1, #0]
 8008806:	6825      	ldr	r5, [r4, #0]
 8008808:	1d18      	adds	r0, r3, #4
 800880a:	6008      	str	r0, [r1, #0]
 800880c:	0628      	lsls	r0, r5, #24
 800880e:	d501      	bpl.n	8008814 <_printf_i+0xec>
 8008810:	681d      	ldr	r5, [r3, #0]
 8008812:	e002      	b.n	800881a <_printf_i+0xf2>
 8008814:	0669      	lsls	r1, r5, #25
 8008816:	d5fb      	bpl.n	8008810 <_printf_i+0xe8>
 8008818:	881d      	ldrh	r5, [r3, #0]
 800881a:	4854      	ldr	r0, [pc, #336]	; (800896c <_printf_i+0x244>)
 800881c:	2f6f      	cmp	r7, #111	; 0x6f
 800881e:	bf0c      	ite	eq
 8008820:	2308      	moveq	r3, #8
 8008822:	230a      	movne	r3, #10
 8008824:	2100      	movs	r1, #0
 8008826:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800882a:	6866      	ldr	r6, [r4, #4]
 800882c:	60a6      	str	r6, [r4, #8]
 800882e:	2e00      	cmp	r6, #0
 8008830:	bfa2      	ittt	ge
 8008832:	6821      	ldrge	r1, [r4, #0]
 8008834:	f021 0104 	bicge.w	r1, r1, #4
 8008838:	6021      	strge	r1, [r4, #0]
 800883a:	b90d      	cbnz	r5, 8008840 <_printf_i+0x118>
 800883c:	2e00      	cmp	r6, #0
 800883e:	d04d      	beq.n	80088dc <_printf_i+0x1b4>
 8008840:	4616      	mov	r6, r2
 8008842:	fbb5 f1f3 	udiv	r1, r5, r3
 8008846:	fb03 5711 	mls	r7, r3, r1, r5
 800884a:	5dc7      	ldrb	r7, [r0, r7]
 800884c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008850:	462f      	mov	r7, r5
 8008852:	42bb      	cmp	r3, r7
 8008854:	460d      	mov	r5, r1
 8008856:	d9f4      	bls.n	8008842 <_printf_i+0x11a>
 8008858:	2b08      	cmp	r3, #8
 800885a:	d10b      	bne.n	8008874 <_printf_i+0x14c>
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	07df      	lsls	r7, r3, #31
 8008860:	d508      	bpl.n	8008874 <_printf_i+0x14c>
 8008862:	6923      	ldr	r3, [r4, #16]
 8008864:	6861      	ldr	r1, [r4, #4]
 8008866:	4299      	cmp	r1, r3
 8008868:	bfde      	ittt	le
 800886a:	2330      	movle	r3, #48	; 0x30
 800886c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008870:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008874:	1b92      	subs	r2, r2, r6
 8008876:	6122      	str	r2, [r4, #16]
 8008878:	f8cd a000 	str.w	sl, [sp]
 800887c:	464b      	mov	r3, r9
 800887e:	aa03      	add	r2, sp, #12
 8008880:	4621      	mov	r1, r4
 8008882:	4640      	mov	r0, r8
 8008884:	f7ff fee2 	bl	800864c <_printf_common>
 8008888:	3001      	adds	r0, #1
 800888a:	d14c      	bne.n	8008926 <_printf_i+0x1fe>
 800888c:	f04f 30ff 	mov.w	r0, #4294967295
 8008890:	b004      	add	sp, #16
 8008892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008896:	4835      	ldr	r0, [pc, #212]	; (800896c <_printf_i+0x244>)
 8008898:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800889c:	6823      	ldr	r3, [r4, #0]
 800889e:	680e      	ldr	r6, [r1, #0]
 80088a0:	061f      	lsls	r7, r3, #24
 80088a2:	f856 5b04 	ldr.w	r5, [r6], #4
 80088a6:	600e      	str	r6, [r1, #0]
 80088a8:	d514      	bpl.n	80088d4 <_printf_i+0x1ac>
 80088aa:	07d9      	lsls	r1, r3, #31
 80088ac:	bf44      	itt	mi
 80088ae:	f043 0320 	orrmi.w	r3, r3, #32
 80088b2:	6023      	strmi	r3, [r4, #0]
 80088b4:	b91d      	cbnz	r5, 80088be <_printf_i+0x196>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	f023 0320 	bic.w	r3, r3, #32
 80088bc:	6023      	str	r3, [r4, #0]
 80088be:	2310      	movs	r3, #16
 80088c0:	e7b0      	b.n	8008824 <_printf_i+0xfc>
 80088c2:	6823      	ldr	r3, [r4, #0]
 80088c4:	f043 0320 	orr.w	r3, r3, #32
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	2378      	movs	r3, #120	; 0x78
 80088cc:	4828      	ldr	r0, [pc, #160]	; (8008970 <_printf_i+0x248>)
 80088ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088d2:	e7e3      	b.n	800889c <_printf_i+0x174>
 80088d4:	065e      	lsls	r6, r3, #25
 80088d6:	bf48      	it	mi
 80088d8:	b2ad      	uxthmi	r5, r5
 80088da:	e7e6      	b.n	80088aa <_printf_i+0x182>
 80088dc:	4616      	mov	r6, r2
 80088de:	e7bb      	b.n	8008858 <_printf_i+0x130>
 80088e0:	680b      	ldr	r3, [r1, #0]
 80088e2:	6826      	ldr	r6, [r4, #0]
 80088e4:	6960      	ldr	r0, [r4, #20]
 80088e6:	1d1d      	adds	r5, r3, #4
 80088e8:	600d      	str	r5, [r1, #0]
 80088ea:	0635      	lsls	r5, r6, #24
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	d501      	bpl.n	80088f4 <_printf_i+0x1cc>
 80088f0:	6018      	str	r0, [r3, #0]
 80088f2:	e002      	b.n	80088fa <_printf_i+0x1d2>
 80088f4:	0671      	lsls	r1, r6, #25
 80088f6:	d5fb      	bpl.n	80088f0 <_printf_i+0x1c8>
 80088f8:	8018      	strh	r0, [r3, #0]
 80088fa:	2300      	movs	r3, #0
 80088fc:	6123      	str	r3, [r4, #16]
 80088fe:	4616      	mov	r6, r2
 8008900:	e7ba      	b.n	8008878 <_printf_i+0x150>
 8008902:	680b      	ldr	r3, [r1, #0]
 8008904:	1d1a      	adds	r2, r3, #4
 8008906:	600a      	str	r2, [r1, #0]
 8008908:	681e      	ldr	r6, [r3, #0]
 800890a:	6862      	ldr	r2, [r4, #4]
 800890c:	2100      	movs	r1, #0
 800890e:	4630      	mov	r0, r6
 8008910:	f7f7 fc9e 	bl	8000250 <memchr>
 8008914:	b108      	cbz	r0, 800891a <_printf_i+0x1f2>
 8008916:	1b80      	subs	r0, r0, r6
 8008918:	6060      	str	r0, [r4, #4]
 800891a:	6863      	ldr	r3, [r4, #4]
 800891c:	6123      	str	r3, [r4, #16]
 800891e:	2300      	movs	r3, #0
 8008920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008924:	e7a8      	b.n	8008878 <_printf_i+0x150>
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	4632      	mov	r2, r6
 800892a:	4649      	mov	r1, r9
 800892c:	4640      	mov	r0, r8
 800892e:	47d0      	blx	sl
 8008930:	3001      	adds	r0, #1
 8008932:	d0ab      	beq.n	800888c <_printf_i+0x164>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	079b      	lsls	r3, r3, #30
 8008938:	d413      	bmi.n	8008962 <_printf_i+0x23a>
 800893a:	68e0      	ldr	r0, [r4, #12]
 800893c:	9b03      	ldr	r3, [sp, #12]
 800893e:	4298      	cmp	r0, r3
 8008940:	bfb8      	it	lt
 8008942:	4618      	movlt	r0, r3
 8008944:	e7a4      	b.n	8008890 <_printf_i+0x168>
 8008946:	2301      	movs	r3, #1
 8008948:	4632      	mov	r2, r6
 800894a:	4649      	mov	r1, r9
 800894c:	4640      	mov	r0, r8
 800894e:	47d0      	blx	sl
 8008950:	3001      	adds	r0, #1
 8008952:	d09b      	beq.n	800888c <_printf_i+0x164>
 8008954:	3501      	adds	r5, #1
 8008956:	68e3      	ldr	r3, [r4, #12]
 8008958:	9903      	ldr	r1, [sp, #12]
 800895a:	1a5b      	subs	r3, r3, r1
 800895c:	42ab      	cmp	r3, r5
 800895e:	dcf2      	bgt.n	8008946 <_printf_i+0x21e>
 8008960:	e7eb      	b.n	800893a <_printf_i+0x212>
 8008962:	2500      	movs	r5, #0
 8008964:	f104 0619 	add.w	r6, r4, #25
 8008968:	e7f5      	b.n	8008956 <_printf_i+0x22e>
 800896a:	bf00      	nop
 800896c:	0800d0c0 	.word	0x0800d0c0
 8008970:	0800d0d1 	.word	0x0800d0d1

08008974 <_scanf_float>:
 8008974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008978:	b087      	sub	sp, #28
 800897a:	4617      	mov	r7, r2
 800897c:	9303      	str	r3, [sp, #12]
 800897e:	688b      	ldr	r3, [r1, #8]
 8008980:	1e5a      	subs	r2, r3, #1
 8008982:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008986:	bf83      	ittte	hi
 8008988:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800898c:	195b      	addhi	r3, r3, r5
 800898e:	9302      	strhi	r3, [sp, #8]
 8008990:	2300      	movls	r3, #0
 8008992:	bf86      	itte	hi
 8008994:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008998:	608b      	strhi	r3, [r1, #8]
 800899a:	9302      	strls	r3, [sp, #8]
 800899c:	680b      	ldr	r3, [r1, #0]
 800899e:	468b      	mov	fp, r1
 80089a0:	2500      	movs	r5, #0
 80089a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80089a6:	f84b 3b1c 	str.w	r3, [fp], #28
 80089aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80089ae:	4680      	mov	r8, r0
 80089b0:	460c      	mov	r4, r1
 80089b2:	465e      	mov	r6, fp
 80089b4:	46aa      	mov	sl, r5
 80089b6:	46a9      	mov	r9, r5
 80089b8:	9501      	str	r5, [sp, #4]
 80089ba:	68a2      	ldr	r2, [r4, #8]
 80089bc:	b152      	cbz	r2, 80089d4 <_scanf_float+0x60>
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	2b4e      	cmp	r3, #78	; 0x4e
 80089c4:	d864      	bhi.n	8008a90 <_scanf_float+0x11c>
 80089c6:	2b40      	cmp	r3, #64	; 0x40
 80089c8:	d83c      	bhi.n	8008a44 <_scanf_float+0xd0>
 80089ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80089ce:	b2c8      	uxtb	r0, r1
 80089d0:	280e      	cmp	r0, #14
 80089d2:	d93a      	bls.n	8008a4a <_scanf_float+0xd6>
 80089d4:	f1b9 0f00 	cmp.w	r9, #0
 80089d8:	d003      	beq.n	80089e2 <_scanf_float+0x6e>
 80089da:	6823      	ldr	r3, [r4, #0]
 80089dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089e6:	f1ba 0f01 	cmp.w	sl, #1
 80089ea:	f200 8113 	bhi.w	8008c14 <_scanf_float+0x2a0>
 80089ee:	455e      	cmp	r6, fp
 80089f0:	f200 8105 	bhi.w	8008bfe <_scanf_float+0x28a>
 80089f4:	2501      	movs	r5, #1
 80089f6:	4628      	mov	r0, r5
 80089f8:	b007      	add	sp, #28
 80089fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008a02:	2a0d      	cmp	r2, #13
 8008a04:	d8e6      	bhi.n	80089d4 <_scanf_float+0x60>
 8008a06:	a101      	add	r1, pc, #4	; (adr r1, 8008a0c <_scanf_float+0x98>)
 8008a08:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008a0c:	08008b4b 	.word	0x08008b4b
 8008a10:	080089d5 	.word	0x080089d5
 8008a14:	080089d5 	.word	0x080089d5
 8008a18:	080089d5 	.word	0x080089d5
 8008a1c:	08008bab 	.word	0x08008bab
 8008a20:	08008b83 	.word	0x08008b83
 8008a24:	080089d5 	.word	0x080089d5
 8008a28:	080089d5 	.word	0x080089d5
 8008a2c:	08008b59 	.word	0x08008b59
 8008a30:	080089d5 	.word	0x080089d5
 8008a34:	080089d5 	.word	0x080089d5
 8008a38:	080089d5 	.word	0x080089d5
 8008a3c:	080089d5 	.word	0x080089d5
 8008a40:	08008b11 	.word	0x08008b11
 8008a44:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008a48:	e7db      	b.n	8008a02 <_scanf_float+0x8e>
 8008a4a:	290e      	cmp	r1, #14
 8008a4c:	d8c2      	bhi.n	80089d4 <_scanf_float+0x60>
 8008a4e:	a001      	add	r0, pc, #4	; (adr r0, 8008a54 <_scanf_float+0xe0>)
 8008a50:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a54:	08008b03 	.word	0x08008b03
 8008a58:	080089d5 	.word	0x080089d5
 8008a5c:	08008b03 	.word	0x08008b03
 8008a60:	08008b97 	.word	0x08008b97
 8008a64:	080089d5 	.word	0x080089d5
 8008a68:	08008ab1 	.word	0x08008ab1
 8008a6c:	08008aed 	.word	0x08008aed
 8008a70:	08008aed 	.word	0x08008aed
 8008a74:	08008aed 	.word	0x08008aed
 8008a78:	08008aed 	.word	0x08008aed
 8008a7c:	08008aed 	.word	0x08008aed
 8008a80:	08008aed 	.word	0x08008aed
 8008a84:	08008aed 	.word	0x08008aed
 8008a88:	08008aed 	.word	0x08008aed
 8008a8c:	08008aed 	.word	0x08008aed
 8008a90:	2b6e      	cmp	r3, #110	; 0x6e
 8008a92:	d809      	bhi.n	8008aa8 <_scanf_float+0x134>
 8008a94:	2b60      	cmp	r3, #96	; 0x60
 8008a96:	d8b2      	bhi.n	80089fe <_scanf_float+0x8a>
 8008a98:	2b54      	cmp	r3, #84	; 0x54
 8008a9a:	d077      	beq.n	8008b8c <_scanf_float+0x218>
 8008a9c:	2b59      	cmp	r3, #89	; 0x59
 8008a9e:	d199      	bne.n	80089d4 <_scanf_float+0x60>
 8008aa0:	2d07      	cmp	r5, #7
 8008aa2:	d197      	bne.n	80089d4 <_scanf_float+0x60>
 8008aa4:	2508      	movs	r5, #8
 8008aa6:	e029      	b.n	8008afc <_scanf_float+0x188>
 8008aa8:	2b74      	cmp	r3, #116	; 0x74
 8008aaa:	d06f      	beq.n	8008b8c <_scanf_float+0x218>
 8008aac:	2b79      	cmp	r3, #121	; 0x79
 8008aae:	e7f6      	b.n	8008a9e <_scanf_float+0x12a>
 8008ab0:	6821      	ldr	r1, [r4, #0]
 8008ab2:	05c8      	lsls	r0, r1, #23
 8008ab4:	d51a      	bpl.n	8008aec <_scanf_float+0x178>
 8008ab6:	9b02      	ldr	r3, [sp, #8]
 8008ab8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008abc:	6021      	str	r1, [r4, #0]
 8008abe:	f109 0901 	add.w	r9, r9, #1
 8008ac2:	b11b      	cbz	r3, 8008acc <_scanf_float+0x158>
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	3201      	adds	r2, #1
 8008ac8:	9302      	str	r3, [sp, #8]
 8008aca:	60a2      	str	r2, [r4, #8]
 8008acc:	68a3      	ldr	r3, [r4, #8]
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	60a3      	str	r3, [r4, #8]
 8008ad2:	6923      	ldr	r3, [r4, #16]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	6123      	str	r3, [r4, #16]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	3b01      	subs	r3, #1
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	607b      	str	r3, [r7, #4]
 8008ae0:	f340 8084 	ble.w	8008bec <_scanf_float+0x278>
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	603b      	str	r3, [r7, #0]
 8008aea:	e766      	b.n	80089ba <_scanf_float+0x46>
 8008aec:	eb1a 0f05 	cmn.w	sl, r5
 8008af0:	f47f af70 	bne.w	80089d4 <_scanf_float+0x60>
 8008af4:	6822      	ldr	r2, [r4, #0]
 8008af6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008afa:	6022      	str	r2, [r4, #0]
 8008afc:	f806 3b01 	strb.w	r3, [r6], #1
 8008b00:	e7e4      	b.n	8008acc <_scanf_float+0x158>
 8008b02:	6822      	ldr	r2, [r4, #0]
 8008b04:	0610      	lsls	r0, r2, #24
 8008b06:	f57f af65 	bpl.w	80089d4 <_scanf_float+0x60>
 8008b0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b0e:	e7f4      	b.n	8008afa <_scanf_float+0x186>
 8008b10:	f1ba 0f00 	cmp.w	sl, #0
 8008b14:	d10e      	bne.n	8008b34 <_scanf_float+0x1c0>
 8008b16:	f1b9 0f00 	cmp.w	r9, #0
 8008b1a:	d10e      	bne.n	8008b3a <_scanf_float+0x1c6>
 8008b1c:	6822      	ldr	r2, [r4, #0]
 8008b1e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b22:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b26:	d108      	bne.n	8008b3a <_scanf_float+0x1c6>
 8008b28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b2c:	6022      	str	r2, [r4, #0]
 8008b2e:	f04f 0a01 	mov.w	sl, #1
 8008b32:	e7e3      	b.n	8008afc <_scanf_float+0x188>
 8008b34:	f1ba 0f02 	cmp.w	sl, #2
 8008b38:	d055      	beq.n	8008be6 <_scanf_float+0x272>
 8008b3a:	2d01      	cmp	r5, #1
 8008b3c:	d002      	beq.n	8008b44 <_scanf_float+0x1d0>
 8008b3e:	2d04      	cmp	r5, #4
 8008b40:	f47f af48 	bne.w	80089d4 <_scanf_float+0x60>
 8008b44:	3501      	adds	r5, #1
 8008b46:	b2ed      	uxtb	r5, r5
 8008b48:	e7d8      	b.n	8008afc <_scanf_float+0x188>
 8008b4a:	f1ba 0f01 	cmp.w	sl, #1
 8008b4e:	f47f af41 	bne.w	80089d4 <_scanf_float+0x60>
 8008b52:	f04f 0a02 	mov.w	sl, #2
 8008b56:	e7d1      	b.n	8008afc <_scanf_float+0x188>
 8008b58:	b97d      	cbnz	r5, 8008b7a <_scanf_float+0x206>
 8008b5a:	f1b9 0f00 	cmp.w	r9, #0
 8008b5e:	f47f af3c 	bne.w	80089da <_scanf_float+0x66>
 8008b62:	6822      	ldr	r2, [r4, #0]
 8008b64:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b68:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b6c:	f47f af39 	bne.w	80089e2 <_scanf_float+0x6e>
 8008b70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b74:	6022      	str	r2, [r4, #0]
 8008b76:	2501      	movs	r5, #1
 8008b78:	e7c0      	b.n	8008afc <_scanf_float+0x188>
 8008b7a:	2d03      	cmp	r5, #3
 8008b7c:	d0e2      	beq.n	8008b44 <_scanf_float+0x1d0>
 8008b7e:	2d05      	cmp	r5, #5
 8008b80:	e7de      	b.n	8008b40 <_scanf_float+0x1cc>
 8008b82:	2d02      	cmp	r5, #2
 8008b84:	f47f af26 	bne.w	80089d4 <_scanf_float+0x60>
 8008b88:	2503      	movs	r5, #3
 8008b8a:	e7b7      	b.n	8008afc <_scanf_float+0x188>
 8008b8c:	2d06      	cmp	r5, #6
 8008b8e:	f47f af21 	bne.w	80089d4 <_scanf_float+0x60>
 8008b92:	2507      	movs	r5, #7
 8008b94:	e7b2      	b.n	8008afc <_scanf_float+0x188>
 8008b96:	6822      	ldr	r2, [r4, #0]
 8008b98:	0591      	lsls	r1, r2, #22
 8008b9a:	f57f af1b 	bpl.w	80089d4 <_scanf_float+0x60>
 8008b9e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008ba2:	6022      	str	r2, [r4, #0]
 8008ba4:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ba8:	e7a8      	b.n	8008afc <_scanf_float+0x188>
 8008baa:	6822      	ldr	r2, [r4, #0]
 8008bac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008bb0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008bb4:	d006      	beq.n	8008bc4 <_scanf_float+0x250>
 8008bb6:	0550      	lsls	r0, r2, #21
 8008bb8:	f57f af0c 	bpl.w	80089d4 <_scanf_float+0x60>
 8008bbc:	f1b9 0f00 	cmp.w	r9, #0
 8008bc0:	f43f af0f 	beq.w	80089e2 <_scanf_float+0x6e>
 8008bc4:	0591      	lsls	r1, r2, #22
 8008bc6:	bf58      	it	pl
 8008bc8:	9901      	ldrpl	r1, [sp, #4]
 8008bca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008bce:	bf58      	it	pl
 8008bd0:	eba9 0101 	subpl.w	r1, r9, r1
 8008bd4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008bd8:	bf58      	it	pl
 8008bda:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008bde:	6022      	str	r2, [r4, #0]
 8008be0:	f04f 0900 	mov.w	r9, #0
 8008be4:	e78a      	b.n	8008afc <_scanf_float+0x188>
 8008be6:	f04f 0a03 	mov.w	sl, #3
 8008bea:	e787      	b.n	8008afc <_scanf_float+0x188>
 8008bec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008bf0:	4639      	mov	r1, r7
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	4798      	blx	r3
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	f43f aedf 	beq.w	80089ba <_scanf_float+0x46>
 8008bfc:	e6ea      	b.n	80089d4 <_scanf_float+0x60>
 8008bfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c06:	463a      	mov	r2, r7
 8008c08:	4640      	mov	r0, r8
 8008c0a:	4798      	blx	r3
 8008c0c:	6923      	ldr	r3, [r4, #16]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	6123      	str	r3, [r4, #16]
 8008c12:	e6ec      	b.n	80089ee <_scanf_float+0x7a>
 8008c14:	1e6b      	subs	r3, r5, #1
 8008c16:	2b06      	cmp	r3, #6
 8008c18:	d825      	bhi.n	8008c66 <_scanf_float+0x2f2>
 8008c1a:	2d02      	cmp	r5, #2
 8008c1c:	d836      	bhi.n	8008c8c <_scanf_float+0x318>
 8008c1e:	455e      	cmp	r6, fp
 8008c20:	f67f aee8 	bls.w	80089f4 <_scanf_float+0x80>
 8008c24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c28:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c2c:	463a      	mov	r2, r7
 8008c2e:	4640      	mov	r0, r8
 8008c30:	4798      	blx	r3
 8008c32:	6923      	ldr	r3, [r4, #16]
 8008c34:	3b01      	subs	r3, #1
 8008c36:	6123      	str	r3, [r4, #16]
 8008c38:	e7f1      	b.n	8008c1e <_scanf_float+0x2aa>
 8008c3a:	9802      	ldr	r0, [sp, #8]
 8008c3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c40:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008c44:	9002      	str	r0, [sp, #8]
 8008c46:	463a      	mov	r2, r7
 8008c48:	4640      	mov	r0, r8
 8008c4a:	4798      	blx	r3
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	6123      	str	r3, [r4, #16]
 8008c52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c56:	fa5f fa8a 	uxtb.w	sl, sl
 8008c5a:	f1ba 0f02 	cmp.w	sl, #2
 8008c5e:	d1ec      	bne.n	8008c3a <_scanf_float+0x2c6>
 8008c60:	3d03      	subs	r5, #3
 8008c62:	b2ed      	uxtb	r5, r5
 8008c64:	1b76      	subs	r6, r6, r5
 8008c66:	6823      	ldr	r3, [r4, #0]
 8008c68:	05da      	lsls	r2, r3, #23
 8008c6a:	d52f      	bpl.n	8008ccc <_scanf_float+0x358>
 8008c6c:	055b      	lsls	r3, r3, #21
 8008c6e:	d510      	bpl.n	8008c92 <_scanf_float+0x31e>
 8008c70:	455e      	cmp	r6, fp
 8008c72:	f67f aebf 	bls.w	80089f4 <_scanf_float+0x80>
 8008c76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c7e:	463a      	mov	r2, r7
 8008c80:	4640      	mov	r0, r8
 8008c82:	4798      	blx	r3
 8008c84:	6923      	ldr	r3, [r4, #16]
 8008c86:	3b01      	subs	r3, #1
 8008c88:	6123      	str	r3, [r4, #16]
 8008c8a:	e7f1      	b.n	8008c70 <_scanf_float+0x2fc>
 8008c8c:	46aa      	mov	sl, r5
 8008c8e:	9602      	str	r6, [sp, #8]
 8008c90:	e7df      	b.n	8008c52 <_scanf_float+0x2de>
 8008c92:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008c96:	6923      	ldr	r3, [r4, #16]
 8008c98:	2965      	cmp	r1, #101	; 0x65
 8008c9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c9e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008ca2:	6123      	str	r3, [r4, #16]
 8008ca4:	d00c      	beq.n	8008cc0 <_scanf_float+0x34c>
 8008ca6:	2945      	cmp	r1, #69	; 0x45
 8008ca8:	d00a      	beq.n	8008cc0 <_scanf_float+0x34c>
 8008caa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cae:	463a      	mov	r2, r7
 8008cb0:	4640      	mov	r0, r8
 8008cb2:	4798      	blx	r3
 8008cb4:	6923      	ldr	r3, [r4, #16]
 8008cb6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	1eb5      	subs	r5, r6, #2
 8008cbe:	6123      	str	r3, [r4, #16]
 8008cc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cc4:	463a      	mov	r2, r7
 8008cc6:	4640      	mov	r0, r8
 8008cc8:	4798      	blx	r3
 8008cca:	462e      	mov	r6, r5
 8008ccc:	6825      	ldr	r5, [r4, #0]
 8008cce:	f015 0510 	ands.w	r5, r5, #16
 8008cd2:	d14d      	bne.n	8008d70 <_scanf_float+0x3fc>
 8008cd4:	7035      	strb	r5, [r6, #0]
 8008cd6:	6823      	ldr	r3, [r4, #0]
 8008cd8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ce0:	d11a      	bne.n	8008d18 <_scanf_float+0x3a4>
 8008ce2:	9b01      	ldr	r3, [sp, #4]
 8008ce4:	454b      	cmp	r3, r9
 8008ce6:	eba3 0209 	sub.w	r2, r3, r9
 8008cea:	d122      	bne.n	8008d32 <_scanf_float+0x3be>
 8008cec:	2200      	movs	r2, #0
 8008cee:	4659      	mov	r1, fp
 8008cf0:	4640      	mov	r0, r8
 8008cf2:	f000 fecb 	bl	8009a8c <_strtod_r>
 8008cf6:	9b03      	ldr	r3, [sp, #12]
 8008cf8:	6821      	ldr	r1, [r4, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f011 0f02 	tst.w	r1, #2
 8008d00:	f103 0204 	add.w	r2, r3, #4
 8008d04:	d020      	beq.n	8008d48 <_scanf_float+0x3d4>
 8008d06:	9903      	ldr	r1, [sp, #12]
 8008d08:	600a      	str	r2, [r1, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	ed83 0b00 	vstr	d0, [r3]
 8008d10:	68e3      	ldr	r3, [r4, #12]
 8008d12:	3301      	adds	r3, #1
 8008d14:	60e3      	str	r3, [r4, #12]
 8008d16:	e66e      	b.n	80089f6 <_scanf_float+0x82>
 8008d18:	9b04      	ldr	r3, [sp, #16]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d0e6      	beq.n	8008cec <_scanf_float+0x378>
 8008d1e:	9905      	ldr	r1, [sp, #20]
 8008d20:	230a      	movs	r3, #10
 8008d22:	462a      	mov	r2, r5
 8008d24:	3101      	adds	r1, #1
 8008d26:	4640      	mov	r0, r8
 8008d28:	f000 ff3a 	bl	8009ba0 <_strtol_r>
 8008d2c:	9b04      	ldr	r3, [sp, #16]
 8008d2e:	9e05      	ldr	r6, [sp, #20]
 8008d30:	1ac2      	subs	r2, r0, r3
 8008d32:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008d36:	429e      	cmp	r6, r3
 8008d38:	bf28      	it	cs
 8008d3a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008d3e:	490d      	ldr	r1, [pc, #52]	; (8008d74 <_scanf_float+0x400>)
 8008d40:	4630      	mov	r0, r6
 8008d42:	f000 f821 	bl	8008d88 <siprintf>
 8008d46:	e7d1      	b.n	8008cec <_scanf_float+0x378>
 8008d48:	f011 0f04 	tst.w	r1, #4
 8008d4c:	9903      	ldr	r1, [sp, #12]
 8008d4e:	600a      	str	r2, [r1, #0]
 8008d50:	d1db      	bne.n	8008d0a <_scanf_float+0x396>
 8008d52:	eeb4 0b40 	vcmp.f64	d0, d0
 8008d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d5a:	681e      	ldr	r6, [r3, #0]
 8008d5c:	d705      	bvc.n	8008d6a <_scanf_float+0x3f6>
 8008d5e:	4806      	ldr	r0, [pc, #24]	; (8008d78 <_scanf_float+0x404>)
 8008d60:	f000 f80c 	bl	8008d7c <nanf>
 8008d64:	ed86 0a00 	vstr	s0, [r6]
 8008d68:	e7d2      	b.n	8008d10 <_scanf_float+0x39c>
 8008d6a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8008d6e:	e7f9      	b.n	8008d64 <_scanf_float+0x3f0>
 8008d70:	2500      	movs	r5, #0
 8008d72:	e640      	b.n	80089f6 <_scanf_float+0x82>
 8008d74:	0800d0e2 	.word	0x0800d0e2
 8008d78:	0800d513 	.word	0x0800d513

08008d7c <nanf>:
 8008d7c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008d84 <nanf+0x8>
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	7fc00000 	.word	0x7fc00000

08008d88 <siprintf>:
 8008d88:	b40e      	push	{r1, r2, r3}
 8008d8a:	b500      	push	{lr}
 8008d8c:	b09c      	sub	sp, #112	; 0x70
 8008d8e:	ab1d      	add	r3, sp, #116	; 0x74
 8008d90:	9002      	str	r0, [sp, #8]
 8008d92:	9006      	str	r0, [sp, #24]
 8008d94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008d98:	4809      	ldr	r0, [pc, #36]	; (8008dc0 <siprintf+0x38>)
 8008d9a:	9107      	str	r1, [sp, #28]
 8008d9c:	9104      	str	r1, [sp, #16]
 8008d9e:	4909      	ldr	r1, [pc, #36]	; (8008dc4 <siprintf+0x3c>)
 8008da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008da4:	9105      	str	r1, [sp, #20]
 8008da6:	6800      	ldr	r0, [r0, #0]
 8008da8:	9301      	str	r3, [sp, #4]
 8008daa:	a902      	add	r1, sp, #8
 8008dac:	f002 fe9c 	bl	800bae8 <_svfiprintf_r>
 8008db0:	9b02      	ldr	r3, [sp, #8]
 8008db2:	2200      	movs	r2, #0
 8008db4:	701a      	strb	r2, [r3, #0]
 8008db6:	b01c      	add	sp, #112	; 0x70
 8008db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dbc:	b003      	add	sp, #12
 8008dbe:	4770      	bx	lr
 8008dc0:	20000064 	.word	0x20000064
 8008dc4:	ffff0208 	.word	0xffff0208

08008dc8 <siscanf>:
 8008dc8:	b40e      	push	{r1, r2, r3}
 8008dca:	b510      	push	{r4, lr}
 8008dcc:	b09f      	sub	sp, #124	; 0x7c
 8008dce:	ac21      	add	r4, sp, #132	; 0x84
 8008dd0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008dd4:	f854 2b04 	ldr.w	r2, [r4], #4
 8008dd8:	9201      	str	r2, [sp, #4]
 8008dda:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008dde:	9004      	str	r0, [sp, #16]
 8008de0:	9008      	str	r0, [sp, #32]
 8008de2:	f7f7 fa2d 	bl	8000240 <strlen>
 8008de6:	4b0c      	ldr	r3, [pc, #48]	; (8008e18 <siscanf+0x50>)
 8008de8:	9005      	str	r0, [sp, #20]
 8008dea:	9009      	str	r0, [sp, #36]	; 0x24
 8008dec:	930d      	str	r3, [sp, #52]	; 0x34
 8008dee:	480b      	ldr	r0, [pc, #44]	; (8008e1c <siscanf+0x54>)
 8008df0:	9a01      	ldr	r2, [sp, #4]
 8008df2:	6800      	ldr	r0, [r0, #0]
 8008df4:	9403      	str	r4, [sp, #12]
 8008df6:	2300      	movs	r3, #0
 8008df8:	9311      	str	r3, [sp, #68]	; 0x44
 8008dfa:	9316      	str	r3, [sp, #88]	; 0x58
 8008dfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e00:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008e04:	a904      	add	r1, sp, #16
 8008e06:	4623      	mov	r3, r4
 8008e08:	f002 ffc8 	bl	800bd9c <__ssvfiscanf_r>
 8008e0c:	b01f      	add	sp, #124	; 0x7c
 8008e0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e12:	b003      	add	sp, #12
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	08008e43 	.word	0x08008e43
 8008e1c:	20000064 	.word	0x20000064

08008e20 <__sread>:
 8008e20:	b510      	push	{r4, lr}
 8008e22:	460c      	mov	r4, r1
 8008e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e28:	f003 fa7c 	bl	800c324 <_read_r>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	bfab      	itete	ge
 8008e30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e32:	89a3      	ldrhlt	r3, [r4, #12]
 8008e34:	181b      	addge	r3, r3, r0
 8008e36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e3a:	bfac      	ite	ge
 8008e3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e3e:	81a3      	strhlt	r3, [r4, #12]
 8008e40:	bd10      	pop	{r4, pc}

08008e42 <__seofread>:
 8008e42:	2000      	movs	r0, #0
 8008e44:	4770      	bx	lr

08008e46 <__swrite>:
 8008e46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e4a:	461f      	mov	r7, r3
 8008e4c:	898b      	ldrh	r3, [r1, #12]
 8008e4e:	05db      	lsls	r3, r3, #23
 8008e50:	4605      	mov	r5, r0
 8008e52:	460c      	mov	r4, r1
 8008e54:	4616      	mov	r6, r2
 8008e56:	d505      	bpl.n	8008e64 <__swrite+0x1e>
 8008e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e5c:	2302      	movs	r3, #2
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f002 f844 	bl	800aeec <_lseek_r>
 8008e64:	89a3      	ldrh	r3, [r4, #12]
 8008e66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e6e:	81a3      	strh	r3, [r4, #12]
 8008e70:	4632      	mov	r2, r6
 8008e72:	463b      	mov	r3, r7
 8008e74:	4628      	mov	r0, r5
 8008e76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7a:	f000 be93 	b.w	8009ba4 <_write_r>

08008e7e <__sseek>:
 8008e7e:	b510      	push	{r4, lr}
 8008e80:	460c      	mov	r4, r1
 8008e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e86:	f002 f831 	bl	800aeec <_lseek_r>
 8008e8a:	1c43      	adds	r3, r0, #1
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	bf15      	itete	ne
 8008e90:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e9a:	81a3      	strheq	r3, [r4, #12]
 8008e9c:	bf18      	it	ne
 8008e9e:	81a3      	strhne	r3, [r4, #12]
 8008ea0:	bd10      	pop	{r4, pc}

08008ea2 <__sclose>:
 8008ea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ea6:	f000 be8f 	b.w	8009bc8 <_close_r>

08008eaa <sulp>:
 8008eaa:	b570      	push	{r4, r5, r6, lr}
 8008eac:	4604      	mov	r4, r0
 8008eae:	460d      	mov	r5, r1
 8008eb0:	4616      	mov	r6, r2
 8008eb2:	ec45 4b10 	vmov	d0, r4, r5
 8008eb6:	f002 fbb1 	bl	800b61c <__ulp>
 8008eba:	b17e      	cbz	r6, 8008edc <sulp+0x32>
 8008ebc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008ec0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	dd09      	ble.n	8008edc <sulp+0x32>
 8008ec8:	051b      	lsls	r3, r3, #20
 8008eca:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8008ece:	2000      	movs	r0, #0
 8008ed0:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8008ed4:	ec41 0b17 	vmov	d7, r0, r1
 8008ed8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8008edc:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ee0 <_strtod_l>:
 8008ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee4:	ed2d 8b0c 	vpush	{d8-d13}
 8008ee8:	b09d      	sub	sp, #116	; 0x74
 8008eea:	461f      	mov	r7, r3
 8008eec:	2300      	movs	r3, #0
 8008eee:	9318      	str	r3, [sp, #96]	; 0x60
 8008ef0:	4ba6      	ldr	r3, [pc, #664]	; (800918c <_strtod_l+0x2ac>)
 8008ef2:	9213      	str	r2, [sp, #76]	; 0x4c
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	9308      	str	r3, [sp, #32]
 8008ef8:	4604      	mov	r4, r0
 8008efa:	4618      	mov	r0, r3
 8008efc:	468a      	mov	sl, r1
 8008efe:	f7f7 f99f 	bl	8000240 <strlen>
 8008f02:	f04f 0800 	mov.w	r8, #0
 8008f06:	4605      	mov	r5, r0
 8008f08:	f04f 0900 	mov.w	r9, #0
 8008f0c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8008f10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f12:	781a      	ldrb	r2, [r3, #0]
 8008f14:	2a2b      	cmp	r2, #43	; 0x2b
 8008f16:	d04d      	beq.n	8008fb4 <_strtod_l+0xd4>
 8008f18:	d83a      	bhi.n	8008f90 <_strtod_l+0xb0>
 8008f1a:	2a0d      	cmp	r2, #13
 8008f1c:	d833      	bhi.n	8008f86 <_strtod_l+0xa6>
 8008f1e:	2a08      	cmp	r2, #8
 8008f20:	d833      	bhi.n	8008f8a <_strtod_l+0xaa>
 8008f22:	2a00      	cmp	r2, #0
 8008f24:	d03d      	beq.n	8008fa2 <_strtod_l+0xc2>
 8008f26:	2300      	movs	r3, #0
 8008f28:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f2a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008f2c:	7833      	ldrb	r3, [r6, #0]
 8008f2e:	2b30      	cmp	r3, #48	; 0x30
 8008f30:	f040 80b6 	bne.w	80090a0 <_strtod_l+0x1c0>
 8008f34:	7873      	ldrb	r3, [r6, #1]
 8008f36:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f3a:	2b58      	cmp	r3, #88	; 0x58
 8008f3c:	d16d      	bne.n	800901a <_strtod_l+0x13a>
 8008f3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f40:	9301      	str	r3, [sp, #4]
 8008f42:	ab18      	add	r3, sp, #96	; 0x60
 8008f44:	9702      	str	r7, [sp, #8]
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	4a91      	ldr	r2, [pc, #580]	; (8009190 <_strtod_l+0x2b0>)
 8008f4a:	ab19      	add	r3, sp, #100	; 0x64
 8008f4c:	a917      	add	r1, sp, #92	; 0x5c
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f001 fcc0 	bl	800a8d4 <__gethex>
 8008f54:	f010 0507 	ands.w	r5, r0, #7
 8008f58:	4607      	mov	r7, r0
 8008f5a:	d005      	beq.n	8008f68 <_strtod_l+0x88>
 8008f5c:	2d06      	cmp	r5, #6
 8008f5e:	d12b      	bne.n	8008fb8 <_strtod_l+0xd8>
 8008f60:	3601      	adds	r6, #1
 8008f62:	2300      	movs	r3, #0
 8008f64:	9617      	str	r6, [sp, #92]	; 0x5c
 8008f66:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	f040 856e 	bne.w	8009a4c <_strtod_l+0xb6c>
 8008f70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f72:	b1e3      	cbz	r3, 8008fae <_strtod_l+0xce>
 8008f74:	ec49 8b17 	vmov	d7, r8, r9
 8008f78:	eeb1 0b47 	vneg.f64	d0, d7
 8008f7c:	b01d      	add	sp, #116	; 0x74
 8008f7e:	ecbd 8b0c 	vpop	{d8-d13}
 8008f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f86:	2a20      	cmp	r2, #32
 8008f88:	d1cd      	bne.n	8008f26 <_strtod_l+0x46>
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	9317      	str	r3, [sp, #92]	; 0x5c
 8008f8e:	e7bf      	b.n	8008f10 <_strtod_l+0x30>
 8008f90:	2a2d      	cmp	r2, #45	; 0x2d
 8008f92:	d1c8      	bne.n	8008f26 <_strtod_l+0x46>
 8008f94:	2201      	movs	r2, #1
 8008f96:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f98:	1c5a      	adds	r2, r3, #1
 8008f9a:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1c3      	bne.n	8008f2a <_strtod_l+0x4a>
 8008fa2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fa4:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f040 854d 	bne.w	8009a48 <_strtod_l+0xb68>
 8008fae:	ec49 8b10 	vmov	d0, r8, r9
 8008fb2:	e7e3      	b.n	8008f7c <_strtod_l+0x9c>
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	e7ee      	b.n	8008f96 <_strtod_l+0xb6>
 8008fb8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008fba:	b13a      	cbz	r2, 8008fcc <_strtod_l+0xec>
 8008fbc:	2135      	movs	r1, #53	; 0x35
 8008fbe:	a81a      	add	r0, sp, #104	; 0x68
 8008fc0:	f002 fc38 	bl	800b834 <__copybits>
 8008fc4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	f001 fffc 	bl	800afc4 <_Bfree>
 8008fcc:	3d01      	subs	r5, #1
 8008fce:	2d05      	cmp	r5, #5
 8008fd0:	d807      	bhi.n	8008fe2 <_strtod_l+0x102>
 8008fd2:	e8df f005 	tbb	[pc, r5]
 8008fd6:	0b0e      	.short	0x0b0e
 8008fd8:	030e1d18 	.word	0x030e1d18
 8008fdc:	f04f 0900 	mov.w	r9, #0
 8008fe0:	46c8      	mov	r8, r9
 8008fe2:	073b      	lsls	r3, r7, #28
 8008fe4:	d5c0      	bpl.n	8008f68 <_strtod_l+0x88>
 8008fe6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8008fea:	e7bd      	b.n	8008f68 <_strtod_l+0x88>
 8008fec:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8008ff0:	e7f7      	b.n	8008fe2 <_strtod_l+0x102>
 8008ff2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8008ff6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008ff8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008ffc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009000:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009004:	e7ed      	b.n	8008fe2 <_strtod_l+0x102>
 8009006:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8009194 <_strtod_l+0x2b4>
 800900a:	f04f 0800 	mov.w	r8, #0
 800900e:	e7e8      	b.n	8008fe2 <_strtod_l+0x102>
 8009010:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009014:	f04f 38ff 	mov.w	r8, #4294967295
 8009018:	e7e3      	b.n	8008fe2 <_strtod_l+0x102>
 800901a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800901c:	1c5a      	adds	r2, r3, #1
 800901e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009020:	785b      	ldrb	r3, [r3, #1]
 8009022:	2b30      	cmp	r3, #48	; 0x30
 8009024:	d0f9      	beq.n	800901a <_strtod_l+0x13a>
 8009026:	2b00      	cmp	r3, #0
 8009028:	d09e      	beq.n	8008f68 <_strtod_l+0x88>
 800902a:	2301      	movs	r3, #1
 800902c:	9306      	str	r3, [sp, #24]
 800902e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009030:	930c      	str	r3, [sp, #48]	; 0x30
 8009032:	2300      	movs	r3, #0
 8009034:	9304      	str	r3, [sp, #16]
 8009036:	930a      	str	r3, [sp, #40]	; 0x28
 8009038:	461e      	mov	r6, r3
 800903a:	220a      	movs	r2, #10
 800903c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800903e:	f890 b000 	ldrb.w	fp, [r0]
 8009042:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8009046:	b2d9      	uxtb	r1, r3
 8009048:	2909      	cmp	r1, #9
 800904a:	d92b      	bls.n	80090a4 <_strtod_l+0x1c4>
 800904c:	9908      	ldr	r1, [sp, #32]
 800904e:	462a      	mov	r2, r5
 8009050:	f003 f9cc 	bl	800c3ec <strncmp>
 8009054:	2800      	cmp	r0, #0
 8009056:	d035      	beq.n	80090c4 <_strtod_l+0x1e4>
 8009058:	2000      	movs	r0, #0
 800905a:	465a      	mov	r2, fp
 800905c:	4633      	mov	r3, r6
 800905e:	4683      	mov	fp, r0
 8009060:	4601      	mov	r1, r0
 8009062:	2a65      	cmp	r2, #101	; 0x65
 8009064:	d001      	beq.n	800906a <_strtod_l+0x18a>
 8009066:	2a45      	cmp	r2, #69	; 0x45
 8009068:	d118      	bne.n	800909c <_strtod_l+0x1bc>
 800906a:	b91b      	cbnz	r3, 8009074 <_strtod_l+0x194>
 800906c:	9b06      	ldr	r3, [sp, #24]
 800906e:	4303      	orrs	r3, r0
 8009070:	d097      	beq.n	8008fa2 <_strtod_l+0xc2>
 8009072:	2300      	movs	r3, #0
 8009074:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009078:	f10a 0201 	add.w	r2, sl, #1
 800907c:	9217      	str	r2, [sp, #92]	; 0x5c
 800907e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8009082:	2a2b      	cmp	r2, #43	; 0x2b
 8009084:	d077      	beq.n	8009176 <_strtod_l+0x296>
 8009086:	2a2d      	cmp	r2, #45	; 0x2d
 8009088:	d07d      	beq.n	8009186 <_strtod_l+0x2a6>
 800908a:	f04f 0e00 	mov.w	lr, #0
 800908e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009092:	2d09      	cmp	r5, #9
 8009094:	f240 8084 	bls.w	80091a0 <_strtod_l+0x2c0>
 8009098:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800909c:	2500      	movs	r5, #0
 800909e:	e09f      	b.n	80091e0 <_strtod_l+0x300>
 80090a0:	2300      	movs	r3, #0
 80090a2:	e7c3      	b.n	800902c <_strtod_l+0x14c>
 80090a4:	2e08      	cmp	r6, #8
 80090a6:	bfd5      	itete	le
 80090a8:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80090aa:	9904      	ldrgt	r1, [sp, #16]
 80090ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80090b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80090b4:	f100 0001 	add.w	r0, r0, #1
 80090b8:	bfd4      	ite	le
 80090ba:	930a      	strle	r3, [sp, #40]	; 0x28
 80090bc:	9304      	strgt	r3, [sp, #16]
 80090be:	3601      	adds	r6, #1
 80090c0:	9017      	str	r0, [sp, #92]	; 0x5c
 80090c2:	e7bb      	b.n	800903c <_strtod_l+0x15c>
 80090c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090c6:	195a      	adds	r2, r3, r5
 80090c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80090ca:	5d5a      	ldrb	r2, [r3, r5]
 80090cc:	b3ae      	cbz	r6, 800913a <_strtod_l+0x25a>
 80090ce:	4683      	mov	fp, r0
 80090d0:	4633      	mov	r3, r6
 80090d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80090d6:	2909      	cmp	r1, #9
 80090d8:	d912      	bls.n	8009100 <_strtod_l+0x220>
 80090da:	2101      	movs	r1, #1
 80090dc:	e7c1      	b.n	8009062 <_strtod_l+0x182>
 80090de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090e0:	1c5a      	adds	r2, r3, #1
 80090e2:	9217      	str	r2, [sp, #92]	; 0x5c
 80090e4:	785a      	ldrb	r2, [r3, #1]
 80090e6:	3001      	adds	r0, #1
 80090e8:	2a30      	cmp	r2, #48	; 0x30
 80090ea:	d0f8      	beq.n	80090de <_strtod_l+0x1fe>
 80090ec:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80090f0:	2b08      	cmp	r3, #8
 80090f2:	f200 84b0 	bhi.w	8009a56 <_strtod_l+0xb76>
 80090f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090f8:	930c      	str	r3, [sp, #48]	; 0x30
 80090fa:	4683      	mov	fp, r0
 80090fc:	2000      	movs	r0, #0
 80090fe:	4603      	mov	r3, r0
 8009100:	3a30      	subs	r2, #48	; 0x30
 8009102:	f100 0101 	add.w	r1, r0, #1
 8009106:	d012      	beq.n	800912e <_strtod_l+0x24e>
 8009108:	448b      	add	fp, r1
 800910a:	eb00 0c03 	add.w	ip, r0, r3
 800910e:	4619      	mov	r1, r3
 8009110:	250a      	movs	r5, #10
 8009112:	4561      	cmp	r1, ip
 8009114:	d113      	bne.n	800913e <_strtod_l+0x25e>
 8009116:	1819      	adds	r1, r3, r0
 8009118:	2908      	cmp	r1, #8
 800911a:	f103 0301 	add.w	r3, r3, #1
 800911e:	4403      	add	r3, r0
 8009120:	dc1d      	bgt.n	800915e <_strtod_l+0x27e>
 8009122:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009124:	210a      	movs	r1, #10
 8009126:	fb01 2200 	mla	r2, r1, r0, r2
 800912a:	920a      	str	r2, [sp, #40]	; 0x28
 800912c:	2100      	movs	r1, #0
 800912e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009130:	1c50      	adds	r0, r2, #1
 8009132:	9017      	str	r0, [sp, #92]	; 0x5c
 8009134:	7852      	ldrb	r2, [r2, #1]
 8009136:	4608      	mov	r0, r1
 8009138:	e7cb      	b.n	80090d2 <_strtod_l+0x1f2>
 800913a:	4630      	mov	r0, r6
 800913c:	e7d4      	b.n	80090e8 <_strtod_l+0x208>
 800913e:	2908      	cmp	r1, #8
 8009140:	dc04      	bgt.n	800914c <_strtod_l+0x26c>
 8009142:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009144:	436f      	muls	r7, r5
 8009146:	970a      	str	r7, [sp, #40]	; 0x28
 8009148:	3101      	adds	r1, #1
 800914a:	e7e2      	b.n	8009112 <_strtod_l+0x232>
 800914c:	f101 0e01 	add.w	lr, r1, #1
 8009150:	f1be 0f10 	cmp.w	lr, #16
 8009154:	bfde      	ittt	le
 8009156:	9f04      	ldrle	r7, [sp, #16]
 8009158:	436f      	mulle	r7, r5
 800915a:	9704      	strle	r7, [sp, #16]
 800915c:	e7f4      	b.n	8009148 <_strtod_l+0x268>
 800915e:	2b10      	cmp	r3, #16
 8009160:	bfdf      	itttt	le
 8009162:	9804      	ldrle	r0, [sp, #16]
 8009164:	210a      	movle	r1, #10
 8009166:	fb01 2200 	mlale	r2, r1, r0, r2
 800916a:	9204      	strle	r2, [sp, #16]
 800916c:	e7de      	b.n	800912c <_strtod_l+0x24c>
 800916e:	f04f 0b00 	mov.w	fp, #0
 8009172:	2101      	movs	r1, #1
 8009174:	e77a      	b.n	800906c <_strtod_l+0x18c>
 8009176:	f04f 0e00 	mov.w	lr, #0
 800917a:	f10a 0202 	add.w	r2, sl, #2
 800917e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009180:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8009184:	e783      	b.n	800908e <_strtod_l+0x1ae>
 8009186:	f04f 0e01 	mov.w	lr, #1
 800918a:	e7f6      	b.n	800917a <_strtod_l+0x29a>
 800918c:	0800d338 	.word	0x0800d338
 8009190:	0800d0e8 	.word	0x0800d0e8
 8009194:	7ff00000 	.word	0x7ff00000
 8009198:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800919a:	1c55      	adds	r5, r2, #1
 800919c:	9517      	str	r5, [sp, #92]	; 0x5c
 800919e:	7852      	ldrb	r2, [r2, #1]
 80091a0:	2a30      	cmp	r2, #48	; 0x30
 80091a2:	d0f9      	beq.n	8009198 <_strtod_l+0x2b8>
 80091a4:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80091a8:	2d08      	cmp	r5, #8
 80091aa:	f63f af77 	bhi.w	800909c <_strtod_l+0x1bc>
 80091ae:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80091b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091b4:	9208      	str	r2, [sp, #32]
 80091b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091b8:	1c55      	adds	r5, r2, #1
 80091ba:	9517      	str	r5, [sp, #92]	; 0x5c
 80091bc:	7852      	ldrb	r2, [r2, #1]
 80091be:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80091c2:	2f09      	cmp	r7, #9
 80091c4:	d937      	bls.n	8009236 <_strtod_l+0x356>
 80091c6:	9f08      	ldr	r7, [sp, #32]
 80091c8:	1bed      	subs	r5, r5, r7
 80091ca:	2d08      	cmp	r5, #8
 80091cc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80091d0:	dc02      	bgt.n	80091d8 <_strtod_l+0x2f8>
 80091d2:	4565      	cmp	r5, ip
 80091d4:	bfa8      	it	ge
 80091d6:	4665      	movge	r5, ip
 80091d8:	f1be 0f00 	cmp.w	lr, #0
 80091dc:	d000      	beq.n	80091e0 <_strtod_l+0x300>
 80091de:	426d      	negs	r5, r5
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d14f      	bne.n	8009284 <_strtod_l+0x3a4>
 80091e4:	9b06      	ldr	r3, [sp, #24]
 80091e6:	4303      	orrs	r3, r0
 80091e8:	f47f aebe 	bne.w	8008f68 <_strtod_l+0x88>
 80091ec:	2900      	cmp	r1, #0
 80091ee:	f47f aed8 	bne.w	8008fa2 <_strtod_l+0xc2>
 80091f2:	2a69      	cmp	r2, #105	; 0x69
 80091f4:	d027      	beq.n	8009246 <_strtod_l+0x366>
 80091f6:	dc24      	bgt.n	8009242 <_strtod_l+0x362>
 80091f8:	2a49      	cmp	r2, #73	; 0x49
 80091fa:	d024      	beq.n	8009246 <_strtod_l+0x366>
 80091fc:	2a4e      	cmp	r2, #78	; 0x4e
 80091fe:	f47f aed0 	bne.w	8008fa2 <_strtod_l+0xc2>
 8009202:	499b      	ldr	r1, [pc, #620]	; (8009470 <_strtod_l+0x590>)
 8009204:	a817      	add	r0, sp, #92	; 0x5c
 8009206:	f001 fdbd 	bl	800ad84 <__match>
 800920a:	2800      	cmp	r0, #0
 800920c:	f43f aec9 	beq.w	8008fa2 <_strtod_l+0xc2>
 8009210:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	2b28      	cmp	r3, #40	; 0x28
 8009216:	d12d      	bne.n	8009274 <_strtod_l+0x394>
 8009218:	4996      	ldr	r1, [pc, #600]	; (8009474 <_strtod_l+0x594>)
 800921a:	aa1a      	add	r2, sp, #104	; 0x68
 800921c:	a817      	add	r0, sp, #92	; 0x5c
 800921e:	f001 fdc5 	bl	800adac <__hexnan>
 8009222:	2805      	cmp	r0, #5
 8009224:	d126      	bne.n	8009274 <_strtod_l+0x394>
 8009226:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009228:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800922c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009230:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009234:	e698      	b.n	8008f68 <_strtod_l+0x88>
 8009236:	250a      	movs	r5, #10
 8009238:	fb05 250c 	mla	r5, r5, ip, r2
 800923c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009240:	e7b9      	b.n	80091b6 <_strtod_l+0x2d6>
 8009242:	2a6e      	cmp	r2, #110	; 0x6e
 8009244:	e7db      	b.n	80091fe <_strtod_l+0x31e>
 8009246:	498c      	ldr	r1, [pc, #560]	; (8009478 <_strtod_l+0x598>)
 8009248:	a817      	add	r0, sp, #92	; 0x5c
 800924a:	f001 fd9b 	bl	800ad84 <__match>
 800924e:	2800      	cmp	r0, #0
 8009250:	f43f aea7 	beq.w	8008fa2 <_strtod_l+0xc2>
 8009254:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009256:	4989      	ldr	r1, [pc, #548]	; (800947c <_strtod_l+0x59c>)
 8009258:	3b01      	subs	r3, #1
 800925a:	a817      	add	r0, sp, #92	; 0x5c
 800925c:	9317      	str	r3, [sp, #92]	; 0x5c
 800925e:	f001 fd91 	bl	800ad84 <__match>
 8009262:	b910      	cbnz	r0, 800926a <_strtod_l+0x38a>
 8009264:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009266:	3301      	adds	r3, #1
 8009268:	9317      	str	r3, [sp, #92]	; 0x5c
 800926a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8009490 <_strtod_l+0x5b0>
 800926e:	f04f 0800 	mov.w	r8, #0
 8009272:	e679      	b.n	8008f68 <_strtod_l+0x88>
 8009274:	4882      	ldr	r0, [pc, #520]	; (8009480 <_strtod_l+0x5a0>)
 8009276:	f003 f867 	bl	800c348 <nan>
 800927a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800927e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009282:	e671      	b.n	8008f68 <_strtod_l+0x88>
 8009284:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009288:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800928c:	eba5 020b 	sub.w	r2, r5, fp
 8009290:	2e00      	cmp	r6, #0
 8009292:	bf08      	it	eq
 8009294:	461e      	moveq	r6, r3
 8009296:	2b10      	cmp	r3, #16
 8009298:	ed8d 7b08 	vstr	d7, [sp, #32]
 800929c:	9206      	str	r2, [sp, #24]
 800929e:	461a      	mov	r2, r3
 80092a0:	bfa8      	it	ge
 80092a2:	2210      	movge	r2, #16
 80092a4:	2b09      	cmp	r3, #9
 80092a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80092aa:	dd0e      	ble.n	80092ca <_strtod_l+0x3ea>
 80092ac:	4975      	ldr	r1, [pc, #468]	; (8009484 <_strtod_l+0x5a4>)
 80092ae:	eddd 7a04 	vldr	s15, [sp, #16]
 80092b2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80092b6:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 80092ba:	ed9d 5b08 	vldr	d5, [sp, #32]
 80092be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80092c2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80092c6:	ec59 8b17 	vmov	r8, r9, d7
 80092ca:	2b0f      	cmp	r3, #15
 80092cc:	dc37      	bgt.n	800933e <_strtod_l+0x45e>
 80092ce:	9906      	ldr	r1, [sp, #24]
 80092d0:	2900      	cmp	r1, #0
 80092d2:	f43f ae49 	beq.w	8008f68 <_strtod_l+0x88>
 80092d6:	dd23      	ble.n	8009320 <_strtod_l+0x440>
 80092d8:	2916      	cmp	r1, #22
 80092da:	dc0b      	bgt.n	80092f4 <_strtod_l+0x414>
 80092dc:	4b69      	ldr	r3, [pc, #420]	; (8009484 <_strtod_l+0x5a4>)
 80092de:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80092e2:	ed93 7b00 	vldr	d7, [r3]
 80092e6:	ec49 8b16 	vmov	d6, r8, r9
 80092ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 80092ee:	ec59 8b17 	vmov	r8, r9, d7
 80092f2:	e639      	b.n	8008f68 <_strtod_l+0x88>
 80092f4:	9806      	ldr	r0, [sp, #24]
 80092f6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80092fa:	4281      	cmp	r1, r0
 80092fc:	db1f      	blt.n	800933e <_strtod_l+0x45e>
 80092fe:	4a61      	ldr	r2, [pc, #388]	; (8009484 <_strtod_l+0x5a4>)
 8009300:	f1c3 030f 	rsb	r3, r3, #15
 8009304:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009308:	ed91 7b00 	vldr	d7, [r1]
 800930c:	ec49 8b16 	vmov	d6, r8, r9
 8009310:	1ac3      	subs	r3, r0, r3
 8009312:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009316:	ee27 7b06 	vmul.f64	d7, d7, d6
 800931a:	ed92 6b00 	vldr	d6, [r2]
 800931e:	e7e4      	b.n	80092ea <_strtod_l+0x40a>
 8009320:	9906      	ldr	r1, [sp, #24]
 8009322:	3116      	adds	r1, #22
 8009324:	db0b      	blt.n	800933e <_strtod_l+0x45e>
 8009326:	4b57      	ldr	r3, [pc, #348]	; (8009484 <_strtod_l+0x5a4>)
 8009328:	ebab 0505 	sub.w	r5, fp, r5
 800932c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009330:	ed95 7b00 	vldr	d7, [r5]
 8009334:	ec49 8b16 	vmov	d6, r8, r9
 8009338:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800933c:	e7d7      	b.n	80092ee <_strtod_l+0x40e>
 800933e:	9906      	ldr	r1, [sp, #24]
 8009340:	1a9a      	subs	r2, r3, r2
 8009342:	440a      	add	r2, r1
 8009344:	2a00      	cmp	r2, #0
 8009346:	dd74      	ble.n	8009432 <_strtod_l+0x552>
 8009348:	f012 000f 	ands.w	r0, r2, #15
 800934c:	d00a      	beq.n	8009364 <_strtod_l+0x484>
 800934e:	494d      	ldr	r1, [pc, #308]	; (8009484 <_strtod_l+0x5a4>)
 8009350:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009354:	ed91 7b00 	vldr	d7, [r1]
 8009358:	ec49 8b16 	vmov	d6, r8, r9
 800935c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009360:	ec59 8b17 	vmov	r8, r9, d7
 8009364:	f032 020f 	bics.w	r2, r2, #15
 8009368:	d04f      	beq.n	800940a <_strtod_l+0x52a>
 800936a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800936e:	dd22      	ble.n	80093b6 <_strtod_l+0x4d6>
 8009370:	2500      	movs	r5, #0
 8009372:	462e      	mov	r6, r5
 8009374:	950a      	str	r5, [sp, #40]	; 0x28
 8009376:	462f      	mov	r7, r5
 8009378:	2322      	movs	r3, #34	; 0x22
 800937a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8009490 <_strtod_l+0x5b0>
 800937e:	6023      	str	r3, [r4, #0]
 8009380:	f04f 0800 	mov.w	r8, #0
 8009384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009386:	2b00      	cmp	r3, #0
 8009388:	f43f adee 	beq.w	8008f68 <_strtod_l+0x88>
 800938c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800938e:	4620      	mov	r0, r4
 8009390:	f001 fe18 	bl	800afc4 <_Bfree>
 8009394:	4639      	mov	r1, r7
 8009396:	4620      	mov	r0, r4
 8009398:	f001 fe14 	bl	800afc4 <_Bfree>
 800939c:	4631      	mov	r1, r6
 800939e:	4620      	mov	r0, r4
 80093a0:	f001 fe10 	bl	800afc4 <_Bfree>
 80093a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093a6:	4620      	mov	r0, r4
 80093a8:	f001 fe0c 	bl	800afc4 <_Bfree>
 80093ac:	4629      	mov	r1, r5
 80093ae:	4620      	mov	r0, r4
 80093b0:	f001 fe08 	bl	800afc4 <_Bfree>
 80093b4:	e5d8      	b.n	8008f68 <_strtod_l+0x88>
 80093b6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80093ba:	2000      	movs	r0, #0
 80093bc:	4f32      	ldr	r7, [pc, #200]	; (8009488 <_strtod_l+0x5a8>)
 80093be:	1112      	asrs	r2, r2, #4
 80093c0:	4601      	mov	r1, r0
 80093c2:	2a01      	cmp	r2, #1
 80093c4:	dc24      	bgt.n	8009410 <_strtod_l+0x530>
 80093c6:	b108      	cbz	r0, 80093cc <_strtod_l+0x4ec>
 80093c8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80093cc:	4a2e      	ldr	r2, [pc, #184]	; (8009488 <_strtod_l+0x5a8>)
 80093ce:	482f      	ldr	r0, [pc, #188]	; (800948c <_strtod_l+0x5ac>)
 80093d0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80093d4:	ed91 7b00 	vldr	d7, [r1]
 80093d8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80093dc:	ec49 8b16 	vmov	d6, r8, r9
 80093e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80093e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80093e8:	9905      	ldr	r1, [sp, #20]
 80093ea:	4a29      	ldr	r2, [pc, #164]	; (8009490 <_strtod_l+0x5b0>)
 80093ec:	400a      	ands	r2, r1
 80093ee:	4282      	cmp	r2, r0
 80093f0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80093f4:	d8bc      	bhi.n	8009370 <_strtod_l+0x490>
 80093f6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80093fa:	4282      	cmp	r2, r0
 80093fc:	bf86      	itte	hi
 80093fe:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8009494 <_strtod_l+0x5b4>
 8009402:	f04f 38ff 	movhi.w	r8, #4294967295
 8009406:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800940a:	2200      	movs	r2, #0
 800940c:	9204      	str	r2, [sp, #16]
 800940e:	e07f      	b.n	8009510 <_strtod_l+0x630>
 8009410:	f012 0f01 	tst.w	r2, #1
 8009414:	d00a      	beq.n	800942c <_strtod_l+0x54c>
 8009416:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 800941a:	ed90 7b00 	vldr	d7, [r0]
 800941e:	ed9d 6b04 	vldr	d6, [sp, #16]
 8009422:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009426:	ed8d 7b04 	vstr	d7, [sp, #16]
 800942a:	2001      	movs	r0, #1
 800942c:	3101      	adds	r1, #1
 800942e:	1052      	asrs	r2, r2, #1
 8009430:	e7c7      	b.n	80093c2 <_strtod_l+0x4e2>
 8009432:	d0ea      	beq.n	800940a <_strtod_l+0x52a>
 8009434:	4252      	negs	r2, r2
 8009436:	f012 000f 	ands.w	r0, r2, #15
 800943a:	d00a      	beq.n	8009452 <_strtod_l+0x572>
 800943c:	4911      	ldr	r1, [pc, #68]	; (8009484 <_strtod_l+0x5a4>)
 800943e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009442:	ed91 7b00 	vldr	d7, [r1]
 8009446:	ec49 8b16 	vmov	d6, r8, r9
 800944a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800944e:	ec59 8b17 	vmov	r8, r9, d7
 8009452:	1112      	asrs	r2, r2, #4
 8009454:	d0d9      	beq.n	800940a <_strtod_l+0x52a>
 8009456:	2a1f      	cmp	r2, #31
 8009458:	dd1e      	ble.n	8009498 <_strtod_l+0x5b8>
 800945a:	2500      	movs	r5, #0
 800945c:	462e      	mov	r6, r5
 800945e:	950a      	str	r5, [sp, #40]	; 0x28
 8009460:	462f      	mov	r7, r5
 8009462:	2322      	movs	r3, #34	; 0x22
 8009464:	f04f 0800 	mov.w	r8, #0
 8009468:	f04f 0900 	mov.w	r9, #0
 800946c:	6023      	str	r3, [r4, #0]
 800946e:	e789      	b.n	8009384 <_strtod_l+0x4a4>
 8009470:	0800d0bd 	.word	0x0800d0bd
 8009474:	0800d0fc 	.word	0x0800d0fc
 8009478:	0800d0b5 	.word	0x0800d0b5
 800947c:	0800d23c 	.word	0x0800d23c
 8009480:	0800d513 	.word	0x0800d513
 8009484:	0800d3d8 	.word	0x0800d3d8
 8009488:	0800d3b0 	.word	0x0800d3b0
 800948c:	7ca00000 	.word	0x7ca00000
 8009490:	7ff00000 	.word	0x7ff00000
 8009494:	7fefffff 	.word	0x7fefffff
 8009498:	f012 0110 	ands.w	r1, r2, #16
 800949c:	bf18      	it	ne
 800949e:	216a      	movne	r1, #106	; 0x6a
 80094a0:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80094a4:	9104      	str	r1, [sp, #16]
 80094a6:	49c0      	ldr	r1, [pc, #768]	; (80097a8 <_strtod_l+0x8c8>)
 80094a8:	2000      	movs	r0, #0
 80094aa:	07d7      	lsls	r7, r2, #31
 80094ac:	d508      	bpl.n	80094c0 <_strtod_l+0x5e0>
 80094ae:	ed9d 6b08 	vldr	d6, [sp, #32]
 80094b2:	ed91 7b00 	vldr	d7, [r1]
 80094b6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80094ba:	ed8d 7b08 	vstr	d7, [sp, #32]
 80094be:	2001      	movs	r0, #1
 80094c0:	1052      	asrs	r2, r2, #1
 80094c2:	f101 0108 	add.w	r1, r1, #8
 80094c6:	d1f0      	bne.n	80094aa <_strtod_l+0x5ca>
 80094c8:	b108      	cbz	r0, 80094ce <_strtod_l+0x5ee>
 80094ca:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80094ce:	9a04      	ldr	r2, [sp, #16]
 80094d0:	b1ba      	cbz	r2, 8009502 <_strtod_l+0x622>
 80094d2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80094d6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80094da:	2a00      	cmp	r2, #0
 80094dc:	4649      	mov	r1, r9
 80094de:	dd10      	ble.n	8009502 <_strtod_l+0x622>
 80094e0:	2a1f      	cmp	r2, #31
 80094e2:	f340 8132 	ble.w	800974a <_strtod_l+0x86a>
 80094e6:	2a34      	cmp	r2, #52	; 0x34
 80094e8:	bfde      	ittt	le
 80094ea:	3a20      	suble	r2, #32
 80094ec:	f04f 30ff 	movle.w	r0, #4294967295
 80094f0:	fa00 f202 	lslle.w	r2, r0, r2
 80094f4:	f04f 0800 	mov.w	r8, #0
 80094f8:	bfcc      	ite	gt
 80094fa:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80094fe:	ea02 0901 	andle.w	r9, r2, r1
 8009502:	ec49 8b17 	vmov	d7, r8, r9
 8009506:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800950a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800950e:	d0a4      	beq.n	800945a <_strtod_l+0x57a>
 8009510:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009512:	9200      	str	r2, [sp, #0]
 8009514:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009516:	4632      	mov	r2, r6
 8009518:	4620      	mov	r0, r4
 800951a:	f001 fdbf 	bl	800b09c <__s2b>
 800951e:	900a      	str	r0, [sp, #40]	; 0x28
 8009520:	2800      	cmp	r0, #0
 8009522:	f43f af25 	beq.w	8009370 <_strtod_l+0x490>
 8009526:	9b06      	ldr	r3, [sp, #24]
 8009528:	ebab 0505 	sub.w	r5, fp, r5
 800952c:	2b00      	cmp	r3, #0
 800952e:	bfb4      	ite	lt
 8009530:	462b      	movlt	r3, r5
 8009532:	2300      	movge	r3, #0
 8009534:	930c      	str	r3, [sp, #48]	; 0x30
 8009536:	9b06      	ldr	r3, [sp, #24]
 8009538:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8009790 <_strtod_l+0x8b0>
 800953c:	ed9f ab96 	vldr	d10, [pc, #600]	; 8009798 <_strtod_l+0x8b8>
 8009540:	ed9f bb97 	vldr	d11, [pc, #604]	; 80097a0 <_strtod_l+0x8c0>
 8009544:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009548:	2500      	movs	r5, #0
 800954a:	9312      	str	r3, [sp, #72]	; 0x48
 800954c:	462e      	mov	r6, r5
 800954e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009550:	4620      	mov	r0, r4
 8009552:	6859      	ldr	r1, [r3, #4]
 8009554:	f001 fcf6 	bl	800af44 <_Balloc>
 8009558:	4607      	mov	r7, r0
 800955a:	2800      	cmp	r0, #0
 800955c:	f43f af0c 	beq.w	8009378 <_strtod_l+0x498>
 8009560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009562:	691a      	ldr	r2, [r3, #16]
 8009564:	3202      	adds	r2, #2
 8009566:	f103 010c 	add.w	r1, r3, #12
 800956a:	0092      	lsls	r2, r2, #2
 800956c:	300c      	adds	r0, #12
 800956e:	f7fe fda9 	bl	80080c4 <memcpy>
 8009572:	ec49 8b10 	vmov	d0, r8, r9
 8009576:	aa1a      	add	r2, sp, #104	; 0x68
 8009578:	a919      	add	r1, sp, #100	; 0x64
 800957a:	4620      	mov	r0, r4
 800957c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009580:	f002 f8c8 	bl	800b714 <__d2b>
 8009584:	9018      	str	r0, [sp, #96]	; 0x60
 8009586:	2800      	cmp	r0, #0
 8009588:	f43f aef6 	beq.w	8009378 <_strtod_l+0x498>
 800958c:	2101      	movs	r1, #1
 800958e:	4620      	mov	r0, r4
 8009590:	f001 fe1e 	bl	800b1d0 <__i2b>
 8009594:	4606      	mov	r6, r0
 8009596:	2800      	cmp	r0, #0
 8009598:	f43f aeee 	beq.w	8009378 <_strtod_l+0x498>
 800959c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800959e:	991a      	ldr	r1, [sp, #104]	; 0x68
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	bfab      	itete	ge
 80095a4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80095a6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80095a8:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 80095ac:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 80095b0:	bfac      	ite	ge
 80095b2:	eb03 0b02 	addge.w	fp, r3, r2
 80095b6:	eba2 0a03 	sublt.w	sl, r2, r3
 80095ba:	9a04      	ldr	r2, [sp, #16]
 80095bc:	1a9b      	subs	r3, r3, r2
 80095be:	440b      	add	r3, r1
 80095c0:	4a7a      	ldr	r2, [pc, #488]	; (80097ac <_strtod_l+0x8cc>)
 80095c2:	3b01      	subs	r3, #1
 80095c4:	4293      	cmp	r3, r2
 80095c6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80095ca:	f280 80d1 	bge.w	8009770 <_strtod_l+0x890>
 80095ce:	1ad2      	subs	r2, r2, r3
 80095d0:	2a1f      	cmp	r2, #31
 80095d2:	eba1 0102 	sub.w	r1, r1, r2
 80095d6:	f04f 0001 	mov.w	r0, #1
 80095da:	f300 80bd 	bgt.w	8009758 <_strtod_l+0x878>
 80095de:	fa00 f302 	lsl.w	r3, r0, r2
 80095e2:	930e      	str	r3, [sp, #56]	; 0x38
 80095e4:	2300      	movs	r3, #0
 80095e6:	930d      	str	r3, [sp, #52]	; 0x34
 80095e8:	eb0b 0301 	add.w	r3, fp, r1
 80095ec:	9a04      	ldr	r2, [sp, #16]
 80095ee:	459b      	cmp	fp, r3
 80095f0:	448a      	add	sl, r1
 80095f2:	4492      	add	sl, r2
 80095f4:	465a      	mov	r2, fp
 80095f6:	bfa8      	it	ge
 80095f8:	461a      	movge	r2, r3
 80095fa:	4552      	cmp	r2, sl
 80095fc:	bfa8      	it	ge
 80095fe:	4652      	movge	r2, sl
 8009600:	2a00      	cmp	r2, #0
 8009602:	bfc2      	ittt	gt
 8009604:	1a9b      	subgt	r3, r3, r2
 8009606:	ebaa 0a02 	subgt.w	sl, sl, r2
 800960a:	ebab 0b02 	subgt.w	fp, fp, r2
 800960e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009610:	2a00      	cmp	r2, #0
 8009612:	dd18      	ble.n	8009646 <_strtod_l+0x766>
 8009614:	4631      	mov	r1, r6
 8009616:	4620      	mov	r0, r4
 8009618:	9315      	str	r3, [sp, #84]	; 0x54
 800961a:	f001 fe95 	bl	800b348 <__pow5mult>
 800961e:	4606      	mov	r6, r0
 8009620:	2800      	cmp	r0, #0
 8009622:	f43f aea9 	beq.w	8009378 <_strtod_l+0x498>
 8009626:	4601      	mov	r1, r0
 8009628:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800962a:	4620      	mov	r0, r4
 800962c:	f001 fde6 	bl	800b1fc <__multiply>
 8009630:	9014      	str	r0, [sp, #80]	; 0x50
 8009632:	2800      	cmp	r0, #0
 8009634:	f43f aea0 	beq.w	8009378 <_strtod_l+0x498>
 8009638:	9918      	ldr	r1, [sp, #96]	; 0x60
 800963a:	4620      	mov	r0, r4
 800963c:	f001 fcc2 	bl	800afc4 <_Bfree>
 8009640:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009642:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009644:	9218      	str	r2, [sp, #96]	; 0x60
 8009646:	2b00      	cmp	r3, #0
 8009648:	f300 8097 	bgt.w	800977a <_strtod_l+0x89a>
 800964c:	9b06      	ldr	r3, [sp, #24]
 800964e:	2b00      	cmp	r3, #0
 8009650:	dd08      	ble.n	8009664 <_strtod_l+0x784>
 8009652:	4639      	mov	r1, r7
 8009654:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009656:	4620      	mov	r0, r4
 8009658:	f001 fe76 	bl	800b348 <__pow5mult>
 800965c:	4607      	mov	r7, r0
 800965e:	2800      	cmp	r0, #0
 8009660:	f43f ae8a 	beq.w	8009378 <_strtod_l+0x498>
 8009664:	f1ba 0f00 	cmp.w	sl, #0
 8009668:	dd08      	ble.n	800967c <_strtod_l+0x79c>
 800966a:	4639      	mov	r1, r7
 800966c:	4652      	mov	r2, sl
 800966e:	4620      	mov	r0, r4
 8009670:	f001 fec4 	bl	800b3fc <__lshift>
 8009674:	4607      	mov	r7, r0
 8009676:	2800      	cmp	r0, #0
 8009678:	f43f ae7e 	beq.w	8009378 <_strtod_l+0x498>
 800967c:	f1bb 0f00 	cmp.w	fp, #0
 8009680:	dd08      	ble.n	8009694 <_strtod_l+0x7b4>
 8009682:	4631      	mov	r1, r6
 8009684:	465a      	mov	r2, fp
 8009686:	4620      	mov	r0, r4
 8009688:	f001 feb8 	bl	800b3fc <__lshift>
 800968c:	4606      	mov	r6, r0
 800968e:	2800      	cmp	r0, #0
 8009690:	f43f ae72 	beq.w	8009378 <_strtod_l+0x498>
 8009694:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009696:	463a      	mov	r2, r7
 8009698:	4620      	mov	r0, r4
 800969a:	f001 ff37 	bl	800b50c <__mdiff>
 800969e:	4605      	mov	r5, r0
 80096a0:	2800      	cmp	r0, #0
 80096a2:	f43f ae69 	beq.w	8009378 <_strtod_l+0x498>
 80096a6:	2300      	movs	r3, #0
 80096a8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80096ac:	60c3      	str	r3, [r0, #12]
 80096ae:	4631      	mov	r1, r6
 80096b0:	f001 ff10 	bl	800b4d4 <__mcmp>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	da7f      	bge.n	80097b8 <_strtod_l+0x8d8>
 80096b8:	ea5a 0308 	orrs.w	r3, sl, r8
 80096bc:	f040 80a5 	bne.w	800980a <_strtod_l+0x92a>
 80096c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f040 80a0 	bne.w	800980a <_strtod_l+0x92a>
 80096ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096ce:	0d1b      	lsrs	r3, r3, #20
 80096d0:	051b      	lsls	r3, r3, #20
 80096d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80096d6:	f240 8098 	bls.w	800980a <_strtod_l+0x92a>
 80096da:	696b      	ldr	r3, [r5, #20]
 80096dc:	b91b      	cbnz	r3, 80096e6 <_strtod_l+0x806>
 80096de:	692b      	ldr	r3, [r5, #16]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	f340 8092 	ble.w	800980a <_strtod_l+0x92a>
 80096e6:	4629      	mov	r1, r5
 80096e8:	2201      	movs	r2, #1
 80096ea:	4620      	mov	r0, r4
 80096ec:	f001 fe86 	bl	800b3fc <__lshift>
 80096f0:	4631      	mov	r1, r6
 80096f2:	4605      	mov	r5, r0
 80096f4:	f001 feee 	bl	800b4d4 <__mcmp>
 80096f8:	2800      	cmp	r0, #0
 80096fa:	f340 8086 	ble.w	800980a <_strtod_l+0x92a>
 80096fe:	9904      	ldr	r1, [sp, #16]
 8009700:	4a2b      	ldr	r2, [pc, #172]	; (80097b0 <_strtod_l+0x8d0>)
 8009702:	464b      	mov	r3, r9
 8009704:	2900      	cmp	r1, #0
 8009706:	f000 80a1 	beq.w	800984c <_strtod_l+0x96c>
 800970a:	ea02 0109 	and.w	r1, r2, r9
 800970e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009712:	f300 809b 	bgt.w	800984c <_strtod_l+0x96c>
 8009716:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800971a:	f77f aea2 	ble.w	8009462 <_strtod_l+0x582>
 800971e:	4a25      	ldr	r2, [pc, #148]	; (80097b4 <_strtod_l+0x8d4>)
 8009720:	2300      	movs	r3, #0
 8009722:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8009726:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800972a:	ec49 8b17 	vmov	d7, r8, r9
 800972e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009732:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009736:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800973a:	4313      	orrs	r3, r2
 800973c:	bf08      	it	eq
 800973e:	2322      	moveq	r3, #34	; 0x22
 8009740:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009744:	bf08      	it	eq
 8009746:	6023      	streq	r3, [r4, #0]
 8009748:	e620      	b.n	800938c <_strtod_l+0x4ac>
 800974a:	f04f 31ff 	mov.w	r1, #4294967295
 800974e:	fa01 f202 	lsl.w	r2, r1, r2
 8009752:	ea02 0808 	and.w	r8, r2, r8
 8009756:	e6d4      	b.n	8009502 <_strtod_l+0x622>
 8009758:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800975c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009760:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009764:	33e2      	adds	r3, #226	; 0xe2
 8009766:	fa00 f303 	lsl.w	r3, r0, r3
 800976a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800976e:	e73b      	b.n	80095e8 <_strtod_l+0x708>
 8009770:	2000      	movs	r0, #0
 8009772:	2301      	movs	r3, #1
 8009774:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8009778:	e736      	b.n	80095e8 <_strtod_l+0x708>
 800977a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800977c:	461a      	mov	r2, r3
 800977e:	4620      	mov	r0, r4
 8009780:	f001 fe3c 	bl	800b3fc <__lshift>
 8009784:	9018      	str	r0, [sp, #96]	; 0x60
 8009786:	2800      	cmp	r0, #0
 8009788:	f47f af60 	bne.w	800964c <_strtod_l+0x76c>
 800978c:	e5f4      	b.n	8009378 <_strtod_l+0x498>
 800978e:	bf00      	nop
 8009790:	94a03595 	.word	0x94a03595
 8009794:	3fcfffff 	.word	0x3fcfffff
 8009798:	94a03595 	.word	0x94a03595
 800979c:	3fdfffff 	.word	0x3fdfffff
 80097a0:	35afe535 	.word	0x35afe535
 80097a4:	3fe00000 	.word	0x3fe00000
 80097a8:	0800d110 	.word	0x0800d110
 80097ac:	fffffc02 	.word	0xfffffc02
 80097b0:	7ff00000 	.word	0x7ff00000
 80097b4:	39500000 	.word	0x39500000
 80097b8:	46cb      	mov	fp, r9
 80097ba:	d165      	bne.n	8009888 <_strtod_l+0x9a8>
 80097bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097c0:	f1ba 0f00 	cmp.w	sl, #0
 80097c4:	d02a      	beq.n	800981c <_strtod_l+0x93c>
 80097c6:	4aaa      	ldr	r2, [pc, #680]	; (8009a70 <_strtod_l+0xb90>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d12b      	bne.n	8009824 <_strtod_l+0x944>
 80097cc:	9b04      	ldr	r3, [sp, #16]
 80097ce:	4641      	mov	r1, r8
 80097d0:	b1fb      	cbz	r3, 8009812 <_strtod_l+0x932>
 80097d2:	4aa8      	ldr	r2, [pc, #672]	; (8009a74 <_strtod_l+0xb94>)
 80097d4:	ea09 0202 	and.w	r2, r9, r2
 80097d8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80097dc:	f04f 30ff 	mov.w	r0, #4294967295
 80097e0:	d81a      	bhi.n	8009818 <_strtod_l+0x938>
 80097e2:	0d12      	lsrs	r2, r2, #20
 80097e4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80097e8:	fa00 f303 	lsl.w	r3, r0, r3
 80097ec:	4299      	cmp	r1, r3
 80097ee:	d119      	bne.n	8009824 <_strtod_l+0x944>
 80097f0:	4ba1      	ldr	r3, [pc, #644]	; (8009a78 <_strtod_l+0xb98>)
 80097f2:	459b      	cmp	fp, r3
 80097f4:	d102      	bne.n	80097fc <_strtod_l+0x91c>
 80097f6:	3101      	adds	r1, #1
 80097f8:	f43f adbe 	beq.w	8009378 <_strtod_l+0x498>
 80097fc:	4b9d      	ldr	r3, [pc, #628]	; (8009a74 <_strtod_l+0xb94>)
 80097fe:	ea0b 0303 	and.w	r3, fp, r3
 8009802:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009806:	f04f 0800 	mov.w	r8, #0
 800980a:	9b04      	ldr	r3, [sp, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d186      	bne.n	800971e <_strtod_l+0x83e>
 8009810:	e5bc      	b.n	800938c <_strtod_l+0x4ac>
 8009812:	f04f 33ff 	mov.w	r3, #4294967295
 8009816:	e7e9      	b.n	80097ec <_strtod_l+0x90c>
 8009818:	4603      	mov	r3, r0
 800981a:	e7e7      	b.n	80097ec <_strtod_l+0x90c>
 800981c:	ea53 0308 	orrs.w	r3, r3, r8
 8009820:	f43f af6d 	beq.w	80096fe <_strtod_l+0x81e>
 8009824:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009826:	b1db      	cbz	r3, 8009860 <_strtod_l+0x980>
 8009828:	ea13 0f0b 	tst.w	r3, fp
 800982c:	d0ed      	beq.n	800980a <_strtod_l+0x92a>
 800982e:	9a04      	ldr	r2, [sp, #16]
 8009830:	4640      	mov	r0, r8
 8009832:	4649      	mov	r1, r9
 8009834:	f1ba 0f00 	cmp.w	sl, #0
 8009838:	d016      	beq.n	8009868 <_strtod_l+0x988>
 800983a:	f7ff fb36 	bl	8008eaa <sulp>
 800983e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009842:	ee37 7b00 	vadd.f64	d7, d7, d0
 8009846:	ec59 8b17 	vmov	r8, r9, d7
 800984a:	e7de      	b.n	800980a <_strtod_l+0x92a>
 800984c:	4013      	ands	r3, r2
 800984e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009852:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009856:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800985a:	f04f 38ff 	mov.w	r8, #4294967295
 800985e:	e7d4      	b.n	800980a <_strtod_l+0x92a>
 8009860:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009862:	ea13 0f08 	tst.w	r3, r8
 8009866:	e7e1      	b.n	800982c <_strtod_l+0x94c>
 8009868:	f7ff fb1f 	bl	8008eaa <sulp>
 800986c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009870:	ee37 7b40 	vsub.f64	d7, d7, d0
 8009874:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009878:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800987c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009880:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8009884:	d1c1      	bne.n	800980a <_strtod_l+0x92a>
 8009886:	e5ec      	b.n	8009462 <_strtod_l+0x582>
 8009888:	4631      	mov	r1, r6
 800988a:	4628      	mov	r0, r5
 800988c:	f001 ff9e 	bl	800b7cc <__ratio>
 8009890:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8009894:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800989c:	d867      	bhi.n	800996e <_strtod_l+0xa8e>
 800989e:	f1ba 0f00 	cmp.w	sl, #0
 80098a2:	d044      	beq.n	800992e <_strtod_l+0xa4e>
 80098a4:	4b75      	ldr	r3, [pc, #468]	; (8009a7c <_strtod_l+0xb9c>)
 80098a6:	2200      	movs	r2, #0
 80098a8:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 80098ac:	4971      	ldr	r1, [pc, #452]	; (8009a74 <_strtod_l+0xb94>)
 80098ae:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8009a88 <_strtod_l+0xba8>
 80098b2:	ea0b 0001 	and.w	r0, fp, r1
 80098b6:	4560      	cmp	r0, ip
 80098b8:	900d      	str	r0, [sp, #52]	; 0x34
 80098ba:	f040 808b 	bne.w	80099d4 <_strtod_l+0xaf4>
 80098be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098c2:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80098c6:	ec49 8b10 	vmov	d0, r8, r9
 80098ca:	ec43 2b1c 	vmov	d12, r2, r3
 80098ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80098d2:	f001 fea3 	bl	800b61c <__ulp>
 80098d6:	ec49 8b1d 	vmov	d13, r8, r9
 80098da:	eeac db00 	vfma.f64	d13, d12, d0
 80098de:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 80098e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098e4:	4963      	ldr	r1, [pc, #396]	; (8009a74 <_strtod_l+0xb94>)
 80098e6:	4a66      	ldr	r2, [pc, #408]	; (8009a80 <_strtod_l+0xba0>)
 80098e8:	4019      	ands	r1, r3
 80098ea:	4291      	cmp	r1, r2
 80098ec:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 80098f0:	d947      	bls.n	8009982 <_strtod_l+0xaa2>
 80098f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098f4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d103      	bne.n	8009904 <_strtod_l+0xa24>
 80098fc:	9b08      	ldr	r3, [sp, #32]
 80098fe:	3301      	adds	r3, #1
 8009900:	f43f ad3a 	beq.w	8009378 <_strtod_l+0x498>
 8009904:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8009a78 <_strtod_l+0xb98>
 8009908:	f04f 38ff 	mov.w	r8, #4294967295
 800990c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800990e:	4620      	mov	r0, r4
 8009910:	f001 fb58 	bl	800afc4 <_Bfree>
 8009914:	4639      	mov	r1, r7
 8009916:	4620      	mov	r0, r4
 8009918:	f001 fb54 	bl	800afc4 <_Bfree>
 800991c:	4631      	mov	r1, r6
 800991e:	4620      	mov	r0, r4
 8009920:	f001 fb50 	bl	800afc4 <_Bfree>
 8009924:	4629      	mov	r1, r5
 8009926:	4620      	mov	r0, r4
 8009928:	f001 fb4c 	bl	800afc4 <_Bfree>
 800992c:	e60f      	b.n	800954e <_strtod_l+0x66e>
 800992e:	f1b8 0f00 	cmp.w	r8, #0
 8009932:	d112      	bne.n	800995a <_strtod_l+0xa7a>
 8009934:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009938:	b9b3      	cbnz	r3, 8009968 <_strtod_l+0xa88>
 800993a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800993e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009946:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800994a:	d401      	bmi.n	8009950 <_strtod_l+0xa70>
 800994c:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009950:	eeb1 7b48 	vneg.f64	d7, d8
 8009954:	ec53 2b17 	vmov	r2, r3, d7
 8009958:	e7a8      	b.n	80098ac <_strtod_l+0x9cc>
 800995a:	f1b8 0f01 	cmp.w	r8, #1
 800995e:	d103      	bne.n	8009968 <_strtod_l+0xa88>
 8009960:	f1b9 0f00 	cmp.w	r9, #0
 8009964:	f43f ad7d 	beq.w	8009462 <_strtod_l+0x582>
 8009968:	4b46      	ldr	r3, [pc, #280]	; (8009a84 <_strtod_l+0xba4>)
 800996a:	2200      	movs	r2, #0
 800996c:	e79c      	b.n	80098a8 <_strtod_l+0x9c8>
 800996e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009972:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009976:	f1ba 0f00 	cmp.w	sl, #0
 800997a:	d0e9      	beq.n	8009950 <_strtod_l+0xa70>
 800997c:	ec53 2b18 	vmov	r2, r3, d8
 8009980:	e794      	b.n	80098ac <_strtod_l+0x9cc>
 8009982:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009986:	9b04      	ldr	r3, [sp, #16]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1bf      	bne.n	800990c <_strtod_l+0xa2c>
 800998c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009990:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009992:	0d1b      	lsrs	r3, r3, #20
 8009994:	051b      	lsls	r3, r3, #20
 8009996:	429a      	cmp	r2, r3
 8009998:	d1b8      	bne.n	800990c <_strtod_l+0xa2c>
 800999a:	ec51 0b18 	vmov	r0, r1, d8
 800999e:	f7f6 fe7b 	bl	8000698 <__aeabi_d2lz>
 80099a2:	f7f6 fe33 	bl	800060c <__aeabi_l2d>
 80099a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099aa:	ec41 0b17 	vmov	d7, r0, r1
 80099ae:	ea43 0308 	orr.w	r3, r3, r8
 80099b2:	ea53 030a 	orrs.w	r3, r3, sl
 80099b6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80099ba:	d03e      	beq.n	8009a3a <_strtod_l+0xb5a>
 80099bc:	eeb4 8bca 	vcmpe.f64	d8, d10
 80099c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c4:	f53f ace2 	bmi.w	800938c <_strtod_l+0x4ac>
 80099c8:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80099cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099d0:	dd9c      	ble.n	800990c <_strtod_l+0xa2c>
 80099d2:	e4db      	b.n	800938c <_strtod_l+0x4ac>
 80099d4:	9904      	ldr	r1, [sp, #16]
 80099d6:	b301      	cbz	r1, 8009a1a <_strtod_l+0xb3a>
 80099d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80099da:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80099de:	d81c      	bhi.n	8009a1a <_strtod_l+0xb3a>
 80099e0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8009a68 <_strtod_l+0xb88>
 80099e4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80099e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099ec:	d811      	bhi.n	8009a12 <_strtod_l+0xb32>
 80099ee:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80099f2:	ee18 3a10 	vmov	r3, s16
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	bf38      	it	cc
 80099fa:	2301      	movcc	r3, #1
 80099fc:	ee08 3a10 	vmov	s16, r3
 8009a00:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8009a04:	f1ba 0f00 	cmp.w	sl, #0
 8009a08:	d114      	bne.n	8009a34 <_strtod_l+0xb54>
 8009a0a:	eeb1 7b48 	vneg.f64	d7, d8
 8009a0e:	ec53 2b17 	vmov	r2, r3, d7
 8009a12:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009a14:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8009a18:	1a0b      	subs	r3, r1, r0
 8009a1a:	ed9d 0b08 	vldr	d0, [sp, #32]
 8009a1e:	ec43 2b1c 	vmov	d12, r2, r3
 8009a22:	f001 fdfb 	bl	800b61c <__ulp>
 8009a26:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009a2a:	eeac 7b00 	vfma.f64	d7, d12, d0
 8009a2e:	ec59 8b17 	vmov	r8, r9, d7
 8009a32:	e7a8      	b.n	8009986 <_strtod_l+0xaa6>
 8009a34:	ec53 2b18 	vmov	r2, r3, d8
 8009a38:	e7eb      	b.n	8009a12 <_strtod_l+0xb32>
 8009a3a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8009a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a42:	f57f af63 	bpl.w	800990c <_strtod_l+0xa2c>
 8009a46:	e4a1      	b.n	800938c <_strtod_l+0x4ac>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a4e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a50:	6013      	str	r3, [r2, #0]
 8009a52:	f7ff ba8d 	b.w	8008f70 <_strtod_l+0x90>
 8009a56:	2a65      	cmp	r2, #101	; 0x65
 8009a58:	f43f ab89 	beq.w	800916e <_strtod_l+0x28e>
 8009a5c:	2a45      	cmp	r2, #69	; 0x45
 8009a5e:	f43f ab86 	beq.w	800916e <_strtod_l+0x28e>
 8009a62:	2101      	movs	r1, #1
 8009a64:	f7ff bbbe 	b.w	80091e4 <_strtod_l+0x304>
 8009a68:	ffc00000 	.word	0xffc00000
 8009a6c:	41dfffff 	.word	0x41dfffff
 8009a70:	000fffff 	.word	0x000fffff
 8009a74:	7ff00000 	.word	0x7ff00000
 8009a78:	7fefffff 	.word	0x7fefffff
 8009a7c:	3ff00000 	.word	0x3ff00000
 8009a80:	7c9fffff 	.word	0x7c9fffff
 8009a84:	bff00000 	.word	0xbff00000
 8009a88:	7fe00000 	.word	0x7fe00000

08009a8c <_strtod_r>:
 8009a8c:	4b01      	ldr	r3, [pc, #4]	; (8009a94 <_strtod_r+0x8>)
 8009a8e:	f7ff ba27 	b.w	8008ee0 <_strtod_l>
 8009a92:	bf00      	nop
 8009a94:	200000cc 	.word	0x200000cc

08009a98 <_strtol_l.isra.0>:
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a9e:	d001      	beq.n	8009aa4 <_strtol_l.isra.0+0xc>
 8009aa0:	2b24      	cmp	r3, #36	; 0x24
 8009aa2:	d906      	bls.n	8009ab2 <_strtol_l.isra.0+0x1a>
 8009aa4:	f7fe fae4 	bl	8008070 <__errno>
 8009aa8:	2316      	movs	r3, #22
 8009aaa:	6003      	str	r3, [r0, #0]
 8009aac:	2000      	movs	r0, #0
 8009aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab2:	4f3a      	ldr	r7, [pc, #232]	; (8009b9c <_strtol_l.isra.0+0x104>)
 8009ab4:	468e      	mov	lr, r1
 8009ab6:	4676      	mov	r6, lr
 8009ab8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009abc:	5de5      	ldrb	r5, [r4, r7]
 8009abe:	f015 0508 	ands.w	r5, r5, #8
 8009ac2:	d1f8      	bne.n	8009ab6 <_strtol_l.isra.0+0x1e>
 8009ac4:	2c2d      	cmp	r4, #45	; 0x2d
 8009ac6:	d134      	bne.n	8009b32 <_strtol_l.isra.0+0x9a>
 8009ac8:	f89e 4000 	ldrb.w	r4, [lr]
 8009acc:	f04f 0801 	mov.w	r8, #1
 8009ad0:	f106 0e02 	add.w	lr, r6, #2
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d05c      	beq.n	8009b92 <_strtol_l.isra.0+0xfa>
 8009ad8:	2b10      	cmp	r3, #16
 8009ada:	d10c      	bne.n	8009af6 <_strtol_l.isra.0+0x5e>
 8009adc:	2c30      	cmp	r4, #48	; 0x30
 8009ade:	d10a      	bne.n	8009af6 <_strtol_l.isra.0+0x5e>
 8009ae0:	f89e 4000 	ldrb.w	r4, [lr]
 8009ae4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009ae8:	2c58      	cmp	r4, #88	; 0x58
 8009aea:	d14d      	bne.n	8009b88 <_strtol_l.isra.0+0xf0>
 8009aec:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009af0:	2310      	movs	r3, #16
 8009af2:	f10e 0e02 	add.w	lr, lr, #2
 8009af6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009afa:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009afe:	2600      	movs	r6, #0
 8009b00:	fbbc f9f3 	udiv	r9, ip, r3
 8009b04:	4635      	mov	r5, r6
 8009b06:	fb03 ca19 	mls	sl, r3, r9, ip
 8009b0a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009b0e:	2f09      	cmp	r7, #9
 8009b10:	d818      	bhi.n	8009b44 <_strtol_l.isra.0+0xac>
 8009b12:	463c      	mov	r4, r7
 8009b14:	42a3      	cmp	r3, r4
 8009b16:	dd24      	ble.n	8009b62 <_strtol_l.isra.0+0xca>
 8009b18:	2e00      	cmp	r6, #0
 8009b1a:	db1f      	blt.n	8009b5c <_strtol_l.isra.0+0xc4>
 8009b1c:	45a9      	cmp	r9, r5
 8009b1e:	d31d      	bcc.n	8009b5c <_strtol_l.isra.0+0xc4>
 8009b20:	d101      	bne.n	8009b26 <_strtol_l.isra.0+0x8e>
 8009b22:	45a2      	cmp	sl, r4
 8009b24:	db1a      	blt.n	8009b5c <_strtol_l.isra.0+0xc4>
 8009b26:	fb05 4503 	mla	r5, r5, r3, r4
 8009b2a:	2601      	movs	r6, #1
 8009b2c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009b30:	e7eb      	b.n	8009b0a <_strtol_l.isra.0+0x72>
 8009b32:	2c2b      	cmp	r4, #43	; 0x2b
 8009b34:	bf08      	it	eq
 8009b36:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009b3a:	46a8      	mov	r8, r5
 8009b3c:	bf08      	it	eq
 8009b3e:	f106 0e02 	addeq.w	lr, r6, #2
 8009b42:	e7c7      	b.n	8009ad4 <_strtol_l.isra.0+0x3c>
 8009b44:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009b48:	2f19      	cmp	r7, #25
 8009b4a:	d801      	bhi.n	8009b50 <_strtol_l.isra.0+0xb8>
 8009b4c:	3c37      	subs	r4, #55	; 0x37
 8009b4e:	e7e1      	b.n	8009b14 <_strtol_l.isra.0+0x7c>
 8009b50:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009b54:	2f19      	cmp	r7, #25
 8009b56:	d804      	bhi.n	8009b62 <_strtol_l.isra.0+0xca>
 8009b58:	3c57      	subs	r4, #87	; 0x57
 8009b5a:	e7db      	b.n	8009b14 <_strtol_l.isra.0+0x7c>
 8009b5c:	f04f 36ff 	mov.w	r6, #4294967295
 8009b60:	e7e4      	b.n	8009b2c <_strtol_l.isra.0+0x94>
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	da05      	bge.n	8009b72 <_strtol_l.isra.0+0xda>
 8009b66:	2322      	movs	r3, #34	; 0x22
 8009b68:	6003      	str	r3, [r0, #0]
 8009b6a:	4665      	mov	r5, ip
 8009b6c:	b942      	cbnz	r2, 8009b80 <_strtol_l.isra.0+0xe8>
 8009b6e:	4628      	mov	r0, r5
 8009b70:	e79d      	b.n	8009aae <_strtol_l.isra.0+0x16>
 8009b72:	f1b8 0f00 	cmp.w	r8, #0
 8009b76:	d000      	beq.n	8009b7a <_strtol_l.isra.0+0xe2>
 8009b78:	426d      	negs	r5, r5
 8009b7a:	2a00      	cmp	r2, #0
 8009b7c:	d0f7      	beq.n	8009b6e <_strtol_l.isra.0+0xd6>
 8009b7e:	b10e      	cbz	r6, 8009b84 <_strtol_l.isra.0+0xec>
 8009b80:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009b84:	6011      	str	r1, [r2, #0]
 8009b86:	e7f2      	b.n	8009b6e <_strtol_l.isra.0+0xd6>
 8009b88:	2430      	movs	r4, #48	; 0x30
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d1b3      	bne.n	8009af6 <_strtol_l.isra.0+0x5e>
 8009b8e:	2308      	movs	r3, #8
 8009b90:	e7b1      	b.n	8009af6 <_strtol_l.isra.0+0x5e>
 8009b92:	2c30      	cmp	r4, #48	; 0x30
 8009b94:	d0a4      	beq.n	8009ae0 <_strtol_l.isra.0+0x48>
 8009b96:	230a      	movs	r3, #10
 8009b98:	e7ad      	b.n	8009af6 <_strtol_l.isra.0+0x5e>
 8009b9a:	bf00      	nop
 8009b9c:	0800d139 	.word	0x0800d139

08009ba0 <_strtol_r>:
 8009ba0:	f7ff bf7a 	b.w	8009a98 <_strtol_l.isra.0>

08009ba4 <_write_r>:
 8009ba4:	b538      	push	{r3, r4, r5, lr}
 8009ba6:	4d07      	ldr	r5, [pc, #28]	; (8009bc4 <_write_r+0x20>)
 8009ba8:	4604      	mov	r4, r0
 8009baa:	4608      	mov	r0, r1
 8009bac:	4611      	mov	r1, r2
 8009bae:	2200      	movs	r2, #0
 8009bb0:	602a      	str	r2, [r5, #0]
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	f7f8 fc63 	bl	800247e <_write>
 8009bb8:	1c43      	adds	r3, r0, #1
 8009bba:	d102      	bne.n	8009bc2 <_write_r+0x1e>
 8009bbc:	682b      	ldr	r3, [r5, #0]
 8009bbe:	b103      	cbz	r3, 8009bc2 <_write_r+0x1e>
 8009bc0:	6023      	str	r3, [r4, #0]
 8009bc2:	bd38      	pop	{r3, r4, r5, pc}
 8009bc4:	20000894 	.word	0x20000894

08009bc8 <_close_r>:
 8009bc8:	b538      	push	{r3, r4, r5, lr}
 8009bca:	4d06      	ldr	r5, [pc, #24]	; (8009be4 <_close_r+0x1c>)
 8009bcc:	2300      	movs	r3, #0
 8009bce:	4604      	mov	r4, r0
 8009bd0:	4608      	mov	r0, r1
 8009bd2:	602b      	str	r3, [r5, #0]
 8009bd4:	f7f8 fc6f 	bl	80024b6 <_close>
 8009bd8:	1c43      	adds	r3, r0, #1
 8009bda:	d102      	bne.n	8009be2 <_close_r+0x1a>
 8009bdc:	682b      	ldr	r3, [r5, #0]
 8009bde:	b103      	cbz	r3, 8009be2 <_close_r+0x1a>
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	bd38      	pop	{r3, r4, r5, pc}
 8009be4:	20000894 	.word	0x20000894

08009be8 <quorem>:
 8009be8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bec:	6903      	ldr	r3, [r0, #16]
 8009bee:	690c      	ldr	r4, [r1, #16]
 8009bf0:	42a3      	cmp	r3, r4
 8009bf2:	4607      	mov	r7, r0
 8009bf4:	f2c0 8081 	blt.w	8009cfa <quorem+0x112>
 8009bf8:	3c01      	subs	r4, #1
 8009bfa:	f101 0814 	add.w	r8, r1, #20
 8009bfe:	f100 0514 	add.w	r5, r0, #20
 8009c02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c06:	9301      	str	r3, [sp, #4]
 8009c08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c10:	3301      	adds	r3, #1
 8009c12:	429a      	cmp	r2, r3
 8009c14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009c18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c20:	d331      	bcc.n	8009c86 <quorem+0x9e>
 8009c22:	f04f 0e00 	mov.w	lr, #0
 8009c26:	4640      	mov	r0, r8
 8009c28:	46ac      	mov	ip, r5
 8009c2a:	46f2      	mov	sl, lr
 8009c2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c30:	b293      	uxth	r3, r2
 8009c32:	fb06 e303 	mla	r3, r6, r3, lr
 8009c36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	ebaa 0303 	sub.w	r3, sl, r3
 8009c40:	0c12      	lsrs	r2, r2, #16
 8009c42:	f8dc a000 	ldr.w	sl, [ip]
 8009c46:	fb06 e202 	mla	r2, r6, r2, lr
 8009c4a:	fa13 f38a 	uxtah	r3, r3, sl
 8009c4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c52:	fa1f fa82 	uxth.w	sl, r2
 8009c56:	f8dc 2000 	ldr.w	r2, [ip]
 8009c5a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009c5e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c68:	4581      	cmp	r9, r0
 8009c6a:	f84c 3b04 	str.w	r3, [ip], #4
 8009c6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009c72:	d2db      	bcs.n	8009c2c <quorem+0x44>
 8009c74:	f855 300b 	ldr.w	r3, [r5, fp]
 8009c78:	b92b      	cbnz	r3, 8009c86 <quorem+0x9e>
 8009c7a:	9b01      	ldr	r3, [sp, #4]
 8009c7c:	3b04      	subs	r3, #4
 8009c7e:	429d      	cmp	r5, r3
 8009c80:	461a      	mov	r2, r3
 8009c82:	d32e      	bcc.n	8009ce2 <quorem+0xfa>
 8009c84:	613c      	str	r4, [r7, #16]
 8009c86:	4638      	mov	r0, r7
 8009c88:	f001 fc24 	bl	800b4d4 <__mcmp>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	db24      	blt.n	8009cda <quorem+0xf2>
 8009c90:	3601      	adds	r6, #1
 8009c92:	4628      	mov	r0, r5
 8009c94:	f04f 0c00 	mov.w	ip, #0
 8009c98:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c9c:	f8d0 e000 	ldr.w	lr, [r0]
 8009ca0:	b293      	uxth	r3, r2
 8009ca2:	ebac 0303 	sub.w	r3, ip, r3
 8009ca6:	0c12      	lsrs	r2, r2, #16
 8009ca8:	fa13 f38e 	uxtah	r3, r3, lr
 8009cac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009cb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cba:	45c1      	cmp	r9, r8
 8009cbc:	f840 3b04 	str.w	r3, [r0], #4
 8009cc0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009cc4:	d2e8      	bcs.n	8009c98 <quorem+0xb0>
 8009cc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009cca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009cce:	b922      	cbnz	r2, 8009cda <quorem+0xf2>
 8009cd0:	3b04      	subs	r3, #4
 8009cd2:	429d      	cmp	r5, r3
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	d30a      	bcc.n	8009cee <quorem+0x106>
 8009cd8:	613c      	str	r4, [r7, #16]
 8009cda:	4630      	mov	r0, r6
 8009cdc:	b003      	add	sp, #12
 8009cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce2:	6812      	ldr	r2, [r2, #0]
 8009ce4:	3b04      	subs	r3, #4
 8009ce6:	2a00      	cmp	r2, #0
 8009ce8:	d1cc      	bne.n	8009c84 <quorem+0x9c>
 8009cea:	3c01      	subs	r4, #1
 8009cec:	e7c7      	b.n	8009c7e <quorem+0x96>
 8009cee:	6812      	ldr	r2, [r2, #0]
 8009cf0:	3b04      	subs	r3, #4
 8009cf2:	2a00      	cmp	r2, #0
 8009cf4:	d1f0      	bne.n	8009cd8 <quorem+0xf0>
 8009cf6:	3c01      	subs	r4, #1
 8009cf8:	e7eb      	b.n	8009cd2 <quorem+0xea>
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	e7ee      	b.n	8009cdc <quorem+0xf4>
	...

08009d00 <_dtoa_r>:
 8009d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d04:	ec59 8b10 	vmov	r8, r9, d0
 8009d08:	b095      	sub	sp, #84	; 0x54
 8009d0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009d0c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8009d0e:	9107      	str	r1, [sp, #28]
 8009d10:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009d14:	4606      	mov	r6, r0
 8009d16:	9209      	str	r2, [sp, #36]	; 0x24
 8009d18:	9310      	str	r3, [sp, #64]	; 0x40
 8009d1a:	b975      	cbnz	r5, 8009d3a <_dtoa_r+0x3a>
 8009d1c:	2010      	movs	r0, #16
 8009d1e:	f001 f8f7 	bl	800af10 <malloc>
 8009d22:	4602      	mov	r2, r0
 8009d24:	6270      	str	r0, [r6, #36]	; 0x24
 8009d26:	b920      	cbnz	r0, 8009d32 <_dtoa_r+0x32>
 8009d28:	4bab      	ldr	r3, [pc, #684]	; (8009fd8 <_dtoa_r+0x2d8>)
 8009d2a:	21ea      	movs	r1, #234	; 0xea
 8009d2c:	48ab      	ldr	r0, [pc, #684]	; (8009fdc <_dtoa_r+0x2dc>)
 8009d2e:	f002 fc35 	bl	800c59c <__assert_func>
 8009d32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d36:	6005      	str	r5, [r0, #0]
 8009d38:	60c5      	str	r5, [r0, #12]
 8009d3a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009d3c:	6819      	ldr	r1, [r3, #0]
 8009d3e:	b151      	cbz	r1, 8009d56 <_dtoa_r+0x56>
 8009d40:	685a      	ldr	r2, [r3, #4]
 8009d42:	604a      	str	r2, [r1, #4]
 8009d44:	2301      	movs	r3, #1
 8009d46:	4093      	lsls	r3, r2
 8009d48:	608b      	str	r3, [r1, #8]
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	f001 f93a 	bl	800afc4 <_Bfree>
 8009d50:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009d52:	2200      	movs	r2, #0
 8009d54:	601a      	str	r2, [r3, #0]
 8009d56:	f1b9 0300 	subs.w	r3, r9, #0
 8009d5a:	bfbb      	ittet	lt
 8009d5c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009d60:	9303      	strlt	r3, [sp, #12]
 8009d62:	2300      	movge	r3, #0
 8009d64:	2201      	movlt	r2, #1
 8009d66:	bfac      	ite	ge
 8009d68:	6023      	strge	r3, [r4, #0]
 8009d6a:	6022      	strlt	r2, [r4, #0]
 8009d6c:	4b9c      	ldr	r3, [pc, #624]	; (8009fe0 <_dtoa_r+0x2e0>)
 8009d6e:	9c03      	ldr	r4, [sp, #12]
 8009d70:	43a3      	bics	r3, r4
 8009d72:	d11a      	bne.n	8009daa <_dtoa_r+0xaa>
 8009d74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009d76:	f242 730f 	movw	r3, #9999	; 0x270f
 8009d7a:	6013      	str	r3, [r2, #0]
 8009d7c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009d80:	ea53 0308 	orrs.w	r3, r3, r8
 8009d84:	f000 8512 	beq.w	800a7ac <_dtoa_r+0xaac>
 8009d88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009d8a:	b953      	cbnz	r3, 8009da2 <_dtoa_r+0xa2>
 8009d8c:	4b95      	ldr	r3, [pc, #596]	; (8009fe4 <_dtoa_r+0x2e4>)
 8009d8e:	e01f      	b.n	8009dd0 <_dtoa_r+0xd0>
 8009d90:	4b95      	ldr	r3, [pc, #596]	; (8009fe8 <_dtoa_r+0x2e8>)
 8009d92:	9300      	str	r3, [sp, #0]
 8009d94:	3308      	adds	r3, #8
 8009d96:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009d98:	6013      	str	r3, [r2, #0]
 8009d9a:	9800      	ldr	r0, [sp, #0]
 8009d9c:	b015      	add	sp, #84	; 0x54
 8009d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da2:	4b90      	ldr	r3, [pc, #576]	; (8009fe4 <_dtoa_r+0x2e4>)
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	3303      	adds	r3, #3
 8009da8:	e7f5      	b.n	8009d96 <_dtoa_r+0x96>
 8009daa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009dae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009db6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009dba:	d10b      	bne.n	8009dd4 <_dtoa_r+0xd4>
 8009dbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	6013      	str	r3, [r2, #0]
 8009dc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f000 84ee 	beq.w	800a7a6 <_dtoa_r+0xaa6>
 8009dca:	4888      	ldr	r0, [pc, #544]	; (8009fec <_dtoa_r+0x2ec>)
 8009dcc:	6018      	str	r0, [r3, #0]
 8009dce:	1e43      	subs	r3, r0, #1
 8009dd0:	9300      	str	r3, [sp, #0]
 8009dd2:	e7e2      	b.n	8009d9a <_dtoa_r+0x9a>
 8009dd4:	a913      	add	r1, sp, #76	; 0x4c
 8009dd6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009dda:	aa12      	add	r2, sp, #72	; 0x48
 8009ddc:	4630      	mov	r0, r6
 8009dde:	f001 fc99 	bl	800b714 <__d2b>
 8009de2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8009de6:	4605      	mov	r5, r0
 8009de8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009dea:	2900      	cmp	r1, #0
 8009dec:	d047      	beq.n	8009e7e <_dtoa_r+0x17e>
 8009dee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009df0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009df4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009df8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8009dfc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e00:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009e04:	2400      	movs	r4, #0
 8009e06:	ec43 2b16 	vmov	d6, r2, r3
 8009e0a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8009e0e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8009fc0 <_dtoa_r+0x2c0>
 8009e12:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009e16:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8009fc8 <_dtoa_r+0x2c8>
 8009e1a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009e1e:	eeb0 7b46 	vmov.f64	d7, d6
 8009e22:	ee06 1a90 	vmov	s13, r1
 8009e26:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8009e2a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8009fd0 <_dtoa_r+0x2d0>
 8009e2e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009e32:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009e36:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e3e:	ee16 ba90 	vmov	fp, s13
 8009e42:	9411      	str	r4, [sp, #68]	; 0x44
 8009e44:	d508      	bpl.n	8009e58 <_dtoa_r+0x158>
 8009e46:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009e4a:	eeb4 6b47 	vcmp.f64	d6, d7
 8009e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e52:	bf18      	it	ne
 8009e54:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8009e58:	f1bb 0f16 	cmp.w	fp, #22
 8009e5c:	d832      	bhi.n	8009ec4 <_dtoa_r+0x1c4>
 8009e5e:	4b64      	ldr	r3, [pc, #400]	; (8009ff0 <_dtoa_r+0x2f0>)
 8009e60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009e64:	ed93 7b00 	vldr	d7, [r3]
 8009e68:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8009e6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e74:	d501      	bpl.n	8009e7a <_dtoa_r+0x17a>
 8009e76:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	e023      	b.n	8009ec6 <_dtoa_r+0x1c6>
 8009e7e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009e80:	4401      	add	r1, r0
 8009e82:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8009e86:	2b20      	cmp	r3, #32
 8009e88:	bfc3      	ittte	gt
 8009e8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e8e:	fa04 f303 	lslgt.w	r3, r4, r3
 8009e92:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8009e96:	f1c3 0320 	rsble	r3, r3, #32
 8009e9a:	bfc6      	itte	gt
 8009e9c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8009ea0:	ea43 0308 	orrgt.w	r3, r3, r8
 8009ea4:	fa08 f303 	lslle.w	r3, r8, r3
 8009ea8:	ee07 3a90 	vmov	s15, r3
 8009eac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009eb0:	3901      	subs	r1, #1
 8009eb2:	ed8d 7b00 	vstr	d7, [sp]
 8009eb6:	9c01      	ldr	r4, [sp, #4]
 8009eb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ebc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8009ec0:	2401      	movs	r4, #1
 8009ec2:	e7a0      	b.n	8009e06 <_dtoa_r+0x106>
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ec8:	1a43      	subs	r3, r0, r1
 8009eca:	1e5a      	subs	r2, r3, #1
 8009ecc:	bf45      	ittet	mi
 8009ece:	f1c3 0301 	rsbmi	r3, r3, #1
 8009ed2:	9305      	strmi	r3, [sp, #20]
 8009ed4:	2300      	movpl	r3, #0
 8009ed6:	2300      	movmi	r3, #0
 8009ed8:	9206      	str	r2, [sp, #24]
 8009eda:	bf54      	ite	pl
 8009edc:	9305      	strpl	r3, [sp, #20]
 8009ede:	9306      	strmi	r3, [sp, #24]
 8009ee0:	f1bb 0f00 	cmp.w	fp, #0
 8009ee4:	db18      	blt.n	8009f18 <_dtoa_r+0x218>
 8009ee6:	9b06      	ldr	r3, [sp, #24]
 8009ee8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8009eec:	445b      	add	r3, fp
 8009eee:	9306      	str	r3, [sp, #24]
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	9a07      	ldr	r2, [sp, #28]
 8009ef4:	2a09      	cmp	r2, #9
 8009ef6:	d849      	bhi.n	8009f8c <_dtoa_r+0x28c>
 8009ef8:	2a05      	cmp	r2, #5
 8009efa:	bfc4      	itt	gt
 8009efc:	3a04      	subgt	r2, #4
 8009efe:	9207      	strgt	r2, [sp, #28]
 8009f00:	9a07      	ldr	r2, [sp, #28]
 8009f02:	f1a2 0202 	sub.w	r2, r2, #2
 8009f06:	bfcc      	ite	gt
 8009f08:	2400      	movgt	r4, #0
 8009f0a:	2401      	movle	r4, #1
 8009f0c:	2a03      	cmp	r2, #3
 8009f0e:	d848      	bhi.n	8009fa2 <_dtoa_r+0x2a2>
 8009f10:	e8df f002 	tbb	[pc, r2]
 8009f14:	3a2c2e0b 	.word	0x3a2c2e0b
 8009f18:	9b05      	ldr	r3, [sp, #20]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	eba3 030b 	sub.w	r3, r3, fp
 8009f20:	9305      	str	r3, [sp, #20]
 8009f22:	920e      	str	r2, [sp, #56]	; 0x38
 8009f24:	f1cb 0300 	rsb	r3, fp, #0
 8009f28:	e7e3      	b.n	8009ef2 <_dtoa_r+0x1f2>
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	9208      	str	r2, [sp, #32]
 8009f2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f30:	2a00      	cmp	r2, #0
 8009f32:	dc39      	bgt.n	8009fa8 <_dtoa_r+0x2a8>
 8009f34:	f04f 0a01 	mov.w	sl, #1
 8009f38:	46d1      	mov	r9, sl
 8009f3a:	4652      	mov	r2, sl
 8009f3c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009f40:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8009f42:	2100      	movs	r1, #0
 8009f44:	6079      	str	r1, [r7, #4]
 8009f46:	2004      	movs	r0, #4
 8009f48:	f100 0c14 	add.w	ip, r0, #20
 8009f4c:	4594      	cmp	ip, r2
 8009f4e:	6879      	ldr	r1, [r7, #4]
 8009f50:	d92f      	bls.n	8009fb2 <_dtoa_r+0x2b2>
 8009f52:	4630      	mov	r0, r6
 8009f54:	930c      	str	r3, [sp, #48]	; 0x30
 8009f56:	f000 fff5 	bl	800af44 <_Balloc>
 8009f5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f5c:	9000      	str	r0, [sp, #0]
 8009f5e:	4602      	mov	r2, r0
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d149      	bne.n	8009ff8 <_dtoa_r+0x2f8>
 8009f64:	4b23      	ldr	r3, [pc, #140]	; (8009ff4 <_dtoa_r+0x2f4>)
 8009f66:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009f6a:	e6df      	b.n	8009d2c <_dtoa_r+0x2c>
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	e7dd      	b.n	8009f2c <_dtoa_r+0x22c>
 8009f70:	2200      	movs	r2, #0
 8009f72:	9208      	str	r2, [sp, #32]
 8009f74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f76:	eb0b 0a02 	add.w	sl, fp, r2
 8009f7a:	f10a 0901 	add.w	r9, sl, #1
 8009f7e:	464a      	mov	r2, r9
 8009f80:	2a01      	cmp	r2, #1
 8009f82:	bfb8      	it	lt
 8009f84:	2201      	movlt	r2, #1
 8009f86:	e7db      	b.n	8009f40 <_dtoa_r+0x240>
 8009f88:	2201      	movs	r2, #1
 8009f8a:	e7f2      	b.n	8009f72 <_dtoa_r+0x272>
 8009f8c:	2401      	movs	r4, #1
 8009f8e:	2200      	movs	r2, #0
 8009f90:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009f94:	f04f 3aff 	mov.w	sl, #4294967295
 8009f98:	2100      	movs	r1, #0
 8009f9a:	46d1      	mov	r9, sl
 8009f9c:	2212      	movs	r2, #18
 8009f9e:	9109      	str	r1, [sp, #36]	; 0x24
 8009fa0:	e7ce      	b.n	8009f40 <_dtoa_r+0x240>
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	9208      	str	r2, [sp, #32]
 8009fa6:	e7f5      	b.n	8009f94 <_dtoa_r+0x294>
 8009fa8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8009fac:	46d1      	mov	r9, sl
 8009fae:	4652      	mov	r2, sl
 8009fb0:	e7c6      	b.n	8009f40 <_dtoa_r+0x240>
 8009fb2:	3101      	adds	r1, #1
 8009fb4:	6079      	str	r1, [r7, #4]
 8009fb6:	0040      	lsls	r0, r0, #1
 8009fb8:	e7c6      	b.n	8009f48 <_dtoa_r+0x248>
 8009fba:	bf00      	nop
 8009fbc:	f3af 8000 	nop.w
 8009fc0:	636f4361 	.word	0x636f4361
 8009fc4:	3fd287a7 	.word	0x3fd287a7
 8009fc8:	8b60c8b3 	.word	0x8b60c8b3
 8009fcc:	3fc68a28 	.word	0x3fc68a28
 8009fd0:	509f79fb 	.word	0x509f79fb
 8009fd4:	3fd34413 	.word	0x3fd34413
 8009fd8:	0800d246 	.word	0x0800d246
 8009fdc:	0800d25d 	.word	0x0800d25d
 8009fe0:	7ff00000 	.word	0x7ff00000
 8009fe4:	0800d242 	.word	0x0800d242
 8009fe8:	0800d239 	.word	0x0800d239
 8009fec:	0800d4c2 	.word	0x0800d4c2
 8009ff0:	0800d3d8 	.word	0x0800d3d8
 8009ff4:	0800d2bc 	.word	0x0800d2bc
 8009ff8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8009ffa:	9900      	ldr	r1, [sp, #0]
 8009ffc:	6011      	str	r1, [r2, #0]
 8009ffe:	f1b9 0f0e 	cmp.w	r9, #14
 800a002:	d872      	bhi.n	800a0ea <_dtoa_r+0x3ea>
 800a004:	2c00      	cmp	r4, #0
 800a006:	d070      	beq.n	800a0ea <_dtoa_r+0x3ea>
 800a008:	f1bb 0f00 	cmp.w	fp, #0
 800a00c:	f340 80a6 	ble.w	800a15c <_dtoa_r+0x45c>
 800a010:	49ca      	ldr	r1, [pc, #808]	; (800a33c <_dtoa_r+0x63c>)
 800a012:	f00b 020f 	and.w	r2, fp, #15
 800a016:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a01a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a01e:	ed92 7b00 	vldr	d7, [r2]
 800a022:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a026:	f000 808d 	beq.w	800a144 <_dtoa_r+0x444>
 800a02a:	4ac5      	ldr	r2, [pc, #788]	; (800a340 <_dtoa_r+0x640>)
 800a02c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a030:	ed92 6b08 	vldr	d6, [r2, #32]
 800a034:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a038:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a03c:	f001 010f 	and.w	r1, r1, #15
 800a040:	2203      	movs	r2, #3
 800a042:	48bf      	ldr	r0, [pc, #764]	; (800a340 <_dtoa_r+0x640>)
 800a044:	2900      	cmp	r1, #0
 800a046:	d17f      	bne.n	800a148 <_dtoa_r+0x448>
 800a048:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a04c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a050:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a054:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a056:	2900      	cmp	r1, #0
 800a058:	f000 80b2 	beq.w	800a1c0 <_dtoa_r+0x4c0>
 800a05c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a060:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a064:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a06c:	f140 80a8 	bpl.w	800a1c0 <_dtoa_r+0x4c0>
 800a070:	f1b9 0f00 	cmp.w	r9, #0
 800a074:	f000 80a4 	beq.w	800a1c0 <_dtoa_r+0x4c0>
 800a078:	f1ba 0f00 	cmp.w	sl, #0
 800a07c:	dd31      	ble.n	800a0e2 <_dtoa_r+0x3e2>
 800a07e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a082:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a086:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a08a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a08e:	3201      	adds	r2, #1
 800a090:	4650      	mov	r0, sl
 800a092:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a096:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a09a:	ee07 2a90 	vmov	s15, r2
 800a09e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a0a2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a0a6:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a0aa:	9c03      	ldr	r4, [sp, #12]
 800a0ac:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a0b0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	f040 8086 	bne.w	800a1c6 <_dtoa_r+0x4c6>
 800a0ba:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a0be:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a0c2:	ec42 1b17 	vmov	d7, r1, r2
 800a0c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ce:	f300 8272 	bgt.w	800a5b6 <_dtoa_r+0x8b6>
 800a0d2:	eeb1 7b47 	vneg.f64	d7, d7
 800a0d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0de:	f100 8267 	bmi.w	800a5b0 <_dtoa_r+0x8b0>
 800a0e2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a0e6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a0ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a0ec:	2a00      	cmp	r2, #0
 800a0ee:	f2c0 8129 	blt.w	800a344 <_dtoa_r+0x644>
 800a0f2:	f1bb 0f0e 	cmp.w	fp, #14
 800a0f6:	f300 8125 	bgt.w	800a344 <_dtoa_r+0x644>
 800a0fa:	4b90      	ldr	r3, [pc, #576]	; (800a33c <_dtoa_r+0x63c>)
 800a0fc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a100:	ed93 6b00 	vldr	d6, [r3]
 800a104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a106:	2b00      	cmp	r3, #0
 800a108:	f280 80c3 	bge.w	800a292 <_dtoa_r+0x592>
 800a10c:	f1b9 0f00 	cmp.w	r9, #0
 800a110:	f300 80bf 	bgt.w	800a292 <_dtoa_r+0x592>
 800a114:	f040 824c 	bne.w	800a5b0 <_dtoa_r+0x8b0>
 800a118:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a11c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a120:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a124:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a12c:	464c      	mov	r4, r9
 800a12e:	464f      	mov	r7, r9
 800a130:	f280 8222 	bge.w	800a578 <_dtoa_r+0x878>
 800a134:	f8dd 8000 	ldr.w	r8, [sp]
 800a138:	2331      	movs	r3, #49	; 0x31
 800a13a:	f808 3b01 	strb.w	r3, [r8], #1
 800a13e:	f10b 0b01 	add.w	fp, fp, #1
 800a142:	e21e      	b.n	800a582 <_dtoa_r+0x882>
 800a144:	2202      	movs	r2, #2
 800a146:	e77c      	b.n	800a042 <_dtoa_r+0x342>
 800a148:	07cc      	lsls	r4, r1, #31
 800a14a:	d504      	bpl.n	800a156 <_dtoa_r+0x456>
 800a14c:	ed90 6b00 	vldr	d6, [r0]
 800a150:	3201      	adds	r2, #1
 800a152:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a156:	1049      	asrs	r1, r1, #1
 800a158:	3008      	adds	r0, #8
 800a15a:	e773      	b.n	800a044 <_dtoa_r+0x344>
 800a15c:	d02e      	beq.n	800a1bc <_dtoa_r+0x4bc>
 800a15e:	f1cb 0100 	rsb	r1, fp, #0
 800a162:	4a76      	ldr	r2, [pc, #472]	; (800a33c <_dtoa_r+0x63c>)
 800a164:	f001 000f 	and.w	r0, r1, #15
 800a168:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a16c:	ed92 7b00 	vldr	d7, [r2]
 800a170:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a174:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a178:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a17c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a180:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a184:	486e      	ldr	r0, [pc, #440]	; (800a340 <_dtoa_r+0x640>)
 800a186:	1109      	asrs	r1, r1, #4
 800a188:	2400      	movs	r4, #0
 800a18a:	2202      	movs	r2, #2
 800a18c:	b939      	cbnz	r1, 800a19e <_dtoa_r+0x49e>
 800a18e:	2c00      	cmp	r4, #0
 800a190:	f43f af60 	beq.w	800a054 <_dtoa_r+0x354>
 800a194:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a19c:	e75a      	b.n	800a054 <_dtoa_r+0x354>
 800a19e:	07cf      	lsls	r7, r1, #31
 800a1a0:	d509      	bpl.n	800a1b6 <_dtoa_r+0x4b6>
 800a1a2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800a1a6:	ed90 7b00 	vldr	d7, [r0]
 800a1aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a1ae:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a1b2:	3201      	adds	r2, #1
 800a1b4:	2401      	movs	r4, #1
 800a1b6:	1049      	asrs	r1, r1, #1
 800a1b8:	3008      	adds	r0, #8
 800a1ba:	e7e7      	b.n	800a18c <_dtoa_r+0x48c>
 800a1bc:	2202      	movs	r2, #2
 800a1be:	e749      	b.n	800a054 <_dtoa_r+0x354>
 800a1c0:	465f      	mov	r7, fp
 800a1c2:	4648      	mov	r0, r9
 800a1c4:	e765      	b.n	800a092 <_dtoa_r+0x392>
 800a1c6:	ec42 1b17 	vmov	d7, r1, r2
 800a1ca:	4a5c      	ldr	r2, [pc, #368]	; (800a33c <_dtoa_r+0x63c>)
 800a1cc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a1d0:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a1d4:	9a00      	ldr	r2, [sp, #0]
 800a1d6:	1814      	adds	r4, r2, r0
 800a1d8:	9a08      	ldr	r2, [sp, #32]
 800a1da:	b352      	cbz	r2, 800a232 <_dtoa_r+0x532>
 800a1dc:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a1e0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a1e4:	f8dd 8000 	ldr.w	r8, [sp]
 800a1e8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a1ec:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a1f0:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a1f4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a1f8:	ee14 2a90 	vmov	r2, s9
 800a1fc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a200:	3230      	adds	r2, #48	; 0x30
 800a202:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a206:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a20a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a20e:	f808 2b01 	strb.w	r2, [r8], #1
 800a212:	d439      	bmi.n	800a288 <_dtoa_r+0x588>
 800a214:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a218:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a21c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a220:	d472      	bmi.n	800a308 <_dtoa_r+0x608>
 800a222:	45a0      	cmp	r8, r4
 800a224:	f43f af5d 	beq.w	800a0e2 <_dtoa_r+0x3e2>
 800a228:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a22c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a230:	e7e0      	b.n	800a1f4 <_dtoa_r+0x4f4>
 800a232:	f8dd 8000 	ldr.w	r8, [sp]
 800a236:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a23a:	4621      	mov	r1, r4
 800a23c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a240:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a244:	ee14 2a90 	vmov	r2, s9
 800a248:	3230      	adds	r2, #48	; 0x30
 800a24a:	f808 2b01 	strb.w	r2, [r8], #1
 800a24e:	45a0      	cmp	r8, r4
 800a250:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a254:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a258:	d118      	bne.n	800a28c <_dtoa_r+0x58c>
 800a25a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a25e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a262:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a26a:	dc4d      	bgt.n	800a308 <_dtoa_r+0x608>
 800a26c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a270:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a278:	f57f af33 	bpl.w	800a0e2 <_dtoa_r+0x3e2>
 800a27c:	4688      	mov	r8, r1
 800a27e:	3901      	subs	r1, #1
 800a280:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a284:	2b30      	cmp	r3, #48	; 0x30
 800a286:	d0f9      	beq.n	800a27c <_dtoa_r+0x57c>
 800a288:	46bb      	mov	fp, r7
 800a28a:	e02a      	b.n	800a2e2 <_dtoa_r+0x5e2>
 800a28c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a290:	e7d6      	b.n	800a240 <_dtoa_r+0x540>
 800a292:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a296:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a29a:	f8dd 8000 	ldr.w	r8, [sp]
 800a29e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a2a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a2a6:	ee15 3a10 	vmov	r3, s10
 800a2aa:	3330      	adds	r3, #48	; 0x30
 800a2ac:	f808 3b01 	strb.w	r3, [r8], #1
 800a2b0:	9b00      	ldr	r3, [sp, #0]
 800a2b2:	eba8 0303 	sub.w	r3, r8, r3
 800a2b6:	4599      	cmp	r9, r3
 800a2b8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a2bc:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a2c0:	d133      	bne.n	800a32a <_dtoa_r+0x62a>
 800a2c2:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a2c6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ce:	dc1a      	bgt.n	800a306 <_dtoa_r+0x606>
 800a2d0:	eeb4 7b46 	vcmp.f64	d7, d6
 800a2d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2d8:	d103      	bne.n	800a2e2 <_dtoa_r+0x5e2>
 800a2da:	ee15 3a10 	vmov	r3, s10
 800a2de:	07d9      	lsls	r1, r3, #31
 800a2e0:	d411      	bmi.n	800a306 <_dtoa_r+0x606>
 800a2e2:	4629      	mov	r1, r5
 800a2e4:	4630      	mov	r0, r6
 800a2e6:	f000 fe6d 	bl	800afc4 <_Bfree>
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a2ee:	f888 3000 	strb.w	r3, [r8]
 800a2f2:	f10b 0301 	add.w	r3, fp, #1
 800a2f6:	6013      	str	r3, [r2, #0]
 800a2f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f43f ad4d 	beq.w	8009d9a <_dtoa_r+0x9a>
 800a300:	f8c3 8000 	str.w	r8, [r3]
 800a304:	e549      	b.n	8009d9a <_dtoa_r+0x9a>
 800a306:	465f      	mov	r7, fp
 800a308:	4643      	mov	r3, r8
 800a30a:	4698      	mov	r8, r3
 800a30c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a310:	2a39      	cmp	r2, #57	; 0x39
 800a312:	d106      	bne.n	800a322 <_dtoa_r+0x622>
 800a314:	9a00      	ldr	r2, [sp, #0]
 800a316:	429a      	cmp	r2, r3
 800a318:	d1f7      	bne.n	800a30a <_dtoa_r+0x60a>
 800a31a:	9900      	ldr	r1, [sp, #0]
 800a31c:	2230      	movs	r2, #48	; 0x30
 800a31e:	3701      	adds	r7, #1
 800a320:	700a      	strb	r2, [r1, #0]
 800a322:	781a      	ldrb	r2, [r3, #0]
 800a324:	3201      	adds	r2, #1
 800a326:	701a      	strb	r2, [r3, #0]
 800a328:	e7ae      	b.n	800a288 <_dtoa_r+0x588>
 800a32a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a32e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a336:	d1b2      	bne.n	800a29e <_dtoa_r+0x59e>
 800a338:	e7d3      	b.n	800a2e2 <_dtoa_r+0x5e2>
 800a33a:	bf00      	nop
 800a33c:	0800d3d8 	.word	0x0800d3d8
 800a340:	0800d3b0 	.word	0x0800d3b0
 800a344:	9908      	ldr	r1, [sp, #32]
 800a346:	2900      	cmp	r1, #0
 800a348:	f000 80d1 	beq.w	800a4ee <_dtoa_r+0x7ee>
 800a34c:	9907      	ldr	r1, [sp, #28]
 800a34e:	2901      	cmp	r1, #1
 800a350:	f300 80b4 	bgt.w	800a4bc <_dtoa_r+0x7bc>
 800a354:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a356:	2900      	cmp	r1, #0
 800a358:	f000 80ac 	beq.w	800a4b4 <_dtoa_r+0x7b4>
 800a35c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a360:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a364:	461c      	mov	r4, r3
 800a366:	930a      	str	r3, [sp, #40]	; 0x28
 800a368:	9b05      	ldr	r3, [sp, #20]
 800a36a:	4413      	add	r3, r2
 800a36c:	9305      	str	r3, [sp, #20]
 800a36e:	9b06      	ldr	r3, [sp, #24]
 800a370:	2101      	movs	r1, #1
 800a372:	4413      	add	r3, r2
 800a374:	4630      	mov	r0, r6
 800a376:	9306      	str	r3, [sp, #24]
 800a378:	f000 ff2a 	bl	800b1d0 <__i2b>
 800a37c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a37e:	4607      	mov	r7, r0
 800a380:	f1b8 0f00 	cmp.w	r8, #0
 800a384:	dd0d      	ble.n	800a3a2 <_dtoa_r+0x6a2>
 800a386:	9a06      	ldr	r2, [sp, #24]
 800a388:	2a00      	cmp	r2, #0
 800a38a:	dd0a      	ble.n	800a3a2 <_dtoa_r+0x6a2>
 800a38c:	4542      	cmp	r2, r8
 800a38e:	9905      	ldr	r1, [sp, #20]
 800a390:	bfa8      	it	ge
 800a392:	4642      	movge	r2, r8
 800a394:	1a89      	subs	r1, r1, r2
 800a396:	9105      	str	r1, [sp, #20]
 800a398:	9906      	ldr	r1, [sp, #24]
 800a39a:	eba8 0802 	sub.w	r8, r8, r2
 800a39e:	1a8a      	subs	r2, r1, r2
 800a3a0:	9206      	str	r2, [sp, #24]
 800a3a2:	b303      	cbz	r3, 800a3e6 <_dtoa_r+0x6e6>
 800a3a4:	9a08      	ldr	r2, [sp, #32]
 800a3a6:	2a00      	cmp	r2, #0
 800a3a8:	f000 80a6 	beq.w	800a4f8 <_dtoa_r+0x7f8>
 800a3ac:	2c00      	cmp	r4, #0
 800a3ae:	dd13      	ble.n	800a3d8 <_dtoa_r+0x6d8>
 800a3b0:	4639      	mov	r1, r7
 800a3b2:	4622      	mov	r2, r4
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	930c      	str	r3, [sp, #48]	; 0x30
 800a3b8:	f000 ffc6 	bl	800b348 <__pow5mult>
 800a3bc:	462a      	mov	r2, r5
 800a3be:	4601      	mov	r1, r0
 800a3c0:	4607      	mov	r7, r0
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f000 ff1a 	bl	800b1fc <__multiply>
 800a3c8:	4629      	mov	r1, r5
 800a3ca:	900a      	str	r0, [sp, #40]	; 0x28
 800a3cc:	4630      	mov	r0, r6
 800a3ce:	f000 fdf9 	bl	800afc4 <_Bfree>
 800a3d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3d6:	4615      	mov	r5, r2
 800a3d8:	1b1a      	subs	r2, r3, r4
 800a3da:	d004      	beq.n	800a3e6 <_dtoa_r+0x6e6>
 800a3dc:	4629      	mov	r1, r5
 800a3de:	4630      	mov	r0, r6
 800a3e0:	f000 ffb2 	bl	800b348 <__pow5mult>
 800a3e4:	4605      	mov	r5, r0
 800a3e6:	2101      	movs	r1, #1
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	f000 fef1 	bl	800b1d0 <__i2b>
 800a3ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	f340 8082 	ble.w	800a4fc <_dtoa_r+0x7fc>
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	4630      	mov	r0, r6
 800a3fe:	f000 ffa3 	bl	800b348 <__pow5mult>
 800a402:	9b07      	ldr	r3, [sp, #28]
 800a404:	2b01      	cmp	r3, #1
 800a406:	4604      	mov	r4, r0
 800a408:	dd7b      	ble.n	800a502 <_dtoa_r+0x802>
 800a40a:	2300      	movs	r3, #0
 800a40c:	930a      	str	r3, [sp, #40]	; 0x28
 800a40e:	6922      	ldr	r2, [r4, #16]
 800a410:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a414:	6910      	ldr	r0, [r2, #16]
 800a416:	f000 fe8b 	bl	800b130 <__hi0bits>
 800a41a:	f1c0 0020 	rsb	r0, r0, #32
 800a41e:	9b06      	ldr	r3, [sp, #24]
 800a420:	4418      	add	r0, r3
 800a422:	f010 001f 	ands.w	r0, r0, #31
 800a426:	f000 808d 	beq.w	800a544 <_dtoa_r+0x844>
 800a42a:	f1c0 0220 	rsb	r2, r0, #32
 800a42e:	2a04      	cmp	r2, #4
 800a430:	f340 8086 	ble.w	800a540 <_dtoa_r+0x840>
 800a434:	f1c0 001c 	rsb	r0, r0, #28
 800a438:	9b05      	ldr	r3, [sp, #20]
 800a43a:	4403      	add	r3, r0
 800a43c:	9305      	str	r3, [sp, #20]
 800a43e:	9b06      	ldr	r3, [sp, #24]
 800a440:	4403      	add	r3, r0
 800a442:	4480      	add	r8, r0
 800a444:	9306      	str	r3, [sp, #24]
 800a446:	9b05      	ldr	r3, [sp, #20]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	dd05      	ble.n	800a458 <_dtoa_r+0x758>
 800a44c:	4629      	mov	r1, r5
 800a44e:	461a      	mov	r2, r3
 800a450:	4630      	mov	r0, r6
 800a452:	f000 ffd3 	bl	800b3fc <__lshift>
 800a456:	4605      	mov	r5, r0
 800a458:	9b06      	ldr	r3, [sp, #24]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	dd05      	ble.n	800a46a <_dtoa_r+0x76a>
 800a45e:	4621      	mov	r1, r4
 800a460:	461a      	mov	r2, r3
 800a462:	4630      	mov	r0, r6
 800a464:	f000 ffca 	bl	800b3fc <__lshift>
 800a468:	4604      	mov	r4, r0
 800a46a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d06b      	beq.n	800a548 <_dtoa_r+0x848>
 800a470:	4621      	mov	r1, r4
 800a472:	4628      	mov	r0, r5
 800a474:	f001 f82e 	bl	800b4d4 <__mcmp>
 800a478:	2800      	cmp	r0, #0
 800a47a:	da65      	bge.n	800a548 <_dtoa_r+0x848>
 800a47c:	2300      	movs	r3, #0
 800a47e:	4629      	mov	r1, r5
 800a480:	220a      	movs	r2, #10
 800a482:	4630      	mov	r0, r6
 800a484:	f000 fdc0 	bl	800b008 <__multadd>
 800a488:	9b08      	ldr	r3, [sp, #32]
 800a48a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a48e:	4605      	mov	r5, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	f000 8192 	beq.w	800a7ba <_dtoa_r+0xaba>
 800a496:	4639      	mov	r1, r7
 800a498:	2300      	movs	r3, #0
 800a49a:	220a      	movs	r2, #10
 800a49c:	4630      	mov	r0, r6
 800a49e:	f000 fdb3 	bl	800b008 <__multadd>
 800a4a2:	f1ba 0f00 	cmp.w	sl, #0
 800a4a6:	4607      	mov	r7, r0
 800a4a8:	f300 808e 	bgt.w	800a5c8 <_dtoa_r+0x8c8>
 800a4ac:	9b07      	ldr	r3, [sp, #28]
 800a4ae:	2b02      	cmp	r3, #2
 800a4b0:	dc51      	bgt.n	800a556 <_dtoa_r+0x856>
 800a4b2:	e089      	b.n	800a5c8 <_dtoa_r+0x8c8>
 800a4b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a4b6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a4ba:	e751      	b.n	800a360 <_dtoa_r+0x660>
 800a4bc:	f109 34ff 	add.w	r4, r9, #4294967295
 800a4c0:	42a3      	cmp	r3, r4
 800a4c2:	bfbf      	itttt	lt
 800a4c4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a4c6:	1ae3      	sublt	r3, r4, r3
 800a4c8:	18d2      	addlt	r2, r2, r3
 800a4ca:	4613      	movlt	r3, r2
 800a4cc:	bfb7      	itett	lt
 800a4ce:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a4d0:	1b1c      	subge	r4, r3, r4
 800a4d2:	4623      	movlt	r3, r4
 800a4d4:	2400      	movlt	r4, #0
 800a4d6:	f1b9 0f00 	cmp.w	r9, #0
 800a4da:	bfb5      	itete	lt
 800a4dc:	9a05      	ldrlt	r2, [sp, #20]
 800a4de:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800a4e2:	eba2 0809 	sublt.w	r8, r2, r9
 800a4e6:	464a      	movge	r2, r9
 800a4e8:	bfb8      	it	lt
 800a4ea:	2200      	movlt	r2, #0
 800a4ec:	e73b      	b.n	800a366 <_dtoa_r+0x666>
 800a4ee:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a4f2:	9f08      	ldr	r7, [sp, #32]
 800a4f4:	461c      	mov	r4, r3
 800a4f6:	e743      	b.n	800a380 <_dtoa_r+0x680>
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	e76f      	b.n	800a3dc <_dtoa_r+0x6dc>
 800a4fc:	9b07      	ldr	r3, [sp, #28]
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	dc18      	bgt.n	800a534 <_dtoa_r+0x834>
 800a502:	9b02      	ldr	r3, [sp, #8]
 800a504:	b9b3      	cbnz	r3, 800a534 <_dtoa_r+0x834>
 800a506:	9b03      	ldr	r3, [sp, #12]
 800a508:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a50c:	b9a2      	cbnz	r2, 800a538 <_dtoa_r+0x838>
 800a50e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a512:	0d12      	lsrs	r2, r2, #20
 800a514:	0512      	lsls	r2, r2, #20
 800a516:	b18a      	cbz	r2, 800a53c <_dtoa_r+0x83c>
 800a518:	9b05      	ldr	r3, [sp, #20]
 800a51a:	3301      	adds	r3, #1
 800a51c:	9305      	str	r3, [sp, #20]
 800a51e:	9b06      	ldr	r3, [sp, #24]
 800a520:	3301      	adds	r3, #1
 800a522:	9306      	str	r3, [sp, #24]
 800a524:	2301      	movs	r3, #1
 800a526:	930a      	str	r3, [sp, #40]	; 0x28
 800a528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	f47f af6f 	bne.w	800a40e <_dtoa_r+0x70e>
 800a530:	2001      	movs	r0, #1
 800a532:	e774      	b.n	800a41e <_dtoa_r+0x71e>
 800a534:	2300      	movs	r3, #0
 800a536:	e7f6      	b.n	800a526 <_dtoa_r+0x826>
 800a538:	9b02      	ldr	r3, [sp, #8]
 800a53a:	e7f4      	b.n	800a526 <_dtoa_r+0x826>
 800a53c:	920a      	str	r2, [sp, #40]	; 0x28
 800a53e:	e7f3      	b.n	800a528 <_dtoa_r+0x828>
 800a540:	d081      	beq.n	800a446 <_dtoa_r+0x746>
 800a542:	4610      	mov	r0, r2
 800a544:	301c      	adds	r0, #28
 800a546:	e777      	b.n	800a438 <_dtoa_r+0x738>
 800a548:	f1b9 0f00 	cmp.w	r9, #0
 800a54c:	dc37      	bgt.n	800a5be <_dtoa_r+0x8be>
 800a54e:	9b07      	ldr	r3, [sp, #28]
 800a550:	2b02      	cmp	r3, #2
 800a552:	dd34      	ble.n	800a5be <_dtoa_r+0x8be>
 800a554:	46ca      	mov	sl, r9
 800a556:	f1ba 0f00 	cmp.w	sl, #0
 800a55a:	d10d      	bne.n	800a578 <_dtoa_r+0x878>
 800a55c:	4621      	mov	r1, r4
 800a55e:	4653      	mov	r3, sl
 800a560:	2205      	movs	r2, #5
 800a562:	4630      	mov	r0, r6
 800a564:	f000 fd50 	bl	800b008 <__multadd>
 800a568:	4601      	mov	r1, r0
 800a56a:	4604      	mov	r4, r0
 800a56c:	4628      	mov	r0, r5
 800a56e:	f000 ffb1 	bl	800b4d4 <__mcmp>
 800a572:	2800      	cmp	r0, #0
 800a574:	f73f adde 	bgt.w	800a134 <_dtoa_r+0x434>
 800a578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a57a:	f8dd 8000 	ldr.w	r8, [sp]
 800a57e:	ea6f 0b03 	mvn.w	fp, r3
 800a582:	f04f 0900 	mov.w	r9, #0
 800a586:	4621      	mov	r1, r4
 800a588:	4630      	mov	r0, r6
 800a58a:	f000 fd1b 	bl	800afc4 <_Bfree>
 800a58e:	2f00      	cmp	r7, #0
 800a590:	f43f aea7 	beq.w	800a2e2 <_dtoa_r+0x5e2>
 800a594:	f1b9 0f00 	cmp.w	r9, #0
 800a598:	d005      	beq.n	800a5a6 <_dtoa_r+0x8a6>
 800a59a:	45b9      	cmp	r9, r7
 800a59c:	d003      	beq.n	800a5a6 <_dtoa_r+0x8a6>
 800a59e:	4649      	mov	r1, r9
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	f000 fd0f 	bl	800afc4 <_Bfree>
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f000 fd0b 	bl	800afc4 <_Bfree>
 800a5ae:	e698      	b.n	800a2e2 <_dtoa_r+0x5e2>
 800a5b0:	2400      	movs	r4, #0
 800a5b2:	4627      	mov	r7, r4
 800a5b4:	e7e0      	b.n	800a578 <_dtoa_r+0x878>
 800a5b6:	46bb      	mov	fp, r7
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	4607      	mov	r7, r0
 800a5bc:	e5ba      	b.n	800a134 <_dtoa_r+0x434>
 800a5be:	9b08      	ldr	r3, [sp, #32]
 800a5c0:	46ca      	mov	sl, r9
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	f000 8100 	beq.w	800a7c8 <_dtoa_r+0xac8>
 800a5c8:	f1b8 0f00 	cmp.w	r8, #0
 800a5cc:	dd05      	ble.n	800a5da <_dtoa_r+0x8da>
 800a5ce:	4639      	mov	r1, r7
 800a5d0:	4642      	mov	r2, r8
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f000 ff12 	bl	800b3fc <__lshift>
 800a5d8:	4607      	mov	r7, r0
 800a5da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d05d      	beq.n	800a69c <_dtoa_r+0x99c>
 800a5e0:	6879      	ldr	r1, [r7, #4]
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	f000 fcae 	bl	800af44 <_Balloc>
 800a5e8:	4680      	mov	r8, r0
 800a5ea:	b928      	cbnz	r0, 800a5f8 <_dtoa_r+0x8f8>
 800a5ec:	4b82      	ldr	r3, [pc, #520]	; (800a7f8 <_dtoa_r+0xaf8>)
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a5f4:	f7ff bb9a 	b.w	8009d2c <_dtoa_r+0x2c>
 800a5f8:	693a      	ldr	r2, [r7, #16]
 800a5fa:	3202      	adds	r2, #2
 800a5fc:	0092      	lsls	r2, r2, #2
 800a5fe:	f107 010c 	add.w	r1, r7, #12
 800a602:	300c      	adds	r0, #12
 800a604:	f7fd fd5e 	bl	80080c4 <memcpy>
 800a608:	2201      	movs	r2, #1
 800a60a:	4641      	mov	r1, r8
 800a60c:	4630      	mov	r0, r6
 800a60e:	f000 fef5 	bl	800b3fc <__lshift>
 800a612:	9b00      	ldr	r3, [sp, #0]
 800a614:	3301      	adds	r3, #1
 800a616:	9305      	str	r3, [sp, #20]
 800a618:	9b00      	ldr	r3, [sp, #0]
 800a61a:	4453      	add	r3, sl
 800a61c:	9309      	str	r3, [sp, #36]	; 0x24
 800a61e:	9b02      	ldr	r3, [sp, #8]
 800a620:	f003 0301 	and.w	r3, r3, #1
 800a624:	46b9      	mov	r9, r7
 800a626:	9308      	str	r3, [sp, #32]
 800a628:	4607      	mov	r7, r0
 800a62a:	9b05      	ldr	r3, [sp, #20]
 800a62c:	4621      	mov	r1, r4
 800a62e:	3b01      	subs	r3, #1
 800a630:	4628      	mov	r0, r5
 800a632:	9302      	str	r3, [sp, #8]
 800a634:	f7ff fad8 	bl	8009be8 <quorem>
 800a638:	4603      	mov	r3, r0
 800a63a:	3330      	adds	r3, #48	; 0x30
 800a63c:	9006      	str	r0, [sp, #24]
 800a63e:	4649      	mov	r1, r9
 800a640:	4628      	mov	r0, r5
 800a642:	930a      	str	r3, [sp, #40]	; 0x28
 800a644:	f000 ff46 	bl	800b4d4 <__mcmp>
 800a648:	463a      	mov	r2, r7
 800a64a:	4682      	mov	sl, r0
 800a64c:	4621      	mov	r1, r4
 800a64e:	4630      	mov	r0, r6
 800a650:	f000 ff5c 	bl	800b50c <__mdiff>
 800a654:	68c2      	ldr	r2, [r0, #12]
 800a656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a658:	4680      	mov	r8, r0
 800a65a:	bb0a      	cbnz	r2, 800a6a0 <_dtoa_r+0x9a0>
 800a65c:	4601      	mov	r1, r0
 800a65e:	4628      	mov	r0, r5
 800a660:	f000 ff38 	bl	800b4d4 <__mcmp>
 800a664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a666:	4602      	mov	r2, r0
 800a668:	4641      	mov	r1, r8
 800a66a:	4630      	mov	r0, r6
 800a66c:	920e      	str	r2, [sp, #56]	; 0x38
 800a66e:	930a      	str	r3, [sp, #40]	; 0x28
 800a670:	f000 fca8 	bl	800afc4 <_Bfree>
 800a674:	9b07      	ldr	r3, [sp, #28]
 800a676:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a678:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a67c:	ea43 0102 	orr.w	r1, r3, r2
 800a680:	9b08      	ldr	r3, [sp, #32]
 800a682:	430b      	orrs	r3, r1
 800a684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a686:	d10d      	bne.n	800a6a4 <_dtoa_r+0x9a4>
 800a688:	2b39      	cmp	r3, #57	; 0x39
 800a68a:	d029      	beq.n	800a6e0 <_dtoa_r+0x9e0>
 800a68c:	f1ba 0f00 	cmp.w	sl, #0
 800a690:	dd01      	ble.n	800a696 <_dtoa_r+0x996>
 800a692:	9b06      	ldr	r3, [sp, #24]
 800a694:	3331      	adds	r3, #49	; 0x31
 800a696:	9a02      	ldr	r2, [sp, #8]
 800a698:	7013      	strb	r3, [r2, #0]
 800a69a:	e774      	b.n	800a586 <_dtoa_r+0x886>
 800a69c:	4638      	mov	r0, r7
 800a69e:	e7b8      	b.n	800a612 <_dtoa_r+0x912>
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	e7e1      	b.n	800a668 <_dtoa_r+0x968>
 800a6a4:	f1ba 0f00 	cmp.w	sl, #0
 800a6a8:	db06      	blt.n	800a6b8 <_dtoa_r+0x9b8>
 800a6aa:	9907      	ldr	r1, [sp, #28]
 800a6ac:	ea41 0a0a 	orr.w	sl, r1, sl
 800a6b0:	9908      	ldr	r1, [sp, #32]
 800a6b2:	ea5a 0101 	orrs.w	r1, sl, r1
 800a6b6:	d120      	bne.n	800a6fa <_dtoa_r+0x9fa>
 800a6b8:	2a00      	cmp	r2, #0
 800a6ba:	ddec      	ble.n	800a696 <_dtoa_r+0x996>
 800a6bc:	4629      	mov	r1, r5
 800a6be:	2201      	movs	r2, #1
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	9305      	str	r3, [sp, #20]
 800a6c4:	f000 fe9a 	bl	800b3fc <__lshift>
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	4605      	mov	r5, r0
 800a6cc:	f000 ff02 	bl	800b4d4 <__mcmp>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	9b05      	ldr	r3, [sp, #20]
 800a6d4:	dc02      	bgt.n	800a6dc <_dtoa_r+0x9dc>
 800a6d6:	d1de      	bne.n	800a696 <_dtoa_r+0x996>
 800a6d8:	07da      	lsls	r2, r3, #31
 800a6da:	d5dc      	bpl.n	800a696 <_dtoa_r+0x996>
 800a6dc:	2b39      	cmp	r3, #57	; 0x39
 800a6de:	d1d8      	bne.n	800a692 <_dtoa_r+0x992>
 800a6e0:	9a02      	ldr	r2, [sp, #8]
 800a6e2:	2339      	movs	r3, #57	; 0x39
 800a6e4:	7013      	strb	r3, [r2, #0]
 800a6e6:	4643      	mov	r3, r8
 800a6e8:	4698      	mov	r8, r3
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a6f0:	2a39      	cmp	r2, #57	; 0x39
 800a6f2:	d051      	beq.n	800a798 <_dtoa_r+0xa98>
 800a6f4:	3201      	adds	r2, #1
 800a6f6:	701a      	strb	r2, [r3, #0]
 800a6f8:	e745      	b.n	800a586 <_dtoa_r+0x886>
 800a6fa:	2a00      	cmp	r2, #0
 800a6fc:	dd03      	ble.n	800a706 <_dtoa_r+0xa06>
 800a6fe:	2b39      	cmp	r3, #57	; 0x39
 800a700:	d0ee      	beq.n	800a6e0 <_dtoa_r+0x9e0>
 800a702:	3301      	adds	r3, #1
 800a704:	e7c7      	b.n	800a696 <_dtoa_r+0x996>
 800a706:	9a05      	ldr	r2, [sp, #20]
 800a708:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a70a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a70e:	428a      	cmp	r2, r1
 800a710:	d02b      	beq.n	800a76a <_dtoa_r+0xa6a>
 800a712:	4629      	mov	r1, r5
 800a714:	2300      	movs	r3, #0
 800a716:	220a      	movs	r2, #10
 800a718:	4630      	mov	r0, r6
 800a71a:	f000 fc75 	bl	800b008 <__multadd>
 800a71e:	45b9      	cmp	r9, r7
 800a720:	4605      	mov	r5, r0
 800a722:	f04f 0300 	mov.w	r3, #0
 800a726:	f04f 020a 	mov.w	r2, #10
 800a72a:	4649      	mov	r1, r9
 800a72c:	4630      	mov	r0, r6
 800a72e:	d107      	bne.n	800a740 <_dtoa_r+0xa40>
 800a730:	f000 fc6a 	bl	800b008 <__multadd>
 800a734:	4681      	mov	r9, r0
 800a736:	4607      	mov	r7, r0
 800a738:	9b05      	ldr	r3, [sp, #20]
 800a73a:	3301      	adds	r3, #1
 800a73c:	9305      	str	r3, [sp, #20]
 800a73e:	e774      	b.n	800a62a <_dtoa_r+0x92a>
 800a740:	f000 fc62 	bl	800b008 <__multadd>
 800a744:	4639      	mov	r1, r7
 800a746:	4681      	mov	r9, r0
 800a748:	2300      	movs	r3, #0
 800a74a:	220a      	movs	r2, #10
 800a74c:	4630      	mov	r0, r6
 800a74e:	f000 fc5b 	bl	800b008 <__multadd>
 800a752:	4607      	mov	r7, r0
 800a754:	e7f0      	b.n	800a738 <_dtoa_r+0xa38>
 800a756:	f1ba 0f00 	cmp.w	sl, #0
 800a75a:	9a00      	ldr	r2, [sp, #0]
 800a75c:	bfcc      	ite	gt
 800a75e:	46d0      	movgt	r8, sl
 800a760:	f04f 0801 	movle.w	r8, #1
 800a764:	4490      	add	r8, r2
 800a766:	f04f 0900 	mov.w	r9, #0
 800a76a:	4629      	mov	r1, r5
 800a76c:	2201      	movs	r2, #1
 800a76e:	4630      	mov	r0, r6
 800a770:	9302      	str	r3, [sp, #8]
 800a772:	f000 fe43 	bl	800b3fc <__lshift>
 800a776:	4621      	mov	r1, r4
 800a778:	4605      	mov	r5, r0
 800a77a:	f000 feab 	bl	800b4d4 <__mcmp>
 800a77e:	2800      	cmp	r0, #0
 800a780:	dcb1      	bgt.n	800a6e6 <_dtoa_r+0x9e6>
 800a782:	d102      	bne.n	800a78a <_dtoa_r+0xa8a>
 800a784:	9b02      	ldr	r3, [sp, #8]
 800a786:	07db      	lsls	r3, r3, #31
 800a788:	d4ad      	bmi.n	800a6e6 <_dtoa_r+0x9e6>
 800a78a:	4643      	mov	r3, r8
 800a78c:	4698      	mov	r8, r3
 800a78e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a792:	2a30      	cmp	r2, #48	; 0x30
 800a794:	d0fa      	beq.n	800a78c <_dtoa_r+0xa8c>
 800a796:	e6f6      	b.n	800a586 <_dtoa_r+0x886>
 800a798:	9a00      	ldr	r2, [sp, #0]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d1a4      	bne.n	800a6e8 <_dtoa_r+0x9e8>
 800a79e:	f10b 0b01 	add.w	fp, fp, #1
 800a7a2:	2331      	movs	r3, #49	; 0x31
 800a7a4:	e778      	b.n	800a698 <_dtoa_r+0x998>
 800a7a6:	4b15      	ldr	r3, [pc, #84]	; (800a7fc <_dtoa_r+0xafc>)
 800a7a8:	f7ff bb12 	b.w	8009dd0 <_dtoa_r+0xd0>
 800a7ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	f47f aaee 	bne.w	8009d90 <_dtoa_r+0x90>
 800a7b4:	4b12      	ldr	r3, [pc, #72]	; (800a800 <_dtoa_r+0xb00>)
 800a7b6:	f7ff bb0b 	b.w	8009dd0 <_dtoa_r+0xd0>
 800a7ba:	f1ba 0f00 	cmp.w	sl, #0
 800a7be:	dc03      	bgt.n	800a7c8 <_dtoa_r+0xac8>
 800a7c0:	9b07      	ldr	r3, [sp, #28]
 800a7c2:	2b02      	cmp	r3, #2
 800a7c4:	f73f aec7 	bgt.w	800a556 <_dtoa_r+0x856>
 800a7c8:	f8dd 8000 	ldr.w	r8, [sp]
 800a7cc:	4621      	mov	r1, r4
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	f7ff fa0a 	bl	8009be8 <quorem>
 800a7d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a7d8:	f808 3b01 	strb.w	r3, [r8], #1
 800a7dc:	9a00      	ldr	r2, [sp, #0]
 800a7de:	eba8 0202 	sub.w	r2, r8, r2
 800a7e2:	4592      	cmp	sl, r2
 800a7e4:	ddb7      	ble.n	800a756 <_dtoa_r+0xa56>
 800a7e6:	4629      	mov	r1, r5
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	220a      	movs	r2, #10
 800a7ec:	4630      	mov	r0, r6
 800a7ee:	f000 fc0b 	bl	800b008 <__multadd>
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	e7ea      	b.n	800a7cc <_dtoa_r+0xacc>
 800a7f6:	bf00      	nop
 800a7f8:	0800d2bc 	.word	0x0800d2bc
 800a7fc:	0800d4c1 	.word	0x0800d4c1
 800a800:	0800d239 	.word	0x0800d239

0800a804 <rshift>:
 800a804:	6903      	ldr	r3, [r0, #16]
 800a806:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a80a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a80e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a812:	f100 0414 	add.w	r4, r0, #20
 800a816:	dd45      	ble.n	800a8a4 <rshift+0xa0>
 800a818:	f011 011f 	ands.w	r1, r1, #31
 800a81c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a820:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a824:	d10c      	bne.n	800a840 <rshift+0x3c>
 800a826:	f100 0710 	add.w	r7, r0, #16
 800a82a:	4629      	mov	r1, r5
 800a82c:	42b1      	cmp	r1, r6
 800a82e:	d334      	bcc.n	800a89a <rshift+0x96>
 800a830:	1a9b      	subs	r3, r3, r2
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	1eea      	subs	r2, r5, #3
 800a836:	4296      	cmp	r6, r2
 800a838:	bf38      	it	cc
 800a83a:	2300      	movcc	r3, #0
 800a83c:	4423      	add	r3, r4
 800a83e:	e015      	b.n	800a86c <rshift+0x68>
 800a840:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a844:	f1c1 0820 	rsb	r8, r1, #32
 800a848:	40cf      	lsrs	r7, r1
 800a84a:	f105 0e04 	add.w	lr, r5, #4
 800a84e:	46a1      	mov	r9, r4
 800a850:	4576      	cmp	r6, lr
 800a852:	46f4      	mov	ip, lr
 800a854:	d815      	bhi.n	800a882 <rshift+0x7e>
 800a856:	1a9b      	subs	r3, r3, r2
 800a858:	009a      	lsls	r2, r3, #2
 800a85a:	3a04      	subs	r2, #4
 800a85c:	3501      	adds	r5, #1
 800a85e:	42ae      	cmp	r6, r5
 800a860:	bf38      	it	cc
 800a862:	2200      	movcc	r2, #0
 800a864:	18a3      	adds	r3, r4, r2
 800a866:	50a7      	str	r7, [r4, r2]
 800a868:	b107      	cbz	r7, 800a86c <rshift+0x68>
 800a86a:	3304      	adds	r3, #4
 800a86c:	1b1a      	subs	r2, r3, r4
 800a86e:	42a3      	cmp	r3, r4
 800a870:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a874:	bf08      	it	eq
 800a876:	2300      	moveq	r3, #0
 800a878:	6102      	str	r2, [r0, #16]
 800a87a:	bf08      	it	eq
 800a87c:	6143      	streq	r3, [r0, #20]
 800a87e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a882:	f8dc c000 	ldr.w	ip, [ip]
 800a886:	fa0c fc08 	lsl.w	ip, ip, r8
 800a88a:	ea4c 0707 	orr.w	r7, ip, r7
 800a88e:	f849 7b04 	str.w	r7, [r9], #4
 800a892:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a896:	40cf      	lsrs	r7, r1
 800a898:	e7da      	b.n	800a850 <rshift+0x4c>
 800a89a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a89e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a8a2:	e7c3      	b.n	800a82c <rshift+0x28>
 800a8a4:	4623      	mov	r3, r4
 800a8a6:	e7e1      	b.n	800a86c <rshift+0x68>

0800a8a8 <__hexdig_fun>:
 800a8a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a8ac:	2b09      	cmp	r3, #9
 800a8ae:	d802      	bhi.n	800a8b6 <__hexdig_fun+0xe>
 800a8b0:	3820      	subs	r0, #32
 800a8b2:	b2c0      	uxtb	r0, r0
 800a8b4:	4770      	bx	lr
 800a8b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a8ba:	2b05      	cmp	r3, #5
 800a8bc:	d801      	bhi.n	800a8c2 <__hexdig_fun+0x1a>
 800a8be:	3847      	subs	r0, #71	; 0x47
 800a8c0:	e7f7      	b.n	800a8b2 <__hexdig_fun+0xa>
 800a8c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a8c6:	2b05      	cmp	r3, #5
 800a8c8:	d801      	bhi.n	800a8ce <__hexdig_fun+0x26>
 800a8ca:	3827      	subs	r0, #39	; 0x27
 800a8cc:	e7f1      	b.n	800a8b2 <__hexdig_fun+0xa>
 800a8ce:	2000      	movs	r0, #0
 800a8d0:	4770      	bx	lr
	...

0800a8d4 <__gethex>:
 800a8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d8:	ed2d 8b02 	vpush	{d8}
 800a8dc:	b089      	sub	sp, #36	; 0x24
 800a8de:	ee08 0a10 	vmov	s16, r0
 800a8e2:	9304      	str	r3, [sp, #16]
 800a8e4:	4bbc      	ldr	r3, [pc, #752]	; (800abd8 <__gethex+0x304>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	9301      	str	r3, [sp, #4]
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	468b      	mov	fp, r1
 800a8ee:	4690      	mov	r8, r2
 800a8f0:	f7f5 fca6 	bl	8000240 <strlen>
 800a8f4:	9b01      	ldr	r3, [sp, #4]
 800a8f6:	f8db 2000 	ldr.w	r2, [fp]
 800a8fa:	4403      	add	r3, r0
 800a8fc:	4682      	mov	sl, r0
 800a8fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a902:	9305      	str	r3, [sp, #20]
 800a904:	1c93      	adds	r3, r2, #2
 800a906:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a90a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a90e:	32fe      	adds	r2, #254	; 0xfe
 800a910:	18d1      	adds	r1, r2, r3
 800a912:	461f      	mov	r7, r3
 800a914:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a918:	9100      	str	r1, [sp, #0]
 800a91a:	2830      	cmp	r0, #48	; 0x30
 800a91c:	d0f8      	beq.n	800a910 <__gethex+0x3c>
 800a91e:	f7ff ffc3 	bl	800a8a8 <__hexdig_fun>
 800a922:	4604      	mov	r4, r0
 800a924:	2800      	cmp	r0, #0
 800a926:	d13a      	bne.n	800a99e <__gethex+0xca>
 800a928:	9901      	ldr	r1, [sp, #4]
 800a92a:	4652      	mov	r2, sl
 800a92c:	4638      	mov	r0, r7
 800a92e:	f001 fd5d 	bl	800c3ec <strncmp>
 800a932:	4605      	mov	r5, r0
 800a934:	2800      	cmp	r0, #0
 800a936:	d168      	bne.n	800aa0a <__gethex+0x136>
 800a938:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a93c:	eb07 060a 	add.w	r6, r7, sl
 800a940:	f7ff ffb2 	bl	800a8a8 <__hexdig_fun>
 800a944:	2800      	cmp	r0, #0
 800a946:	d062      	beq.n	800aa0e <__gethex+0x13a>
 800a948:	4633      	mov	r3, r6
 800a94a:	7818      	ldrb	r0, [r3, #0]
 800a94c:	2830      	cmp	r0, #48	; 0x30
 800a94e:	461f      	mov	r7, r3
 800a950:	f103 0301 	add.w	r3, r3, #1
 800a954:	d0f9      	beq.n	800a94a <__gethex+0x76>
 800a956:	f7ff ffa7 	bl	800a8a8 <__hexdig_fun>
 800a95a:	2301      	movs	r3, #1
 800a95c:	fab0 f480 	clz	r4, r0
 800a960:	0964      	lsrs	r4, r4, #5
 800a962:	4635      	mov	r5, r6
 800a964:	9300      	str	r3, [sp, #0]
 800a966:	463a      	mov	r2, r7
 800a968:	4616      	mov	r6, r2
 800a96a:	3201      	adds	r2, #1
 800a96c:	7830      	ldrb	r0, [r6, #0]
 800a96e:	f7ff ff9b 	bl	800a8a8 <__hexdig_fun>
 800a972:	2800      	cmp	r0, #0
 800a974:	d1f8      	bne.n	800a968 <__gethex+0x94>
 800a976:	9901      	ldr	r1, [sp, #4]
 800a978:	4652      	mov	r2, sl
 800a97a:	4630      	mov	r0, r6
 800a97c:	f001 fd36 	bl	800c3ec <strncmp>
 800a980:	b980      	cbnz	r0, 800a9a4 <__gethex+0xd0>
 800a982:	b94d      	cbnz	r5, 800a998 <__gethex+0xc4>
 800a984:	eb06 050a 	add.w	r5, r6, sl
 800a988:	462a      	mov	r2, r5
 800a98a:	4616      	mov	r6, r2
 800a98c:	3201      	adds	r2, #1
 800a98e:	7830      	ldrb	r0, [r6, #0]
 800a990:	f7ff ff8a 	bl	800a8a8 <__hexdig_fun>
 800a994:	2800      	cmp	r0, #0
 800a996:	d1f8      	bne.n	800a98a <__gethex+0xb6>
 800a998:	1bad      	subs	r5, r5, r6
 800a99a:	00ad      	lsls	r5, r5, #2
 800a99c:	e004      	b.n	800a9a8 <__gethex+0xd4>
 800a99e:	2400      	movs	r4, #0
 800a9a0:	4625      	mov	r5, r4
 800a9a2:	e7e0      	b.n	800a966 <__gethex+0x92>
 800a9a4:	2d00      	cmp	r5, #0
 800a9a6:	d1f7      	bne.n	800a998 <__gethex+0xc4>
 800a9a8:	7833      	ldrb	r3, [r6, #0]
 800a9aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a9ae:	2b50      	cmp	r3, #80	; 0x50
 800a9b0:	d13b      	bne.n	800aa2a <__gethex+0x156>
 800a9b2:	7873      	ldrb	r3, [r6, #1]
 800a9b4:	2b2b      	cmp	r3, #43	; 0x2b
 800a9b6:	d02c      	beq.n	800aa12 <__gethex+0x13e>
 800a9b8:	2b2d      	cmp	r3, #45	; 0x2d
 800a9ba:	d02e      	beq.n	800aa1a <__gethex+0x146>
 800a9bc:	1c71      	adds	r1, r6, #1
 800a9be:	f04f 0900 	mov.w	r9, #0
 800a9c2:	7808      	ldrb	r0, [r1, #0]
 800a9c4:	f7ff ff70 	bl	800a8a8 <__hexdig_fun>
 800a9c8:	1e43      	subs	r3, r0, #1
 800a9ca:	b2db      	uxtb	r3, r3
 800a9cc:	2b18      	cmp	r3, #24
 800a9ce:	d82c      	bhi.n	800aa2a <__gethex+0x156>
 800a9d0:	f1a0 0210 	sub.w	r2, r0, #16
 800a9d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a9d8:	f7ff ff66 	bl	800a8a8 <__hexdig_fun>
 800a9dc:	1e43      	subs	r3, r0, #1
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	2b18      	cmp	r3, #24
 800a9e2:	d91d      	bls.n	800aa20 <__gethex+0x14c>
 800a9e4:	f1b9 0f00 	cmp.w	r9, #0
 800a9e8:	d000      	beq.n	800a9ec <__gethex+0x118>
 800a9ea:	4252      	negs	r2, r2
 800a9ec:	4415      	add	r5, r2
 800a9ee:	f8cb 1000 	str.w	r1, [fp]
 800a9f2:	b1e4      	cbz	r4, 800aa2e <__gethex+0x15a>
 800a9f4:	9b00      	ldr	r3, [sp, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	bf14      	ite	ne
 800a9fa:	2700      	movne	r7, #0
 800a9fc:	2706      	moveq	r7, #6
 800a9fe:	4638      	mov	r0, r7
 800aa00:	b009      	add	sp, #36	; 0x24
 800aa02:	ecbd 8b02 	vpop	{d8}
 800aa06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa0a:	463e      	mov	r6, r7
 800aa0c:	4625      	mov	r5, r4
 800aa0e:	2401      	movs	r4, #1
 800aa10:	e7ca      	b.n	800a9a8 <__gethex+0xd4>
 800aa12:	f04f 0900 	mov.w	r9, #0
 800aa16:	1cb1      	adds	r1, r6, #2
 800aa18:	e7d3      	b.n	800a9c2 <__gethex+0xee>
 800aa1a:	f04f 0901 	mov.w	r9, #1
 800aa1e:	e7fa      	b.n	800aa16 <__gethex+0x142>
 800aa20:	230a      	movs	r3, #10
 800aa22:	fb03 0202 	mla	r2, r3, r2, r0
 800aa26:	3a10      	subs	r2, #16
 800aa28:	e7d4      	b.n	800a9d4 <__gethex+0x100>
 800aa2a:	4631      	mov	r1, r6
 800aa2c:	e7df      	b.n	800a9ee <__gethex+0x11a>
 800aa2e:	1bf3      	subs	r3, r6, r7
 800aa30:	3b01      	subs	r3, #1
 800aa32:	4621      	mov	r1, r4
 800aa34:	2b07      	cmp	r3, #7
 800aa36:	dc0b      	bgt.n	800aa50 <__gethex+0x17c>
 800aa38:	ee18 0a10 	vmov	r0, s16
 800aa3c:	f000 fa82 	bl	800af44 <_Balloc>
 800aa40:	4604      	mov	r4, r0
 800aa42:	b940      	cbnz	r0, 800aa56 <__gethex+0x182>
 800aa44:	4b65      	ldr	r3, [pc, #404]	; (800abdc <__gethex+0x308>)
 800aa46:	4602      	mov	r2, r0
 800aa48:	21de      	movs	r1, #222	; 0xde
 800aa4a:	4865      	ldr	r0, [pc, #404]	; (800abe0 <__gethex+0x30c>)
 800aa4c:	f001 fda6 	bl	800c59c <__assert_func>
 800aa50:	3101      	adds	r1, #1
 800aa52:	105b      	asrs	r3, r3, #1
 800aa54:	e7ee      	b.n	800aa34 <__gethex+0x160>
 800aa56:	f100 0914 	add.w	r9, r0, #20
 800aa5a:	f04f 0b00 	mov.w	fp, #0
 800aa5e:	f1ca 0301 	rsb	r3, sl, #1
 800aa62:	f8cd 9008 	str.w	r9, [sp, #8]
 800aa66:	f8cd b000 	str.w	fp, [sp]
 800aa6a:	9306      	str	r3, [sp, #24]
 800aa6c:	42b7      	cmp	r7, r6
 800aa6e:	d340      	bcc.n	800aaf2 <__gethex+0x21e>
 800aa70:	9802      	ldr	r0, [sp, #8]
 800aa72:	9b00      	ldr	r3, [sp, #0]
 800aa74:	f840 3b04 	str.w	r3, [r0], #4
 800aa78:	eba0 0009 	sub.w	r0, r0, r9
 800aa7c:	1080      	asrs	r0, r0, #2
 800aa7e:	0146      	lsls	r6, r0, #5
 800aa80:	6120      	str	r0, [r4, #16]
 800aa82:	4618      	mov	r0, r3
 800aa84:	f000 fb54 	bl	800b130 <__hi0bits>
 800aa88:	1a30      	subs	r0, r6, r0
 800aa8a:	f8d8 6000 	ldr.w	r6, [r8]
 800aa8e:	42b0      	cmp	r0, r6
 800aa90:	dd63      	ble.n	800ab5a <__gethex+0x286>
 800aa92:	1b87      	subs	r7, r0, r6
 800aa94:	4639      	mov	r1, r7
 800aa96:	4620      	mov	r0, r4
 800aa98:	f000 feef 	bl	800b87a <__any_on>
 800aa9c:	4682      	mov	sl, r0
 800aa9e:	b1a8      	cbz	r0, 800aacc <__gethex+0x1f8>
 800aaa0:	1e7b      	subs	r3, r7, #1
 800aaa2:	1159      	asrs	r1, r3, #5
 800aaa4:	f003 021f 	and.w	r2, r3, #31
 800aaa8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800aaac:	f04f 0a01 	mov.w	sl, #1
 800aab0:	fa0a f202 	lsl.w	r2, sl, r2
 800aab4:	420a      	tst	r2, r1
 800aab6:	d009      	beq.n	800aacc <__gethex+0x1f8>
 800aab8:	4553      	cmp	r3, sl
 800aaba:	dd05      	ble.n	800aac8 <__gethex+0x1f4>
 800aabc:	1eb9      	subs	r1, r7, #2
 800aabe:	4620      	mov	r0, r4
 800aac0:	f000 fedb 	bl	800b87a <__any_on>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	d145      	bne.n	800ab54 <__gethex+0x280>
 800aac8:	f04f 0a02 	mov.w	sl, #2
 800aacc:	4639      	mov	r1, r7
 800aace:	4620      	mov	r0, r4
 800aad0:	f7ff fe98 	bl	800a804 <rshift>
 800aad4:	443d      	add	r5, r7
 800aad6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aada:	42ab      	cmp	r3, r5
 800aadc:	da4c      	bge.n	800ab78 <__gethex+0x2a4>
 800aade:	ee18 0a10 	vmov	r0, s16
 800aae2:	4621      	mov	r1, r4
 800aae4:	f000 fa6e 	bl	800afc4 <_Bfree>
 800aae8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aaea:	2300      	movs	r3, #0
 800aaec:	6013      	str	r3, [r2, #0]
 800aaee:	27a3      	movs	r7, #163	; 0xa3
 800aaf0:	e785      	b.n	800a9fe <__gethex+0x12a>
 800aaf2:	1e73      	subs	r3, r6, #1
 800aaf4:	9a05      	ldr	r2, [sp, #20]
 800aaf6:	9303      	str	r3, [sp, #12]
 800aaf8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d019      	beq.n	800ab34 <__gethex+0x260>
 800ab00:	f1bb 0f20 	cmp.w	fp, #32
 800ab04:	d107      	bne.n	800ab16 <__gethex+0x242>
 800ab06:	9b02      	ldr	r3, [sp, #8]
 800ab08:	9a00      	ldr	r2, [sp, #0]
 800ab0a:	f843 2b04 	str.w	r2, [r3], #4
 800ab0e:	9302      	str	r3, [sp, #8]
 800ab10:	2300      	movs	r3, #0
 800ab12:	9300      	str	r3, [sp, #0]
 800ab14:	469b      	mov	fp, r3
 800ab16:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ab1a:	f7ff fec5 	bl	800a8a8 <__hexdig_fun>
 800ab1e:	9b00      	ldr	r3, [sp, #0]
 800ab20:	f000 000f 	and.w	r0, r0, #15
 800ab24:	fa00 f00b 	lsl.w	r0, r0, fp
 800ab28:	4303      	orrs	r3, r0
 800ab2a:	9300      	str	r3, [sp, #0]
 800ab2c:	f10b 0b04 	add.w	fp, fp, #4
 800ab30:	9b03      	ldr	r3, [sp, #12]
 800ab32:	e00d      	b.n	800ab50 <__gethex+0x27c>
 800ab34:	9b03      	ldr	r3, [sp, #12]
 800ab36:	9a06      	ldr	r2, [sp, #24]
 800ab38:	4413      	add	r3, r2
 800ab3a:	42bb      	cmp	r3, r7
 800ab3c:	d3e0      	bcc.n	800ab00 <__gethex+0x22c>
 800ab3e:	4618      	mov	r0, r3
 800ab40:	9901      	ldr	r1, [sp, #4]
 800ab42:	9307      	str	r3, [sp, #28]
 800ab44:	4652      	mov	r2, sl
 800ab46:	f001 fc51 	bl	800c3ec <strncmp>
 800ab4a:	9b07      	ldr	r3, [sp, #28]
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	d1d7      	bne.n	800ab00 <__gethex+0x22c>
 800ab50:	461e      	mov	r6, r3
 800ab52:	e78b      	b.n	800aa6c <__gethex+0x198>
 800ab54:	f04f 0a03 	mov.w	sl, #3
 800ab58:	e7b8      	b.n	800aacc <__gethex+0x1f8>
 800ab5a:	da0a      	bge.n	800ab72 <__gethex+0x29e>
 800ab5c:	1a37      	subs	r7, r6, r0
 800ab5e:	4621      	mov	r1, r4
 800ab60:	ee18 0a10 	vmov	r0, s16
 800ab64:	463a      	mov	r2, r7
 800ab66:	f000 fc49 	bl	800b3fc <__lshift>
 800ab6a:	1bed      	subs	r5, r5, r7
 800ab6c:	4604      	mov	r4, r0
 800ab6e:	f100 0914 	add.w	r9, r0, #20
 800ab72:	f04f 0a00 	mov.w	sl, #0
 800ab76:	e7ae      	b.n	800aad6 <__gethex+0x202>
 800ab78:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ab7c:	42a8      	cmp	r0, r5
 800ab7e:	dd72      	ble.n	800ac66 <__gethex+0x392>
 800ab80:	1b45      	subs	r5, r0, r5
 800ab82:	42ae      	cmp	r6, r5
 800ab84:	dc36      	bgt.n	800abf4 <__gethex+0x320>
 800ab86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	d02a      	beq.n	800abe4 <__gethex+0x310>
 800ab8e:	2b03      	cmp	r3, #3
 800ab90:	d02c      	beq.n	800abec <__gethex+0x318>
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d115      	bne.n	800abc2 <__gethex+0x2ee>
 800ab96:	42ae      	cmp	r6, r5
 800ab98:	d113      	bne.n	800abc2 <__gethex+0x2ee>
 800ab9a:	2e01      	cmp	r6, #1
 800ab9c:	d10b      	bne.n	800abb6 <__gethex+0x2e2>
 800ab9e:	9a04      	ldr	r2, [sp, #16]
 800aba0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aba4:	6013      	str	r3, [r2, #0]
 800aba6:	2301      	movs	r3, #1
 800aba8:	6123      	str	r3, [r4, #16]
 800abaa:	f8c9 3000 	str.w	r3, [r9]
 800abae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800abb0:	2762      	movs	r7, #98	; 0x62
 800abb2:	601c      	str	r4, [r3, #0]
 800abb4:	e723      	b.n	800a9fe <__gethex+0x12a>
 800abb6:	1e71      	subs	r1, r6, #1
 800abb8:	4620      	mov	r0, r4
 800abba:	f000 fe5e 	bl	800b87a <__any_on>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d1ed      	bne.n	800ab9e <__gethex+0x2ca>
 800abc2:	ee18 0a10 	vmov	r0, s16
 800abc6:	4621      	mov	r1, r4
 800abc8:	f000 f9fc 	bl	800afc4 <_Bfree>
 800abcc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800abce:	2300      	movs	r3, #0
 800abd0:	6013      	str	r3, [r2, #0]
 800abd2:	2750      	movs	r7, #80	; 0x50
 800abd4:	e713      	b.n	800a9fe <__gethex+0x12a>
 800abd6:	bf00      	nop
 800abd8:	0800d338 	.word	0x0800d338
 800abdc:	0800d2bc 	.word	0x0800d2bc
 800abe0:	0800d2cd 	.word	0x0800d2cd
 800abe4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d1eb      	bne.n	800abc2 <__gethex+0x2ee>
 800abea:	e7d8      	b.n	800ab9e <__gethex+0x2ca>
 800abec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1d5      	bne.n	800ab9e <__gethex+0x2ca>
 800abf2:	e7e6      	b.n	800abc2 <__gethex+0x2ee>
 800abf4:	1e6f      	subs	r7, r5, #1
 800abf6:	f1ba 0f00 	cmp.w	sl, #0
 800abfa:	d131      	bne.n	800ac60 <__gethex+0x38c>
 800abfc:	b127      	cbz	r7, 800ac08 <__gethex+0x334>
 800abfe:	4639      	mov	r1, r7
 800ac00:	4620      	mov	r0, r4
 800ac02:	f000 fe3a 	bl	800b87a <__any_on>
 800ac06:	4682      	mov	sl, r0
 800ac08:	117b      	asrs	r3, r7, #5
 800ac0a:	2101      	movs	r1, #1
 800ac0c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ac10:	f007 071f 	and.w	r7, r7, #31
 800ac14:	fa01 f707 	lsl.w	r7, r1, r7
 800ac18:	421f      	tst	r7, r3
 800ac1a:	4629      	mov	r1, r5
 800ac1c:	4620      	mov	r0, r4
 800ac1e:	bf18      	it	ne
 800ac20:	f04a 0a02 	orrne.w	sl, sl, #2
 800ac24:	1b76      	subs	r6, r6, r5
 800ac26:	f7ff fded 	bl	800a804 <rshift>
 800ac2a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac2e:	2702      	movs	r7, #2
 800ac30:	f1ba 0f00 	cmp.w	sl, #0
 800ac34:	d048      	beq.n	800acc8 <__gethex+0x3f4>
 800ac36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac3a:	2b02      	cmp	r3, #2
 800ac3c:	d015      	beq.n	800ac6a <__gethex+0x396>
 800ac3e:	2b03      	cmp	r3, #3
 800ac40:	d017      	beq.n	800ac72 <__gethex+0x39e>
 800ac42:	2b01      	cmp	r3, #1
 800ac44:	d109      	bne.n	800ac5a <__gethex+0x386>
 800ac46:	f01a 0f02 	tst.w	sl, #2
 800ac4a:	d006      	beq.n	800ac5a <__gethex+0x386>
 800ac4c:	f8d9 0000 	ldr.w	r0, [r9]
 800ac50:	ea4a 0a00 	orr.w	sl, sl, r0
 800ac54:	f01a 0f01 	tst.w	sl, #1
 800ac58:	d10e      	bne.n	800ac78 <__gethex+0x3a4>
 800ac5a:	f047 0710 	orr.w	r7, r7, #16
 800ac5e:	e033      	b.n	800acc8 <__gethex+0x3f4>
 800ac60:	f04f 0a01 	mov.w	sl, #1
 800ac64:	e7d0      	b.n	800ac08 <__gethex+0x334>
 800ac66:	2701      	movs	r7, #1
 800ac68:	e7e2      	b.n	800ac30 <__gethex+0x35c>
 800ac6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac6c:	f1c3 0301 	rsb	r3, r3, #1
 800ac70:	9315      	str	r3, [sp, #84]	; 0x54
 800ac72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d0f0      	beq.n	800ac5a <__gethex+0x386>
 800ac78:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ac7c:	f104 0314 	add.w	r3, r4, #20
 800ac80:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ac84:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ac88:	f04f 0c00 	mov.w	ip, #0
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac92:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ac96:	d01c      	beq.n	800acd2 <__gethex+0x3fe>
 800ac98:	3201      	adds	r2, #1
 800ac9a:	6002      	str	r2, [r0, #0]
 800ac9c:	2f02      	cmp	r7, #2
 800ac9e:	f104 0314 	add.w	r3, r4, #20
 800aca2:	d13f      	bne.n	800ad24 <__gethex+0x450>
 800aca4:	f8d8 2000 	ldr.w	r2, [r8]
 800aca8:	3a01      	subs	r2, #1
 800acaa:	42b2      	cmp	r2, r6
 800acac:	d10a      	bne.n	800acc4 <__gethex+0x3f0>
 800acae:	1171      	asrs	r1, r6, #5
 800acb0:	2201      	movs	r2, #1
 800acb2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800acb6:	f006 061f 	and.w	r6, r6, #31
 800acba:	fa02 f606 	lsl.w	r6, r2, r6
 800acbe:	421e      	tst	r6, r3
 800acc0:	bf18      	it	ne
 800acc2:	4617      	movne	r7, r2
 800acc4:	f047 0720 	orr.w	r7, r7, #32
 800acc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800acca:	601c      	str	r4, [r3, #0]
 800accc:	9b04      	ldr	r3, [sp, #16]
 800acce:	601d      	str	r5, [r3, #0]
 800acd0:	e695      	b.n	800a9fe <__gethex+0x12a>
 800acd2:	4299      	cmp	r1, r3
 800acd4:	f843 cc04 	str.w	ip, [r3, #-4]
 800acd8:	d8d8      	bhi.n	800ac8c <__gethex+0x3b8>
 800acda:	68a3      	ldr	r3, [r4, #8]
 800acdc:	459b      	cmp	fp, r3
 800acde:	db19      	blt.n	800ad14 <__gethex+0x440>
 800ace0:	6861      	ldr	r1, [r4, #4]
 800ace2:	ee18 0a10 	vmov	r0, s16
 800ace6:	3101      	adds	r1, #1
 800ace8:	f000 f92c 	bl	800af44 <_Balloc>
 800acec:	4681      	mov	r9, r0
 800acee:	b918      	cbnz	r0, 800acf8 <__gethex+0x424>
 800acf0:	4b1a      	ldr	r3, [pc, #104]	; (800ad5c <__gethex+0x488>)
 800acf2:	4602      	mov	r2, r0
 800acf4:	2184      	movs	r1, #132	; 0x84
 800acf6:	e6a8      	b.n	800aa4a <__gethex+0x176>
 800acf8:	6922      	ldr	r2, [r4, #16]
 800acfa:	3202      	adds	r2, #2
 800acfc:	f104 010c 	add.w	r1, r4, #12
 800ad00:	0092      	lsls	r2, r2, #2
 800ad02:	300c      	adds	r0, #12
 800ad04:	f7fd f9de 	bl	80080c4 <memcpy>
 800ad08:	4621      	mov	r1, r4
 800ad0a:	ee18 0a10 	vmov	r0, s16
 800ad0e:	f000 f959 	bl	800afc4 <_Bfree>
 800ad12:	464c      	mov	r4, r9
 800ad14:	6923      	ldr	r3, [r4, #16]
 800ad16:	1c5a      	adds	r2, r3, #1
 800ad18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad1c:	6122      	str	r2, [r4, #16]
 800ad1e:	2201      	movs	r2, #1
 800ad20:	615a      	str	r2, [r3, #20]
 800ad22:	e7bb      	b.n	800ac9c <__gethex+0x3c8>
 800ad24:	6922      	ldr	r2, [r4, #16]
 800ad26:	455a      	cmp	r2, fp
 800ad28:	dd0b      	ble.n	800ad42 <__gethex+0x46e>
 800ad2a:	2101      	movs	r1, #1
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	f7ff fd69 	bl	800a804 <rshift>
 800ad32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad36:	3501      	adds	r5, #1
 800ad38:	42ab      	cmp	r3, r5
 800ad3a:	f6ff aed0 	blt.w	800aade <__gethex+0x20a>
 800ad3e:	2701      	movs	r7, #1
 800ad40:	e7c0      	b.n	800acc4 <__gethex+0x3f0>
 800ad42:	f016 061f 	ands.w	r6, r6, #31
 800ad46:	d0fa      	beq.n	800ad3e <__gethex+0x46a>
 800ad48:	449a      	add	sl, r3
 800ad4a:	f1c6 0620 	rsb	r6, r6, #32
 800ad4e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ad52:	f000 f9ed 	bl	800b130 <__hi0bits>
 800ad56:	42b0      	cmp	r0, r6
 800ad58:	dbe7      	blt.n	800ad2a <__gethex+0x456>
 800ad5a:	e7f0      	b.n	800ad3e <__gethex+0x46a>
 800ad5c:	0800d2bc 	.word	0x0800d2bc

0800ad60 <L_shift>:
 800ad60:	f1c2 0208 	rsb	r2, r2, #8
 800ad64:	0092      	lsls	r2, r2, #2
 800ad66:	b570      	push	{r4, r5, r6, lr}
 800ad68:	f1c2 0620 	rsb	r6, r2, #32
 800ad6c:	6843      	ldr	r3, [r0, #4]
 800ad6e:	6804      	ldr	r4, [r0, #0]
 800ad70:	fa03 f506 	lsl.w	r5, r3, r6
 800ad74:	432c      	orrs	r4, r5
 800ad76:	40d3      	lsrs	r3, r2
 800ad78:	6004      	str	r4, [r0, #0]
 800ad7a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ad7e:	4288      	cmp	r0, r1
 800ad80:	d3f4      	bcc.n	800ad6c <L_shift+0xc>
 800ad82:	bd70      	pop	{r4, r5, r6, pc}

0800ad84 <__match>:
 800ad84:	b530      	push	{r4, r5, lr}
 800ad86:	6803      	ldr	r3, [r0, #0]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad8e:	b914      	cbnz	r4, 800ad96 <__match+0x12>
 800ad90:	6003      	str	r3, [r0, #0]
 800ad92:	2001      	movs	r0, #1
 800ad94:	bd30      	pop	{r4, r5, pc}
 800ad96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad9a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ad9e:	2d19      	cmp	r5, #25
 800ada0:	bf98      	it	ls
 800ada2:	3220      	addls	r2, #32
 800ada4:	42a2      	cmp	r2, r4
 800ada6:	d0f0      	beq.n	800ad8a <__match+0x6>
 800ada8:	2000      	movs	r0, #0
 800adaa:	e7f3      	b.n	800ad94 <__match+0x10>

0800adac <__hexnan>:
 800adac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb0:	680b      	ldr	r3, [r1, #0]
 800adb2:	6801      	ldr	r1, [r0, #0]
 800adb4:	115e      	asrs	r6, r3, #5
 800adb6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800adba:	f013 031f 	ands.w	r3, r3, #31
 800adbe:	b087      	sub	sp, #28
 800adc0:	bf18      	it	ne
 800adc2:	3604      	addne	r6, #4
 800adc4:	2500      	movs	r5, #0
 800adc6:	1f37      	subs	r7, r6, #4
 800adc8:	4682      	mov	sl, r0
 800adca:	4690      	mov	r8, r2
 800adcc:	9301      	str	r3, [sp, #4]
 800adce:	f846 5c04 	str.w	r5, [r6, #-4]
 800add2:	46b9      	mov	r9, r7
 800add4:	463c      	mov	r4, r7
 800add6:	9502      	str	r5, [sp, #8]
 800add8:	46ab      	mov	fp, r5
 800adda:	784a      	ldrb	r2, [r1, #1]
 800addc:	1c4b      	adds	r3, r1, #1
 800adde:	9303      	str	r3, [sp, #12]
 800ade0:	b342      	cbz	r2, 800ae34 <__hexnan+0x88>
 800ade2:	4610      	mov	r0, r2
 800ade4:	9105      	str	r1, [sp, #20]
 800ade6:	9204      	str	r2, [sp, #16]
 800ade8:	f7ff fd5e 	bl	800a8a8 <__hexdig_fun>
 800adec:	2800      	cmp	r0, #0
 800adee:	d14f      	bne.n	800ae90 <__hexnan+0xe4>
 800adf0:	9a04      	ldr	r2, [sp, #16]
 800adf2:	9905      	ldr	r1, [sp, #20]
 800adf4:	2a20      	cmp	r2, #32
 800adf6:	d818      	bhi.n	800ae2a <__hexnan+0x7e>
 800adf8:	9b02      	ldr	r3, [sp, #8]
 800adfa:	459b      	cmp	fp, r3
 800adfc:	dd13      	ble.n	800ae26 <__hexnan+0x7a>
 800adfe:	454c      	cmp	r4, r9
 800ae00:	d206      	bcs.n	800ae10 <__hexnan+0x64>
 800ae02:	2d07      	cmp	r5, #7
 800ae04:	dc04      	bgt.n	800ae10 <__hexnan+0x64>
 800ae06:	462a      	mov	r2, r5
 800ae08:	4649      	mov	r1, r9
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	f7ff ffa8 	bl	800ad60 <L_shift>
 800ae10:	4544      	cmp	r4, r8
 800ae12:	d950      	bls.n	800aeb6 <__hexnan+0x10a>
 800ae14:	2300      	movs	r3, #0
 800ae16:	f1a4 0904 	sub.w	r9, r4, #4
 800ae1a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae1e:	f8cd b008 	str.w	fp, [sp, #8]
 800ae22:	464c      	mov	r4, r9
 800ae24:	461d      	mov	r5, r3
 800ae26:	9903      	ldr	r1, [sp, #12]
 800ae28:	e7d7      	b.n	800adda <__hexnan+0x2e>
 800ae2a:	2a29      	cmp	r2, #41	; 0x29
 800ae2c:	d156      	bne.n	800aedc <__hexnan+0x130>
 800ae2e:	3102      	adds	r1, #2
 800ae30:	f8ca 1000 	str.w	r1, [sl]
 800ae34:	f1bb 0f00 	cmp.w	fp, #0
 800ae38:	d050      	beq.n	800aedc <__hexnan+0x130>
 800ae3a:	454c      	cmp	r4, r9
 800ae3c:	d206      	bcs.n	800ae4c <__hexnan+0xa0>
 800ae3e:	2d07      	cmp	r5, #7
 800ae40:	dc04      	bgt.n	800ae4c <__hexnan+0xa0>
 800ae42:	462a      	mov	r2, r5
 800ae44:	4649      	mov	r1, r9
 800ae46:	4620      	mov	r0, r4
 800ae48:	f7ff ff8a 	bl	800ad60 <L_shift>
 800ae4c:	4544      	cmp	r4, r8
 800ae4e:	d934      	bls.n	800aeba <__hexnan+0x10e>
 800ae50:	f1a8 0204 	sub.w	r2, r8, #4
 800ae54:	4623      	mov	r3, r4
 800ae56:	f853 1b04 	ldr.w	r1, [r3], #4
 800ae5a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ae5e:	429f      	cmp	r7, r3
 800ae60:	d2f9      	bcs.n	800ae56 <__hexnan+0xaa>
 800ae62:	1b3b      	subs	r3, r7, r4
 800ae64:	f023 0303 	bic.w	r3, r3, #3
 800ae68:	3304      	adds	r3, #4
 800ae6a:	3401      	adds	r4, #1
 800ae6c:	3e03      	subs	r6, #3
 800ae6e:	42b4      	cmp	r4, r6
 800ae70:	bf88      	it	hi
 800ae72:	2304      	movhi	r3, #4
 800ae74:	4443      	add	r3, r8
 800ae76:	2200      	movs	r2, #0
 800ae78:	f843 2b04 	str.w	r2, [r3], #4
 800ae7c:	429f      	cmp	r7, r3
 800ae7e:	d2fb      	bcs.n	800ae78 <__hexnan+0xcc>
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	b91b      	cbnz	r3, 800ae8c <__hexnan+0xe0>
 800ae84:	4547      	cmp	r7, r8
 800ae86:	d127      	bne.n	800aed8 <__hexnan+0x12c>
 800ae88:	2301      	movs	r3, #1
 800ae8a:	603b      	str	r3, [r7, #0]
 800ae8c:	2005      	movs	r0, #5
 800ae8e:	e026      	b.n	800aede <__hexnan+0x132>
 800ae90:	3501      	adds	r5, #1
 800ae92:	2d08      	cmp	r5, #8
 800ae94:	f10b 0b01 	add.w	fp, fp, #1
 800ae98:	dd06      	ble.n	800aea8 <__hexnan+0xfc>
 800ae9a:	4544      	cmp	r4, r8
 800ae9c:	d9c3      	bls.n	800ae26 <__hexnan+0x7a>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	f844 3c04 	str.w	r3, [r4, #-4]
 800aea4:	2501      	movs	r5, #1
 800aea6:	3c04      	subs	r4, #4
 800aea8:	6822      	ldr	r2, [r4, #0]
 800aeaa:	f000 000f 	and.w	r0, r0, #15
 800aeae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800aeb2:	6022      	str	r2, [r4, #0]
 800aeb4:	e7b7      	b.n	800ae26 <__hexnan+0x7a>
 800aeb6:	2508      	movs	r5, #8
 800aeb8:	e7b5      	b.n	800ae26 <__hexnan+0x7a>
 800aeba:	9b01      	ldr	r3, [sp, #4]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d0df      	beq.n	800ae80 <__hexnan+0xd4>
 800aec0:	f04f 32ff 	mov.w	r2, #4294967295
 800aec4:	f1c3 0320 	rsb	r3, r3, #32
 800aec8:	fa22 f303 	lsr.w	r3, r2, r3
 800aecc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aed0:	401a      	ands	r2, r3
 800aed2:	f846 2c04 	str.w	r2, [r6, #-4]
 800aed6:	e7d3      	b.n	800ae80 <__hexnan+0xd4>
 800aed8:	3f04      	subs	r7, #4
 800aeda:	e7d1      	b.n	800ae80 <__hexnan+0xd4>
 800aedc:	2004      	movs	r0, #4
 800aede:	b007      	add	sp, #28
 800aee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aee4 <_localeconv_r>:
 800aee4:	4800      	ldr	r0, [pc, #0]	; (800aee8 <_localeconv_r+0x4>)
 800aee6:	4770      	bx	lr
 800aee8:	200001bc 	.word	0x200001bc

0800aeec <_lseek_r>:
 800aeec:	b538      	push	{r3, r4, r5, lr}
 800aeee:	4d07      	ldr	r5, [pc, #28]	; (800af0c <_lseek_r+0x20>)
 800aef0:	4604      	mov	r4, r0
 800aef2:	4608      	mov	r0, r1
 800aef4:	4611      	mov	r1, r2
 800aef6:	2200      	movs	r2, #0
 800aef8:	602a      	str	r2, [r5, #0]
 800aefa:	461a      	mov	r2, r3
 800aefc:	f7f7 fb02 	bl	8002504 <_lseek>
 800af00:	1c43      	adds	r3, r0, #1
 800af02:	d102      	bne.n	800af0a <_lseek_r+0x1e>
 800af04:	682b      	ldr	r3, [r5, #0]
 800af06:	b103      	cbz	r3, 800af0a <_lseek_r+0x1e>
 800af08:	6023      	str	r3, [r4, #0]
 800af0a:	bd38      	pop	{r3, r4, r5, pc}
 800af0c:	20000894 	.word	0x20000894

0800af10 <malloc>:
 800af10:	4b02      	ldr	r3, [pc, #8]	; (800af1c <malloc+0xc>)
 800af12:	4601      	mov	r1, r0
 800af14:	6818      	ldr	r0, [r3, #0]
 800af16:	f000 bd31 	b.w	800b97c <_malloc_r>
 800af1a:	bf00      	nop
 800af1c:	20000064 	.word	0x20000064

0800af20 <__ascii_mbtowc>:
 800af20:	b082      	sub	sp, #8
 800af22:	b901      	cbnz	r1, 800af26 <__ascii_mbtowc+0x6>
 800af24:	a901      	add	r1, sp, #4
 800af26:	b142      	cbz	r2, 800af3a <__ascii_mbtowc+0x1a>
 800af28:	b14b      	cbz	r3, 800af3e <__ascii_mbtowc+0x1e>
 800af2a:	7813      	ldrb	r3, [r2, #0]
 800af2c:	600b      	str	r3, [r1, #0]
 800af2e:	7812      	ldrb	r2, [r2, #0]
 800af30:	1e10      	subs	r0, r2, #0
 800af32:	bf18      	it	ne
 800af34:	2001      	movne	r0, #1
 800af36:	b002      	add	sp, #8
 800af38:	4770      	bx	lr
 800af3a:	4610      	mov	r0, r2
 800af3c:	e7fb      	b.n	800af36 <__ascii_mbtowc+0x16>
 800af3e:	f06f 0001 	mvn.w	r0, #1
 800af42:	e7f8      	b.n	800af36 <__ascii_mbtowc+0x16>

0800af44 <_Balloc>:
 800af44:	b570      	push	{r4, r5, r6, lr}
 800af46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af48:	4604      	mov	r4, r0
 800af4a:	460d      	mov	r5, r1
 800af4c:	b976      	cbnz	r6, 800af6c <_Balloc+0x28>
 800af4e:	2010      	movs	r0, #16
 800af50:	f7ff ffde 	bl	800af10 <malloc>
 800af54:	4602      	mov	r2, r0
 800af56:	6260      	str	r0, [r4, #36]	; 0x24
 800af58:	b920      	cbnz	r0, 800af64 <_Balloc+0x20>
 800af5a:	4b18      	ldr	r3, [pc, #96]	; (800afbc <_Balloc+0x78>)
 800af5c:	4818      	ldr	r0, [pc, #96]	; (800afc0 <_Balloc+0x7c>)
 800af5e:	2166      	movs	r1, #102	; 0x66
 800af60:	f001 fb1c 	bl	800c59c <__assert_func>
 800af64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af68:	6006      	str	r6, [r0, #0]
 800af6a:	60c6      	str	r6, [r0, #12]
 800af6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800af6e:	68f3      	ldr	r3, [r6, #12]
 800af70:	b183      	cbz	r3, 800af94 <_Balloc+0x50>
 800af72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af7a:	b9b8      	cbnz	r0, 800afac <_Balloc+0x68>
 800af7c:	2101      	movs	r1, #1
 800af7e:	fa01 f605 	lsl.w	r6, r1, r5
 800af82:	1d72      	adds	r2, r6, #5
 800af84:	0092      	lsls	r2, r2, #2
 800af86:	4620      	mov	r0, r4
 800af88:	f000 fc98 	bl	800b8bc <_calloc_r>
 800af8c:	b160      	cbz	r0, 800afa8 <_Balloc+0x64>
 800af8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af92:	e00e      	b.n	800afb2 <_Balloc+0x6e>
 800af94:	2221      	movs	r2, #33	; 0x21
 800af96:	2104      	movs	r1, #4
 800af98:	4620      	mov	r0, r4
 800af9a:	f000 fc8f 	bl	800b8bc <_calloc_r>
 800af9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afa0:	60f0      	str	r0, [r6, #12]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d1e4      	bne.n	800af72 <_Balloc+0x2e>
 800afa8:	2000      	movs	r0, #0
 800afaa:	bd70      	pop	{r4, r5, r6, pc}
 800afac:	6802      	ldr	r2, [r0, #0]
 800afae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800afb2:	2300      	movs	r3, #0
 800afb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800afb8:	e7f7      	b.n	800afaa <_Balloc+0x66>
 800afba:	bf00      	nop
 800afbc:	0800d246 	.word	0x0800d246
 800afc0:	0800d34c 	.word	0x0800d34c

0800afc4 <_Bfree>:
 800afc4:	b570      	push	{r4, r5, r6, lr}
 800afc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800afc8:	4605      	mov	r5, r0
 800afca:	460c      	mov	r4, r1
 800afcc:	b976      	cbnz	r6, 800afec <_Bfree+0x28>
 800afce:	2010      	movs	r0, #16
 800afd0:	f7ff ff9e 	bl	800af10 <malloc>
 800afd4:	4602      	mov	r2, r0
 800afd6:	6268      	str	r0, [r5, #36]	; 0x24
 800afd8:	b920      	cbnz	r0, 800afe4 <_Bfree+0x20>
 800afda:	4b09      	ldr	r3, [pc, #36]	; (800b000 <_Bfree+0x3c>)
 800afdc:	4809      	ldr	r0, [pc, #36]	; (800b004 <_Bfree+0x40>)
 800afde:	218a      	movs	r1, #138	; 0x8a
 800afe0:	f001 fadc 	bl	800c59c <__assert_func>
 800afe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afe8:	6006      	str	r6, [r0, #0]
 800afea:	60c6      	str	r6, [r0, #12]
 800afec:	b13c      	cbz	r4, 800affe <_Bfree+0x3a>
 800afee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aff0:	6862      	ldr	r2, [r4, #4]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aff8:	6021      	str	r1, [r4, #0]
 800affa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800affe:	bd70      	pop	{r4, r5, r6, pc}
 800b000:	0800d246 	.word	0x0800d246
 800b004:	0800d34c 	.word	0x0800d34c

0800b008 <__multadd>:
 800b008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b00c:	690e      	ldr	r6, [r1, #16]
 800b00e:	4607      	mov	r7, r0
 800b010:	4698      	mov	r8, r3
 800b012:	460c      	mov	r4, r1
 800b014:	f101 0014 	add.w	r0, r1, #20
 800b018:	2300      	movs	r3, #0
 800b01a:	6805      	ldr	r5, [r0, #0]
 800b01c:	b2a9      	uxth	r1, r5
 800b01e:	fb02 8101 	mla	r1, r2, r1, r8
 800b022:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b026:	0c2d      	lsrs	r5, r5, #16
 800b028:	fb02 c505 	mla	r5, r2, r5, ip
 800b02c:	b289      	uxth	r1, r1
 800b02e:	3301      	adds	r3, #1
 800b030:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b034:	429e      	cmp	r6, r3
 800b036:	f840 1b04 	str.w	r1, [r0], #4
 800b03a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b03e:	dcec      	bgt.n	800b01a <__multadd+0x12>
 800b040:	f1b8 0f00 	cmp.w	r8, #0
 800b044:	d022      	beq.n	800b08c <__multadd+0x84>
 800b046:	68a3      	ldr	r3, [r4, #8]
 800b048:	42b3      	cmp	r3, r6
 800b04a:	dc19      	bgt.n	800b080 <__multadd+0x78>
 800b04c:	6861      	ldr	r1, [r4, #4]
 800b04e:	4638      	mov	r0, r7
 800b050:	3101      	adds	r1, #1
 800b052:	f7ff ff77 	bl	800af44 <_Balloc>
 800b056:	4605      	mov	r5, r0
 800b058:	b928      	cbnz	r0, 800b066 <__multadd+0x5e>
 800b05a:	4602      	mov	r2, r0
 800b05c:	4b0d      	ldr	r3, [pc, #52]	; (800b094 <__multadd+0x8c>)
 800b05e:	480e      	ldr	r0, [pc, #56]	; (800b098 <__multadd+0x90>)
 800b060:	21b5      	movs	r1, #181	; 0xb5
 800b062:	f001 fa9b 	bl	800c59c <__assert_func>
 800b066:	6922      	ldr	r2, [r4, #16]
 800b068:	3202      	adds	r2, #2
 800b06a:	f104 010c 	add.w	r1, r4, #12
 800b06e:	0092      	lsls	r2, r2, #2
 800b070:	300c      	adds	r0, #12
 800b072:	f7fd f827 	bl	80080c4 <memcpy>
 800b076:	4621      	mov	r1, r4
 800b078:	4638      	mov	r0, r7
 800b07a:	f7ff ffa3 	bl	800afc4 <_Bfree>
 800b07e:	462c      	mov	r4, r5
 800b080:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b084:	3601      	adds	r6, #1
 800b086:	f8c3 8014 	str.w	r8, [r3, #20]
 800b08a:	6126      	str	r6, [r4, #16]
 800b08c:	4620      	mov	r0, r4
 800b08e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b092:	bf00      	nop
 800b094:	0800d2bc 	.word	0x0800d2bc
 800b098:	0800d34c 	.word	0x0800d34c

0800b09c <__s2b>:
 800b09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0a0:	460c      	mov	r4, r1
 800b0a2:	4615      	mov	r5, r2
 800b0a4:	461f      	mov	r7, r3
 800b0a6:	2209      	movs	r2, #9
 800b0a8:	3308      	adds	r3, #8
 800b0aa:	4606      	mov	r6, r0
 800b0ac:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0b0:	2100      	movs	r1, #0
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	db09      	blt.n	800b0cc <__s2b+0x30>
 800b0b8:	4630      	mov	r0, r6
 800b0ba:	f7ff ff43 	bl	800af44 <_Balloc>
 800b0be:	b940      	cbnz	r0, 800b0d2 <__s2b+0x36>
 800b0c0:	4602      	mov	r2, r0
 800b0c2:	4b19      	ldr	r3, [pc, #100]	; (800b128 <__s2b+0x8c>)
 800b0c4:	4819      	ldr	r0, [pc, #100]	; (800b12c <__s2b+0x90>)
 800b0c6:	21ce      	movs	r1, #206	; 0xce
 800b0c8:	f001 fa68 	bl	800c59c <__assert_func>
 800b0cc:	0052      	lsls	r2, r2, #1
 800b0ce:	3101      	adds	r1, #1
 800b0d0:	e7f0      	b.n	800b0b4 <__s2b+0x18>
 800b0d2:	9b08      	ldr	r3, [sp, #32]
 800b0d4:	6143      	str	r3, [r0, #20]
 800b0d6:	2d09      	cmp	r5, #9
 800b0d8:	f04f 0301 	mov.w	r3, #1
 800b0dc:	6103      	str	r3, [r0, #16]
 800b0de:	dd16      	ble.n	800b10e <__s2b+0x72>
 800b0e0:	f104 0909 	add.w	r9, r4, #9
 800b0e4:	46c8      	mov	r8, r9
 800b0e6:	442c      	add	r4, r5
 800b0e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b0ec:	4601      	mov	r1, r0
 800b0ee:	3b30      	subs	r3, #48	; 0x30
 800b0f0:	220a      	movs	r2, #10
 800b0f2:	4630      	mov	r0, r6
 800b0f4:	f7ff ff88 	bl	800b008 <__multadd>
 800b0f8:	45a0      	cmp	r8, r4
 800b0fa:	d1f5      	bne.n	800b0e8 <__s2b+0x4c>
 800b0fc:	f1a5 0408 	sub.w	r4, r5, #8
 800b100:	444c      	add	r4, r9
 800b102:	1b2d      	subs	r5, r5, r4
 800b104:	1963      	adds	r3, r4, r5
 800b106:	42bb      	cmp	r3, r7
 800b108:	db04      	blt.n	800b114 <__s2b+0x78>
 800b10a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b10e:	340a      	adds	r4, #10
 800b110:	2509      	movs	r5, #9
 800b112:	e7f6      	b.n	800b102 <__s2b+0x66>
 800b114:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b118:	4601      	mov	r1, r0
 800b11a:	3b30      	subs	r3, #48	; 0x30
 800b11c:	220a      	movs	r2, #10
 800b11e:	4630      	mov	r0, r6
 800b120:	f7ff ff72 	bl	800b008 <__multadd>
 800b124:	e7ee      	b.n	800b104 <__s2b+0x68>
 800b126:	bf00      	nop
 800b128:	0800d2bc 	.word	0x0800d2bc
 800b12c:	0800d34c 	.word	0x0800d34c

0800b130 <__hi0bits>:
 800b130:	0c03      	lsrs	r3, r0, #16
 800b132:	041b      	lsls	r3, r3, #16
 800b134:	b9d3      	cbnz	r3, 800b16c <__hi0bits+0x3c>
 800b136:	0400      	lsls	r0, r0, #16
 800b138:	2310      	movs	r3, #16
 800b13a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b13e:	bf04      	itt	eq
 800b140:	0200      	lsleq	r0, r0, #8
 800b142:	3308      	addeq	r3, #8
 800b144:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b148:	bf04      	itt	eq
 800b14a:	0100      	lsleq	r0, r0, #4
 800b14c:	3304      	addeq	r3, #4
 800b14e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b152:	bf04      	itt	eq
 800b154:	0080      	lsleq	r0, r0, #2
 800b156:	3302      	addeq	r3, #2
 800b158:	2800      	cmp	r0, #0
 800b15a:	db05      	blt.n	800b168 <__hi0bits+0x38>
 800b15c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b160:	f103 0301 	add.w	r3, r3, #1
 800b164:	bf08      	it	eq
 800b166:	2320      	moveq	r3, #32
 800b168:	4618      	mov	r0, r3
 800b16a:	4770      	bx	lr
 800b16c:	2300      	movs	r3, #0
 800b16e:	e7e4      	b.n	800b13a <__hi0bits+0xa>

0800b170 <__lo0bits>:
 800b170:	6803      	ldr	r3, [r0, #0]
 800b172:	f013 0207 	ands.w	r2, r3, #7
 800b176:	4601      	mov	r1, r0
 800b178:	d00b      	beq.n	800b192 <__lo0bits+0x22>
 800b17a:	07da      	lsls	r2, r3, #31
 800b17c:	d424      	bmi.n	800b1c8 <__lo0bits+0x58>
 800b17e:	0798      	lsls	r0, r3, #30
 800b180:	bf49      	itett	mi
 800b182:	085b      	lsrmi	r3, r3, #1
 800b184:	089b      	lsrpl	r3, r3, #2
 800b186:	2001      	movmi	r0, #1
 800b188:	600b      	strmi	r3, [r1, #0]
 800b18a:	bf5c      	itt	pl
 800b18c:	600b      	strpl	r3, [r1, #0]
 800b18e:	2002      	movpl	r0, #2
 800b190:	4770      	bx	lr
 800b192:	b298      	uxth	r0, r3
 800b194:	b9b0      	cbnz	r0, 800b1c4 <__lo0bits+0x54>
 800b196:	0c1b      	lsrs	r3, r3, #16
 800b198:	2010      	movs	r0, #16
 800b19a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b19e:	bf04      	itt	eq
 800b1a0:	0a1b      	lsreq	r3, r3, #8
 800b1a2:	3008      	addeq	r0, #8
 800b1a4:	071a      	lsls	r2, r3, #28
 800b1a6:	bf04      	itt	eq
 800b1a8:	091b      	lsreq	r3, r3, #4
 800b1aa:	3004      	addeq	r0, #4
 800b1ac:	079a      	lsls	r2, r3, #30
 800b1ae:	bf04      	itt	eq
 800b1b0:	089b      	lsreq	r3, r3, #2
 800b1b2:	3002      	addeq	r0, #2
 800b1b4:	07da      	lsls	r2, r3, #31
 800b1b6:	d403      	bmi.n	800b1c0 <__lo0bits+0x50>
 800b1b8:	085b      	lsrs	r3, r3, #1
 800b1ba:	f100 0001 	add.w	r0, r0, #1
 800b1be:	d005      	beq.n	800b1cc <__lo0bits+0x5c>
 800b1c0:	600b      	str	r3, [r1, #0]
 800b1c2:	4770      	bx	lr
 800b1c4:	4610      	mov	r0, r2
 800b1c6:	e7e8      	b.n	800b19a <__lo0bits+0x2a>
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	4770      	bx	lr
 800b1cc:	2020      	movs	r0, #32
 800b1ce:	4770      	bx	lr

0800b1d0 <__i2b>:
 800b1d0:	b510      	push	{r4, lr}
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	f7ff feb5 	bl	800af44 <_Balloc>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	b928      	cbnz	r0, 800b1ea <__i2b+0x1a>
 800b1de:	4b05      	ldr	r3, [pc, #20]	; (800b1f4 <__i2b+0x24>)
 800b1e0:	4805      	ldr	r0, [pc, #20]	; (800b1f8 <__i2b+0x28>)
 800b1e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b1e6:	f001 f9d9 	bl	800c59c <__assert_func>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	6144      	str	r4, [r0, #20]
 800b1ee:	6103      	str	r3, [r0, #16]
 800b1f0:	bd10      	pop	{r4, pc}
 800b1f2:	bf00      	nop
 800b1f4:	0800d2bc 	.word	0x0800d2bc
 800b1f8:	0800d34c 	.word	0x0800d34c

0800b1fc <__multiply>:
 800b1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b200:	4614      	mov	r4, r2
 800b202:	690a      	ldr	r2, [r1, #16]
 800b204:	6923      	ldr	r3, [r4, #16]
 800b206:	429a      	cmp	r2, r3
 800b208:	bfb8      	it	lt
 800b20a:	460b      	movlt	r3, r1
 800b20c:	460d      	mov	r5, r1
 800b20e:	bfbc      	itt	lt
 800b210:	4625      	movlt	r5, r4
 800b212:	461c      	movlt	r4, r3
 800b214:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b218:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b21c:	68ab      	ldr	r3, [r5, #8]
 800b21e:	6869      	ldr	r1, [r5, #4]
 800b220:	eb0a 0709 	add.w	r7, sl, r9
 800b224:	42bb      	cmp	r3, r7
 800b226:	b085      	sub	sp, #20
 800b228:	bfb8      	it	lt
 800b22a:	3101      	addlt	r1, #1
 800b22c:	f7ff fe8a 	bl	800af44 <_Balloc>
 800b230:	b930      	cbnz	r0, 800b240 <__multiply+0x44>
 800b232:	4602      	mov	r2, r0
 800b234:	4b42      	ldr	r3, [pc, #264]	; (800b340 <__multiply+0x144>)
 800b236:	4843      	ldr	r0, [pc, #268]	; (800b344 <__multiply+0x148>)
 800b238:	f240 115d 	movw	r1, #349	; 0x15d
 800b23c:	f001 f9ae 	bl	800c59c <__assert_func>
 800b240:	f100 0614 	add.w	r6, r0, #20
 800b244:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b248:	4633      	mov	r3, r6
 800b24a:	2200      	movs	r2, #0
 800b24c:	4543      	cmp	r3, r8
 800b24e:	d31e      	bcc.n	800b28e <__multiply+0x92>
 800b250:	f105 0c14 	add.w	ip, r5, #20
 800b254:	f104 0314 	add.w	r3, r4, #20
 800b258:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b25c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b260:	9202      	str	r2, [sp, #8]
 800b262:	ebac 0205 	sub.w	r2, ip, r5
 800b266:	3a15      	subs	r2, #21
 800b268:	f022 0203 	bic.w	r2, r2, #3
 800b26c:	3204      	adds	r2, #4
 800b26e:	f105 0115 	add.w	r1, r5, #21
 800b272:	458c      	cmp	ip, r1
 800b274:	bf38      	it	cc
 800b276:	2204      	movcc	r2, #4
 800b278:	9201      	str	r2, [sp, #4]
 800b27a:	9a02      	ldr	r2, [sp, #8]
 800b27c:	9303      	str	r3, [sp, #12]
 800b27e:	429a      	cmp	r2, r3
 800b280:	d808      	bhi.n	800b294 <__multiply+0x98>
 800b282:	2f00      	cmp	r7, #0
 800b284:	dc55      	bgt.n	800b332 <__multiply+0x136>
 800b286:	6107      	str	r7, [r0, #16]
 800b288:	b005      	add	sp, #20
 800b28a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b28e:	f843 2b04 	str.w	r2, [r3], #4
 800b292:	e7db      	b.n	800b24c <__multiply+0x50>
 800b294:	f8b3 a000 	ldrh.w	sl, [r3]
 800b298:	f1ba 0f00 	cmp.w	sl, #0
 800b29c:	d020      	beq.n	800b2e0 <__multiply+0xe4>
 800b29e:	f105 0e14 	add.w	lr, r5, #20
 800b2a2:	46b1      	mov	r9, r6
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b2aa:	f8d9 b000 	ldr.w	fp, [r9]
 800b2ae:	b2a1      	uxth	r1, r4
 800b2b0:	fa1f fb8b 	uxth.w	fp, fp
 800b2b4:	fb0a b101 	mla	r1, sl, r1, fp
 800b2b8:	4411      	add	r1, r2
 800b2ba:	f8d9 2000 	ldr.w	r2, [r9]
 800b2be:	0c24      	lsrs	r4, r4, #16
 800b2c0:	0c12      	lsrs	r2, r2, #16
 800b2c2:	fb0a 2404 	mla	r4, sl, r4, r2
 800b2c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b2ca:	b289      	uxth	r1, r1
 800b2cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b2d0:	45f4      	cmp	ip, lr
 800b2d2:	f849 1b04 	str.w	r1, [r9], #4
 800b2d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b2da:	d8e4      	bhi.n	800b2a6 <__multiply+0xaa>
 800b2dc:	9901      	ldr	r1, [sp, #4]
 800b2de:	5072      	str	r2, [r6, r1]
 800b2e0:	9a03      	ldr	r2, [sp, #12]
 800b2e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b2e6:	3304      	adds	r3, #4
 800b2e8:	f1b9 0f00 	cmp.w	r9, #0
 800b2ec:	d01f      	beq.n	800b32e <__multiply+0x132>
 800b2ee:	6834      	ldr	r4, [r6, #0]
 800b2f0:	f105 0114 	add.w	r1, r5, #20
 800b2f4:	46b6      	mov	lr, r6
 800b2f6:	f04f 0a00 	mov.w	sl, #0
 800b2fa:	880a      	ldrh	r2, [r1, #0]
 800b2fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b300:	fb09 b202 	mla	r2, r9, r2, fp
 800b304:	4492      	add	sl, r2
 800b306:	b2a4      	uxth	r4, r4
 800b308:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b30c:	f84e 4b04 	str.w	r4, [lr], #4
 800b310:	f851 4b04 	ldr.w	r4, [r1], #4
 800b314:	f8be 2000 	ldrh.w	r2, [lr]
 800b318:	0c24      	lsrs	r4, r4, #16
 800b31a:	fb09 2404 	mla	r4, r9, r4, r2
 800b31e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b322:	458c      	cmp	ip, r1
 800b324:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b328:	d8e7      	bhi.n	800b2fa <__multiply+0xfe>
 800b32a:	9a01      	ldr	r2, [sp, #4]
 800b32c:	50b4      	str	r4, [r6, r2]
 800b32e:	3604      	adds	r6, #4
 800b330:	e7a3      	b.n	800b27a <__multiply+0x7e>
 800b332:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b336:	2b00      	cmp	r3, #0
 800b338:	d1a5      	bne.n	800b286 <__multiply+0x8a>
 800b33a:	3f01      	subs	r7, #1
 800b33c:	e7a1      	b.n	800b282 <__multiply+0x86>
 800b33e:	bf00      	nop
 800b340:	0800d2bc 	.word	0x0800d2bc
 800b344:	0800d34c 	.word	0x0800d34c

0800b348 <__pow5mult>:
 800b348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b34c:	4615      	mov	r5, r2
 800b34e:	f012 0203 	ands.w	r2, r2, #3
 800b352:	4606      	mov	r6, r0
 800b354:	460f      	mov	r7, r1
 800b356:	d007      	beq.n	800b368 <__pow5mult+0x20>
 800b358:	4c25      	ldr	r4, [pc, #148]	; (800b3f0 <__pow5mult+0xa8>)
 800b35a:	3a01      	subs	r2, #1
 800b35c:	2300      	movs	r3, #0
 800b35e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b362:	f7ff fe51 	bl	800b008 <__multadd>
 800b366:	4607      	mov	r7, r0
 800b368:	10ad      	asrs	r5, r5, #2
 800b36a:	d03d      	beq.n	800b3e8 <__pow5mult+0xa0>
 800b36c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b36e:	b97c      	cbnz	r4, 800b390 <__pow5mult+0x48>
 800b370:	2010      	movs	r0, #16
 800b372:	f7ff fdcd 	bl	800af10 <malloc>
 800b376:	4602      	mov	r2, r0
 800b378:	6270      	str	r0, [r6, #36]	; 0x24
 800b37a:	b928      	cbnz	r0, 800b388 <__pow5mult+0x40>
 800b37c:	4b1d      	ldr	r3, [pc, #116]	; (800b3f4 <__pow5mult+0xac>)
 800b37e:	481e      	ldr	r0, [pc, #120]	; (800b3f8 <__pow5mult+0xb0>)
 800b380:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b384:	f001 f90a 	bl	800c59c <__assert_func>
 800b388:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b38c:	6004      	str	r4, [r0, #0]
 800b38e:	60c4      	str	r4, [r0, #12]
 800b390:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b394:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b398:	b94c      	cbnz	r4, 800b3ae <__pow5mult+0x66>
 800b39a:	f240 2171 	movw	r1, #625	; 0x271
 800b39e:	4630      	mov	r0, r6
 800b3a0:	f7ff ff16 	bl	800b1d0 <__i2b>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	6003      	str	r3, [r0, #0]
 800b3ae:	f04f 0900 	mov.w	r9, #0
 800b3b2:	07eb      	lsls	r3, r5, #31
 800b3b4:	d50a      	bpl.n	800b3cc <__pow5mult+0x84>
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	4622      	mov	r2, r4
 800b3ba:	4630      	mov	r0, r6
 800b3bc:	f7ff ff1e 	bl	800b1fc <__multiply>
 800b3c0:	4639      	mov	r1, r7
 800b3c2:	4680      	mov	r8, r0
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	f7ff fdfd 	bl	800afc4 <_Bfree>
 800b3ca:	4647      	mov	r7, r8
 800b3cc:	106d      	asrs	r5, r5, #1
 800b3ce:	d00b      	beq.n	800b3e8 <__pow5mult+0xa0>
 800b3d0:	6820      	ldr	r0, [r4, #0]
 800b3d2:	b938      	cbnz	r0, 800b3e4 <__pow5mult+0x9c>
 800b3d4:	4622      	mov	r2, r4
 800b3d6:	4621      	mov	r1, r4
 800b3d8:	4630      	mov	r0, r6
 800b3da:	f7ff ff0f 	bl	800b1fc <__multiply>
 800b3de:	6020      	str	r0, [r4, #0]
 800b3e0:	f8c0 9000 	str.w	r9, [r0]
 800b3e4:	4604      	mov	r4, r0
 800b3e6:	e7e4      	b.n	800b3b2 <__pow5mult+0x6a>
 800b3e8:	4638      	mov	r0, r7
 800b3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ee:	bf00      	nop
 800b3f0:	0800d4a0 	.word	0x0800d4a0
 800b3f4:	0800d246 	.word	0x0800d246
 800b3f8:	0800d34c 	.word	0x0800d34c

0800b3fc <__lshift>:
 800b3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b400:	460c      	mov	r4, r1
 800b402:	6849      	ldr	r1, [r1, #4]
 800b404:	6923      	ldr	r3, [r4, #16]
 800b406:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b40a:	68a3      	ldr	r3, [r4, #8]
 800b40c:	4607      	mov	r7, r0
 800b40e:	4691      	mov	r9, r2
 800b410:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b414:	f108 0601 	add.w	r6, r8, #1
 800b418:	42b3      	cmp	r3, r6
 800b41a:	db0b      	blt.n	800b434 <__lshift+0x38>
 800b41c:	4638      	mov	r0, r7
 800b41e:	f7ff fd91 	bl	800af44 <_Balloc>
 800b422:	4605      	mov	r5, r0
 800b424:	b948      	cbnz	r0, 800b43a <__lshift+0x3e>
 800b426:	4602      	mov	r2, r0
 800b428:	4b28      	ldr	r3, [pc, #160]	; (800b4cc <__lshift+0xd0>)
 800b42a:	4829      	ldr	r0, [pc, #164]	; (800b4d0 <__lshift+0xd4>)
 800b42c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b430:	f001 f8b4 	bl	800c59c <__assert_func>
 800b434:	3101      	adds	r1, #1
 800b436:	005b      	lsls	r3, r3, #1
 800b438:	e7ee      	b.n	800b418 <__lshift+0x1c>
 800b43a:	2300      	movs	r3, #0
 800b43c:	f100 0114 	add.w	r1, r0, #20
 800b440:	f100 0210 	add.w	r2, r0, #16
 800b444:	4618      	mov	r0, r3
 800b446:	4553      	cmp	r3, sl
 800b448:	db33      	blt.n	800b4b2 <__lshift+0xb6>
 800b44a:	6920      	ldr	r0, [r4, #16]
 800b44c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b450:	f104 0314 	add.w	r3, r4, #20
 800b454:	f019 091f 	ands.w	r9, r9, #31
 800b458:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b45c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b460:	d02b      	beq.n	800b4ba <__lshift+0xbe>
 800b462:	f1c9 0e20 	rsb	lr, r9, #32
 800b466:	468a      	mov	sl, r1
 800b468:	2200      	movs	r2, #0
 800b46a:	6818      	ldr	r0, [r3, #0]
 800b46c:	fa00 f009 	lsl.w	r0, r0, r9
 800b470:	4302      	orrs	r2, r0
 800b472:	f84a 2b04 	str.w	r2, [sl], #4
 800b476:	f853 2b04 	ldr.w	r2, [r3], #4
 800b47a:	459c      	cmp	ip, r3
 800b47c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b480:	d8f3      	bhi.n	800b46a <__lshift+0x6e>
 800b482:	ebac 0304 	sub.w	r3, ip, r4
 800b486:	3b15      	subs	r3, #21
 800b488:	f023 0303 	bic.w	r3, r3, #3
 800b48c:	3304      	adds	r3, #4
 800b48e:	f104 0015 	add.w	r0, r4, #21
 800b492:	4584      	cmp	ip, r0
 800b494:	bf38      	it	cc
 800b496:	2304      	movcc	r3, #4
 800b498:	50ca      	str	r2, [r1, r3]
 800b49a:	b10a      	cbz	r2, 800b4a0 <__lshift+0xa4>
 800b49c:	f108 0602 	add.w	r6, r8, #2
 800b4a0:	3e01      	subs	r6, #1
 800b4a2:	4638      	mov	r0, r7
 800b4a4:	612e      	str	r6, [r5, #16]
 800b4a6:	4621      	mov	r1, r4
 800b4a8:	f7ff fd8c 	bl	800afc4 <_Bfree>
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	e7c5      	b.n	800b446 <__lshift+0x4a>
 800b4ba:	3904      	subs	r1, #4
 800b4bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b4c4:	459c      	cmp	ip, r3
 800b4c6:	d8f9      	bhi.n	800b4bc <__lshift+0xc0>
 800b4c8:	e7ea      	b.n	800b4a0 <__lshift+0xa4>
 800b4ca:	bf00      	nop
 800b4cc:	0800d2bc 	.word	0x0800d2bc
 800b4d0:	0800d34c 	.word	0x0800d34c

0800b4d4 <__mcmp>:
 800b4d4:	b530      	push	{r4, r5, lr}
 800b4d6:	6902      	ldr	r2, [r0, #16]
 800b4d8:	690c      	ldr	r4, [r1, #16]
 800b4da:	1b12      	subs	r2, r2, r4
 800b4dc:	d10e      	bne.n	800b4fc <__mcmp+0x28>
 800b4de:	f100 0314 	add.w	r3, r0, #20
 800b4e2:	3114      	adds	r1, #20
 800b4e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b4e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b4ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b4f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b4f4:	42a5      	cmp	r5, r4
 800b4f6:	d003      	beq.n	800b500 <__mcmp+0x2c>
 800b4f8:	d305      	bcc.n	800b506 <__mcmp+0x32>
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	4610      	mov	r0, r2
 800b4fe:	bd30      	pop	{r4, r5, pc}
 800b500:	4283      	cmp	r3, r0
 800b502:	d3f3      	bcc.n	800b4ec <__mcmp+0x18>
 800b504:	e7fa      	b.n	800b4fc <__mcmp+0x28>
 800b506:	f04f 32ff 	mov.w	r2, #4294967295
 800b50a:	e7f7      	b.n	800b4fc <__mcmp+0x28>

0800b50c <__mdiff>:
 800b50c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b510:	460c      	mov	r4, r1
 800b512:	4606      	mov	r6, r0
 800b514:	4611      	mov	r1, r2
 800b516:	4620      	mov	r0, r4
 800b518:	4617      	mov	r7, r2
 800b51a:	f7ff ffdb 	bl	800b4d4 <__mcmp>
 800b51e:	1e05      	subs	r5, r0, #0
 800b520:	d110      	bne.n	800b544 <__mdiff+0x38>
 800b522:	4629      	mov	r1, r5
 800b524:	4630      	mov	r0, r6
 800b526:	f7ff fd0d 	bl	800af44 <_Balloc>
 800b52a:	b930      	cbnz	r0, 800b53a <__mdiff+0x2e>
 800b52c:	4b39      	ldr	r3, [pc, #228]	; (800b614 <__mdiff+0x108>)
 800b52e:	4602      	mov	r2, r0
 800b530:	f240 2132 	movw	r1, #562	; 0x232
 800b534:	4838      	ldr	r0, [pc, #224]	; (800b618 <__mdiff+0x10c>)
 800b536:	f001 f831 	bl	800c59c <__assert_func>
 800b53a:	2301      	movs	r3, #1
 800b53c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b540:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b544:	bfa4      	itt	ge
 800b546:	463b      	movge	r3, r7
 800b548:	4627      	movge	r7, r4
 800b54a:	4630      	mov	r0, r6
 800b54c:	6879      	ldr	r1, [r7, #4]
 800b54e:	bfa6      	itte	ge
 800b550:	461c      	movge	r4, r3
 800b552:	2500      	movge	r5, #0
 800b554:	2501      	movlt	r5, #1
 800b556:	f7ff fcf5 	bl	800af44 <_Balloc>
 800b55a:	b920      	cbnz	r0, 800b566 <__mdiff+0x5a>
 800b55c:	4b2d      	ldr	r3, [pc, #180]	; (800b614 <__mdiff+0x108>)
 800b55e:	4602      	mov	r2, r0
 800b560:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b564:	e7e6      	b.n	800b534 <__mdiff+0x28>
 800b566:	693e      	ldr	r6, [r7, #16]
 800b568:	60c5      	str	r5, [r0, #12]
 800b56a:	6925      	ldr	r5, [r4, #16]
 800b56c:	f107 0114 	add.w	r1, r7, #20
 800b570:	f104 0914 	add.w	r9, r4, #20
 800b574:	f100 0e14 	add.w	lr, r0, #20
 800b578:	f107 0210 	add.w	r2, r7, #16
 800b57c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b580:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b584:	46f2      	mov	sl, lr
 800b586:	2700      	movs	r7, #0
 800b588:	f859 3b04 	ldr.w	r3, [r9], #4
 800b58c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b590:	fa1f f883 	uxth.w	r8, r3
 800b594:	fa17 f78b 	uxtah	r7, r7, fp
 800b598:	0c1b      	lsrs	r3, r3, #16
 800b59a:	eba7 0808 	sub.w	r8, r7, r8
 800b59e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5a6:	fa1f f888 	uxth.w	r8, r8
 800b5aa:	141f      	asrs	r7, r3, #16
 800b5ac:	454d      	cmp	r5, r9
 800b5ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b5b2:	f84a 3b04 	str.w	r3, [sl], #4
 800b5b6:	d8e7      	bhi.n	800b588 <__mdiff+0x7c>
 800b5b8:	1b2b      	subs	r3, r5, r4
 800b5ba:	3b15      	subs	r3, #21
 800b5bc:	f023 0303 	bic.w	r3, r3, #3
 800b5c0:	3304      	adds	r3, #4
 800b5c2:	3415      	adds	r4, #21
 800b5c4:	42a5      	cmp	r5, r4
 800b5c6:	bf38      	it	cc
 800b5c8:	2304      	movcc	r3, #4
 800b5ca:	4419      	add	r1, r3
 800b5cc:	4473      	add	r3, lr
 800b5ce:	469e      	mov	lr, r3
 800b5d0:	460d      	mov	r5, r1
 800b5d2:	4565      	cmp	r5, ip
 800b5d4:	d30e      	bcc.n	800b5f4 <__mdiff+0xe8>
 800b5d6:	f10c 0203 	add.w	r2, ip, #3
 800b5da:	1a52      	subs	r2, r2, r1
 800b5dc:	f022 0203 	bic.w	r2, r2, #3
 800b5e0:	3903      	subs	r1, #3
 800b5e2:	458c      	cmp	ip, r1
 800b5e4:	bf38      	it	cc
 800b5e6:	2200      	movcc	r2, #0
 800b5e8:	441a      	add	r2, r3
 800b5ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b5ee:	b17b      	cbz	r3, 800b610 <__mdiff+0x104>
 800b5f0:	6106      	str	r6, [r0, #16]
 800b5f2:	e7a5      	b.n	800b540 <__mdiff+0x34>
 800b5f4:	f855 8b04 	ldr.w	r8, [r5], #4
 800b5f8:	fa17 f488 	uxtah	r4, r7, r8
 800b5fc:	1422      	asrs	r2, r4, #16
 800b5fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b602:	b2a4      	uxth	r4, r4
 800b604:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b608:	f84e 4b04 	str.w	r4, [lr], #4
 800b60c:	1417      	asrs	r7, r2, #16
 800b60e:	e7e0      	b.n	800b5d2 <__mdiff+0xc6>
 800b610:	3e01      	subs	r6, #1
 800b612:	e7ea      	b.n	800b5ea <__mdiff+0xde>
 800b614:	0800d2bc 	.word	0x0800d2bc
 800b618:	0800d34c 	.word	0x0800d34c

0800b61c <__ulp>:
 800b61c:	b082      	sub	sp, #8
 800b61e:	ed8d 0b00 	vstr	d0, [sp]
 800b622:	9b01      	ldr	r3, [sp, #4]
 800b624:	4912      	ldr	r1, [pc, #72]	; (800b670 <__ulp+0x54>)
 800b626:	4019      	ands	r1, r3
 800b628:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b62c:	2900      	cmp	r1, #0
 800b62e:	dd05      	ble.n	800b63c <__ulp+0x20>
 800b630:	2200      	movs	r2, #0
 800b632:	460b      	mov	r3, r1
 800b634:	ec43 2b10 	vmov	d0, r2, r3
 800b638:	b002      	add	sp, #8
 800b63a:	4770      	bx	lr
 800b63c:	4249      	negs	r1, r1
 800b63e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b642:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b646:	f04f 0200 	mov.w	r2, #0
 800b64a:	f04f 0300 	mov.w	r3, #0
 800b64e:	da04      	bge.n	800b65a <__ulp+0x3e>
 800b650:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b654:	fa41 f300 	asr.w	r3, r1, r0
 800b658:	e7ec      	b.n	800b634 <__ulp+0x18>
 800b65a:	f1a0 0114 	sub.w	r1, r0, #20
 800b65e:	291e      	cmp	r1, #30
 800b660:	bfda      	itte	le
 800b662:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b666:	fa20 f101 	lsrle.w	r1, r0, r1
 800b66a:	2101      	movgt	r1, #1
 800b66c:	460a      	mov	r2, r1
 800b66e:	e7e1      	b.n	800b634 <__ulp+0x18>
 800b670:	7ff00000 	.word	0x7ff00000

0800b674 <__b2d>:
 800b674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b676:	6905      	ldr	r5, [r0, #16]
 800b678:	f100 0714 	add.w	r7, r0, #20
 800b67c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b680:	1f2e      	subs	r6, r5, #4
 800b682:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b686:	4620      	mov	r0, r4
 800b688:	f7ff fd52 	bl	800b130 <__hi0bits>
 800b68c:	f1c0 0320 	rsb	r3, r0, #32
 800b690:	280a      	cmp	r0, #10
 800b692:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b710 <__b2d+0x9c>
 800b696:	600b      	str	r3, [r1, #0]
 800b698:	dc14      	bgt.n	800b6c4 <__b2d+0x50>
 800b69a:	f1c0 0e0b 	rsb	lr, r0, #11
 800b69e:	fa24 f10e 	lsr.w	r1, r4, lr
 800b6a2:	42b7      	cmp	r7, r6
 800b6a4:	ea41 030c 	orr.w	r3, r1, ip
 800b6a8:	bf34      	ite	cc
 800b6aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b6ae:	2100      	movcs	r1, #0
 800b6b0:	3015      	adds	r0, #21
 800b6b2:	fa04 f000 	lsl.w	r0, r4, r0
 800b6b6:	fa21 f10e 	lsr.w	r1, r1, lr
 800b6ba:	ea40 0201 	orr.w	r2, r0, r1
 800b6be:	ec43 2b10 	vmov	d0, r2, r3
 800b6c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6c4:	42b7      	cmp	r7, r6
 800b6c6:	bf3a      	itte	cc
 800b6c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b6cc:	f1a5 0608 	subcc.w	r6, r5, #8
 800b6d0:	2100      	movcs	r1, #0
 800b6d2:	380b      	subs	r0, #11
 800b6d4:	d017      	beq.n	800b706 <__b2d+0x92>
 800b6d6:	f1c0 0c20 	rsb	ip, r0, #32
 800b6da:	fa04 f500 	lsl.w	r5, r4, r0
 800b6de:	42be      	cmp	r6, r7
 800b6e0:	fa21 f40c 	lsr.w	r4, r1, ip
 800b6e4:	ea45 0504 	orr.w	r5, r5, r4
 800b6e8:	bf8c      	ite	hi
 800b6ea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b6ee:	2400      	movls	r4, #0
 800b6f0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b6f4:	fa01 f000 	lsl.w	r0, r1, r0
 800b6f8:	fa24 f40c 	lsr.w	r4, r4, ip
 800b6fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b700:	ea40 0204 	orr.w	r2, r0, r4
 800b704:	e7db      	b.n	800b6be <__b2d+0x4a>
 800b706:	ea44 030c 	orr.w	r3, r4, ip
 800b70a:	460a      	mov	r2, r1
 800b70c:	e7d7      	b.n	800b6be <__b2d+0x4a>
 800b70e:	bf00      	nop
 800b710:	3ff00000 	.word	0x3ff00000

0800b714 <__d2b>:
 800b714:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b718:	4689      	mov	r9, r1
 800b71a:	2101      	movs	r1, #1
 800b71c:	ec57 6b10 	vmov	r6, r7, d0
 800b720:	4690      	mov	r8, r2
 800b722:	f7ff fc0f 	bl	800af44 <_Balloc>
 800b726:	4604      	mov	r4, r0
 800b728:	b930      	cbnz	r0, 800b738 <__d2b+0x24>
 800b72a:	4602      	mov	r2, r0
 800b72c:	4b25      	ldr	r3, [pc, #148]	; (800b7c4 <__d2b+0xb0>)
 800b72e:	4826      	ldr	r0, [pc, #152]	; (800b7c8 <__d2b+0xb4>)
 800b730:	f240 310a 	movw	r1, #778	; 0x30a
 800b734:	f000 ff32 	bl	800c59c <__assert_func>
 800b738:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b73c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b740:	bb35      	cbnz	r5, 800b790 <__d2b+0x7c>
 800b742:	2e00      	cmp	r6, #0
 800b744:	9301      	str	r3, [sp, #4]
 800b746:	d028      	beq.n	800b79a <__d2b+0x86>
 800b748:	4668      	mov	r0, sp
 800b74a:	9600      	str	r6, [sp, #0]
 800b74c:	f7ff fd10 	bl	800b170 <__lo0bits>
 800b750:	9900      	ldr	r1, [sp, #0]
 800b752:	b300      	cbz	r0, 800b796 <__d2b+0x82>
 800b754:	9a01      	ldr	r2, [sp, #4]
 800b756:	f1c0 0320 	rsb	r3, r0, #32
 800b75a:	fa02 f303 	lsl.w	r3, r2, r3
 800b75e:	430b      	orrs	r3, r1
 800b760:	40c2      	lsrs	r2, r0
 800b762:	6163      	str	r3, [r4, #20]
 800b764:	9201      	str	r2, [sp, #4]
 800b766:	9b01      	ldr	r3, [sp, #4]
 800b768:	61a3      	str	r3, [r4, #24]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	bf14      	ite	ne
 800b76e:	2202      	movne	r2, #2
 800b770:	2201      	moveq	r2, #1
 800b772:	6122      	str	r2, [r4, #16]
 800b774:	b1d5      	cbz	r5, 800b7ac <__d2b+0x98>
 800b776:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b77a:	4405      	add	r5, r0
 800b77c:	f8c9 5000 	str.w	r5, [r9]
 800b780:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b784:	f8c8 0000 	str.w	r0, [r8]
 800b788:	4620      	mov	r0, r4
 800b78a:	b003      	add	sp, #12
 800b78c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b790:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b794:	e7d5      	b.n	800b742 <__d2b+0x2e>
 800b796:	6161      	str	r1, [r4, #20]
 800b798:	e7e5      	b.n	800b766 <__d2b+0x52>
 800b79a:	a801      	add	r0, sp, #4
 800b79c:	f7ff fce8 	bl	800b170 <__lo0bits>
 800b7a0:	9b01      	ldr	r3, [sp, #4]
 800b7a2:	6163      	str	r3, [r4, #20]
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	6122      	str	r2, [r4, #16]
 800b7a8:	3020      	adds	r0, #32
 800b7aa:	e7e3      	b.n	800b774 <__d2b+0x60>
 800b7ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b7b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b7b4:	f8c9 0000 	str.w	r0, [r9]
 800b7b8:	6918      	ldr	r0, [r3, #16]
 800b7ba:	f7ff fcb9 	bl	800b130 <__hi0bits>
 800b7be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b7c2:	e7df      	b.n	800b784 <__d2b+0x70>
 800b7c4:	0800d2bc 	.word	0x0800d2bc
 800b7c8:	0800d34c 	.word	0x0800d34c

0800b7cc <__ratio>:
 800b7cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d0:	468a      	mov	sl, r1
 800b7d2:	4669      	mov	r1, sp
 800b7d4:	4683      	mov	fp, r0
 800b7d6:	f7ff ff4d 	bl	800b674 <__b2d>
 800b7da:	a901      	add	r1, sp, #4
 800b7dc:	4650      	mov	r0, sl
 800b7de:	ec59 8b10 	vmov	r8, r9, d0
 800b7e2:	ee10 6a10 	vmov	r6, s0
 800b7e6:	f7ff ff45 	bl	800b674 <__b2d>
 800b7ea:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b7ee:	f8da 2010 	ldr.w	r2, [sl, #16]
 800b7f2:	eba3 0c02 	sub.w	ip, r3, r2
 800b7f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b7fa:	1a9b      	subs	r3, r3, r2
 800b7fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b800:	ec55 4b10 	vmov	r4, r5, d0
 800b804:	2b00      	cmp	r3, #0
 800b806:	ee10 0a10 	vmov	r0, s0
 800b80a:	bfce      	itee	gt
 800b80c:	464a      	movgt	r2, r9
 800b80e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b812:	462a      	movle	r2, r5
 800b814:	464f      	mov	r7, r9
 800b816:	4629      	mov	r1, r5
 800b818:	bfcc      	ite	gt
 800b81a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b81e:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b822:	ec47 6b17 	vmov	d7, r6, r7
 800b826:	ec41 0b16 	vmov	d6, r0, r1
 800b82a:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800b82e:	b003      	add	sp, #12
 800b830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b834 <__copybits>:
 800b834:	3901      	subs	r1, #1
 800b836:	b570      	push	{r4, r5, r6, lr}
 800b838:	1149      	asrs	r1, r1, #5
 800b83a:	6914      	ldr	r4, [r2, #16]
 800b83c:	3101      	adds	r1, #1
 800b83e:	f102 0314 	add.w	r3, r2, #20
 800b842:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b846:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b84a:	1f05      	subs	r5, r0, #4
 800b84c:	42a3      	cmp	r3, r4
 800b84e:	d30c      	bcc.n	800b86a <__copybits+0x36>
 800b850:	1aa3      	subs	r3, r4, r2
 800b852:	3b11      	subs	r3, #17
 800b854:	f023 0303 	bic.w	r3, r3, #3
 800b858:	3211      	adds	r2, #17
 800b85a:	42a2      	cmp	r2, r4
 800b85c:	bf88      	it	hi
 800b85e:	2300      	movhi	r3, #0
 800b860:	4418      	add	r0, r3
 800b862:	2300      	movs	r3, #0
 800b864:	4288      	cmp	r0, r1
 800b866:	d305      	bcc.n	800b874 <__copybits+0x40>
 800b868:	bd70      	pop	{r4, r5, r6, pc}
 800b86a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b86e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b872:	e7eb      	b.n	800b84c <__copybits+0x18>
 800b874:	f840 3b04 	str.w	r3, [r0], #4
 800b878:	e7f4      	b.n	800b864 <__copybits+0x30>

0800b87a <__any_on>:
 800b87a:	f100 0214 	add.w	r2, r0, #20
 800b87e:	6900      	ldr	r0, [r0, #16]
 800b880:	114b      	asrs	r3, r1, #5
 800b882:	4298      	cmp	r0, r3
 800b884:	b510      	push	{r4, lr}
 800b886:	db11      	blt.n	800b8ac <__any_on+0x32>
 800b888:	dd0a      	ble.n	800b8a0 <__any_on+0x26>
 800b88a:	f011 011f 	ands.w	r1, r1, #31
 800b88e:	d007      	beq.n	800b8a0 <__any_on+0x26>
 800b890:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b894:	fa24 f001 	lsr.w	r0, r4, r1
 800b898:	fa00 f101 	lsl.w	r1, r0, r1
 800b89c:	428c      	cmp	r4, r1
 800b89e:	d10b      	bne.n	800b8b8 <__any_on+0x3e>
 800b8a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d803      	bhi.n	800b8b0 <__any_on+0x36>
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	bd10      	pop	{r4, pc}
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	e7f7      	b.n	800b8a0 <__any_on+0x26>
 800b8b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8b4:	2900      	cmp	r1, #0
 800b8b6:	d0f5      	beq.n	800b8a4 <__any_on+0x2a>
 800b8b8:	2001      	movs	r0, #1
 800b8ba:	e7f6      	b.n	800b8aa <__any_on+0x30>

0800b8bc <_calloc_r>:
 800b8bc:	b513      	push	{r0, r1, r4, lr}
 800b8be:	434a      	muls	r2, r1
 800b8c0:	4611      	mov	r1, r2
 800b8c2:	9201      	str	r2, [sp, #4]
 800b8c4:	f000 f85a 	bl	800b97c <_malloc_r>
 800b8c8:	4604      	mov	r4, r0
 800b8ca:	b118      	cbz	r0, 800b8d4 <_calloc_r+0x18>
 800b8cc:	9a01      	ldr	r2, [sp, #4]
 800b8ce:	2100      	movs	r1, #0
 800b8d0:	f7fc fc06 	bl	80080e0 <memset>
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	b002      	add	sp, #8
 800b8d8:	bd10      	pop	{r4, pc}
	...

0800b8dc <_free_r>:
 800b8dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b8de:	2900      	cmp	r1, #0
 800b8e0:	d048      	beq.n	800b974 <_free_r+0x98>
 800b8e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8e6:	9001      	str	r0, [sp, #4]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f1a1 0404 	sub.w	r4, r1, #4
 800b8ee:	bfb8      	it	lt
 800b8f0:	18e4      	addlt	r4, r4, r3
 800b8f2:	f001 f857 	bl	800c9a4 <__malloc_lock>
 800b8f6:	4a20      	ldr	r2, [pc, #128]	; (800b978 <_free_r+0x9c>)
 800b8f8:	9801      	ldr	r0, [sp, #4]
 800b8fa:	6813      	ldr	r3, [r2, #0]
 800b8fc:	4615      	mov	r5, r2
 800b8fe:	b933      	cbnz	r3, 800b90e <_free_r+0x32>
 800b900:	6063      	str	r3, [r4, #4]
 800b902:	6014      	str	r4, [r2, #0]
 800b904:	b003      	add	sp, #12
 800b906:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b90a:	f001 b851 	b.w	800c9b0 <__malloc_unlock>
 800b90e:	42a3      	cmp	r3, r4
 800b910:	d90b      	bls.n	800b92a <_free_r+0x4e>
 800b912:	6821      	ldr	r1, [r4, #0]
 800b914:	1862      	adds	r2, r4, r1
 800b916:	4293      	cmp	r3, r2
 800b918:	bf04      	itt	eq
 800b91a:	681a      	ldreq	r2, [r3, #0]
 800b91c:	685b      	ldreq	r3, [r3, #4]
 800b91e:	6063      	str	r3, [r4, #4]
 800b920:	bf04      	itt	eq
 800b922:	1852      	addeq	r2, r2, r1
 800b924:	6022      	streq	r2, [r4, #0]
 800b926:	602c      	str	r4, [r5, #0]
 800b928:	e7ec      	b.n	800b904 <_free_r+0x28>
 800b92a:	461a      	mov	r2, r3
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	b10b      	cbz	r3, 800b934 <_free_r+0x58>
 800b930:	42a3      	cmp	r3, r4
 800b932:	d9fa      	bls.n	800b92a <_free_r+0x4e>
 800b934:	6811      	ldr	r1, [r2, #0]
 800b936:	1855      	adds	r5, r2, r1
 800b938:	42a5      	cmp	r5, r4
 800b93a:	d10b      	bne.n	800b954 <_free_r+0x78>
 800b93c:	6824      	ldr	r4, [r4, #0]
 800b93e:	4421      	add	r1, r4
 800b940:	1854      	adds	r4, r2, r1
 800b942:	42a3      	cmp	r3, r4
 800b944:	6011      	str	r1, [r2, #0]
 800b946:	d1dd      	bne.n	800b904 <_free_r+0x28>
 800b948:	681c      	ldr	r4, [r3, #0]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	6053      	str	r3, [r2, #4]
 800b94e:	4421      	add	r1, r4
 800b950:	6011      	str	r1, [r2, #0]
 800b952:	e7d7      	b.n	800b904 <_free_r+0x28>
 800b954:	d902      	bls.n	800b95c <_free_r+0x80>
 800b956:	230c      	movs	r3, #12
 800b958:	6003      	str	r3, [r0, #0]
 800b95a:	e7d3      	b.n	800b904 <_free_r+0x28>
 800b95c:	6825      	ldr	r5, [r4, #0]
 800b95e:	1961      	adds	r1, r4, r5
 800b960:	428b      	cmp	r3, r1
 800b962:	bf04      	itt	eq
 800b964:	6819      	ldreq	r1, [r3, #0]
 800b966:	685b      	ldreq	r3, [r3, #4]
 800b968:	6063      	str	r3, [r4, #4]
 800b96a:	bf04      	itt	eq
 800b96c:	1949      	addeq	r1, r1, r5
 800b96e:	6021      	streq	r1, [r4, #0]
 800b970:	6054      	str	r4, [r2, #4]
 800b972:	e7c7      	b.n	800b904 <_free_r+0x28>
 800b974:	b003      	add	sp, #12
 800b976:	bd30      	pop	{r4, r5, pc}
 800b978:	20000258 	.word	0x20000258

0800b97c <_malloc_r>:
 800b97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b97e:	1ccd      	adds	r5, r1, #3
 800b980:	f025 0503 	bic.w	r5, r5, #3
 800b984:	3508      	adds	r5, #8
 800b986:	2d0c      	cmp	r5, #12
 800b988:	bf38      	it	cc
 800b98a:	250c      	movcc	r5, #12
 800b98c:	2d00      	cmp	r5, #0
 800b98e:	4606      	mov	r6, r0
 800b990:	db01      	blt.n	800b996 <_malloc_r+0x1a>
 800b992:	42a9      	cmp	r1, r5
 800b994:	d903      	bls.n	800b99e <_malloc_r+0x22>
 800b996:	230c      	movs	r3, #12
 800b998:	6033      	str	r3, [r6, #0]
 800b99a:	2000      	movs	r0, #0
 800b99c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b99e:	f001 f801 	bl	800c9a4 <__malloc_lock>
 800b9a2:	4921      	ldr	r1, [pc, #132]	; (800ba28 <_malloc_r+0xac>)
 800b9a4:	680a      	ldr	r2, [r1, #0]
 800b9a6:	4614      	mov	r4, r2
 800b9a8:	b99c      	cbnz	r4, 800b9d2 <_malloc_r+0x56>
 800b9aa:	4f20      	ldr	r7, [pc, #128]	; (800ba2c <_malloc_r+0xb0>)
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	b923      	cbnz	r3, 800b9ba <_malloc_r+0x3e>
 800b9b0:	4621      	mov	r1, r4
 800b9b2:	4630      	mov	r0, r6
 800b9b4:	f000 fcd0 	bl	800c358 <_sbrk_r>
 800b9b8:	6038      	str	r0, [r7, #0]
 800b9ba:	4629      	mov	r1, r5
 800b9bc:	4630      	mov	r0, r6
 800b9be:	f000 fccb 	bl	800c358 <_sbrk_r>
 800b9c2:	1c43      	adds	r3, r0, #1
 800b9c4:	d123      	bne.n	800ba0e <_malloc_r+0x92>
 800b9c6:	230c      	movs	r3, #12
 800b9c8:	6033      	str	r3, [r6, #0]
 800b9ca:	4630      	mov	r0, r6
 800b9cc:	f000 fff0 	bl	800c9b0 <__malloc_unlock>
 800b9d0:	e7e3      	b.n	800b99a <_malloc_r+0x1e>
 800b9d2:	6823      	ldr	r3, [r4, #0]
 800b9d4:	1b5b      	subs	r3, r3, r5
 800b9d6:	d417      	bmi.n	800ba08 <_malloc_r+0x8c>
 800b9d8:	2b0b      	cmp	r3, #11
 800b9da:	d903      	bls.n	800b9e4 <_malloc_r+0x68>
 800b9dc:	6023      	str	r3, [r4, #0]
 800b9de:	441c      	add	r4, r3
 800b9e0:	6025      	str	r5, [r4, #0]
 800b9e2:	e004      	b.n	800b9ee <_malloc_r+0x72>
 800b9e4:	6863      	ldr	r3, [r4, #4]
 800b9e6:	42a2      	cmp	r2, r4
 800b9e8:	bf0c      	ite	eq
 800b9ea:	600b      	streq	r3, [r1, #0]
 800b9ec:	6053      	strne	r3, [r2, #4]
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	f000 ffde 	bl	800c9b0 <__malloc_unlock>
 800b9f4:	f104 000b 	add.w	r0, r4, #11
 800b9f8:	1d23      	adds	r3, r4, #4
 800b9fa:	f020 0007 	bic.w	r0, r0, #7
 800b9fe:	1ac2      	subs	r2, r0, r3
 800ba00:	d0cc      	beq.n	800b99c <_malloc_r+0x20>
 800ba02:	1a1b      	subs	r3, r3, r0
 800ba04:	50a3      	str	r3, [r4, r2]
 800ba06:	e7c9      	b.n	800b99c <_malloc_r+0x20>
 800ba08:	4622      	mov	r2, r4
 800ba0a:	6864      	ldr	r4, [r4, #4]
 800ba0c:	e7cc      	b.n	800b9a8 <_malloc_r+0x2c>
 800ba0e:	1cc4      	adds	r4, r0, #3
 800ba10:	f024 0403 	bic.w	r4, r4, #3
 800ba14:	42a0      	cmp	r0, r4
 800ba16:	d0e3      	beq.n	800b9e0 <_malloc_r+0x64>
 800ba18:	1a21      	subs	r1, r4, r0
 800ba1a:	4630      	mov	r0, r6
 800ba1c:	f000 fc9c 	bl	800c358 <_sbrk_r>
 800ba20:	3001      	adds	r0, #1
 800ba22:	d1dd      	bne.n	800b9e0 <_malloc_r+0x64>
 800ba24:	e7cf      	b.n	800b9c6 <_malloc_r+0x4a>
 800ba26:	bf00      	nop
 800ba28:	20000258 	.word	0x20000258
 800ba2c:	2000025c 	.word	0x2000025c

0800ba30 <__ssputs_r>:
 800ba30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba34:	688e      	ldr	r6, [r1, #8]
 800ba36:	429e      	cmp	r6, r3
 800ba38:	4682      	mov	sl, r0
 800ba3a:	460c      	mov	r4, r1
 800ba3c:	4690      	mov	r8, r2
 800ba3e:	461f      	mov	r7, r3
 800ba40:	d838      	bhi.n	800bab4 <__ssputs_r+0x84>
 800ba42:	898a      	ldrh	r2, [r1, #12]
 800ba44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba48:	d032      	beq.n	800bab0 <__ssputs_r+0x80>
 800ba4a:	6825      	ldr	r5, [r4, #0]
 800ba4c:	6909      	ldr	r1, [r1, #16]
 800ba4e:	eba5 0901 	sub.w	r9, r5, r1
 800ba52:	6965      	ldr	r5, [r4, #20]
 800ba54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	444b      	add	r3, r9
 800ba60:	106d      	asrs	r5, r5, #1
 800ba62:	429d      	cmp	r5, r3
 800ba64:	bf38      	it	cc
 800ba66:	461d      	movcc	r5, r3
 800ba68:	0553      	lsls	r3, r2, #21
 800ba6a:	d531      	bpl.n	800bad0 <__ssputs_r+0xa0>
 800ba6c:	4629      	mov	r1, r5
 800ba6e:	f7ff ff85 	bl	800b97c <_malloc_r>
 800ba72:	4606      	mov	r6, r0
 800ba74:	b950      	cbnz	r0, 800ba8c <__ssputs_r+0x5c>
 800ba76:	230c      	movs	r3, #12
 800ba78:	f8ca 3000 	str.w	r3, [sl]
 800ba7c:	89a3      	ldrh	r3, [r4, #12]
 800ba7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba82:	81a3      	strh	r3, [r4, #12]
 800ba84:	f04f 30ff 	mov.w	r0, #4294967295
 800ba88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba8c:	6921      	ldr	r1, [r4, #16]
 800ba8e:	464a      	mov	r2, r9
 800ba90:	f7fc fb18 	bl	80080c4 <memcpy>
 800ba94:	89a3      	ldrh	r3, [r4, #12]
 800ba96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba9e:	81a3      	strh	r3, [r4, #12]
 800baa0:	6126      	str	r6, [r4, #16]
 800baa2:	6165      	str	r5, [r4, #20]
 800baa4:	444e      	add	r6, r9
 800baa6:	eba5 0509 	sub.w	r5, r5, r9
 800baaa:	6026      	str	r6, [r4, #0]
 800baac:	60a5      	str	r5, [r4, #8]
 800baae:	463e      	mov	r6, r7
 800bab0:	42be      	cmp	r6, r7
 800bab2:	d900      	bls.n	800bab6 <__ssputs_r+0x86>
 800bab4:	463e      	mov	r6, r7
 800bab6:	4632      	mov	r2, r6
 800bab8:	6820      	ldr	r0, [r4, #0]
 800baba:	4641      	mov	r1, r8
 800babc:	f000 ff58 	bl	800c970 <memmove>
 800bac0:	68a3      	ldr	r3, [r4, #8]
 800bac2:	6822      	ldr	r2, [r4, #0]
 800bac4:	1b9b      	subs	r3, r3, r6
 800bac6:	4432      	add	r2, r6
 800bac8:	60a3      	str	r3, [r4, #8]
 800baca:	6022      	str	r2, [r4, #0]
 800bacc:	2000      	movs	r0, #0
 800bace:	e7db      	b.n	800ba88 <__ssputs_r+0x58>
 800bad0:	462a      	mov	r2, r5
 800bad2:	f000 ff73 	bl	800c9bc <_realloc_r>
 800bad6:	4606      	mov	r6, r0
 800bad8:	2800      	cmp	r0, #0
 800bada:	d1e1      	bne.n	800baa0 <__ssputs_r+0x70>
 800badc:	6921      	ldr	r1, [r4, #16]
 800bade:	4650      	mov	r0, sl
 800bae0:	f7ff fefc 	bl	800b8dc <_free_r>
 800bae4:	e7c7      	b.n	800ba76 <__ssputs_r+0x46>
	...

0800bae8 <_svfiprintf_r>:
 800bae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baec:	4698      	mov	r8, r3
 800baee:	898b      	ldrh	r3, [r1, #12]
 800baf0:	061b      	lsls	r3, r3, #24
 800baf2:	b09d      	sub	sp, #116	; 0x74
 800baf4:	4607      	mov	r7, r0
 800baf6:	460d      	mov	r5, r1
 800baf8:	4614      	mov	r4, r2
 800bafa:	d50e      	bpl.n	800bb1a <_svfiprintf_r+0x32>
 800bafc:	690b      	ldr	r3, [r1, #16]
 800bafe:	b963      	cbnz	r3, 800bb1a <_svfiprintf_r+0x32>
 800bb00:	2140      	movs	r1, #64	; 0x40
 800bb02:	f7ff ff3b 	bl	800b97c <_malloc_r>
 800bb06:	6028      	str	r0, [r5, #0]
 800bb08:	6128      	str	r0, [r5, #16]
 800bb0a:	b920      	cbnz	r0, 800bb16 <_svfiprintf_r+0x2e>
 800bb0c:	230c      	movs	r3, #12
 800bb0e:	603b      	str	r3, [r7, #0]
 800bb10:	f04f 30ff 	mov.w	r0, #4294967295
 800bb14:	e0d1      	b.n	800bcba <_svfiprintf_r+0x1d2>
 800bb16:	2340      	movs	r3, #64	; 0x40
 800bb18:	616b      	str	r3, [r5, #20]
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	9309      	str	r3, [sp, #36]	; 0x24
 800bb1e:	2320      	movs	r3, #32
 800bb20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb24:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb28:	2330      	movs	r3, #48	; 0x30
 800bb2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bcd4 <_svfiprintf_r+0x1ec>
 800bb2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb32:	f04f 0901 	mov.w	r9, #1
 800bb36:	4623      	mov	r3, r4
 800bb38:	469a      	mov	sl, r3
 800bb3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb3e:	b10a      	cbz	r2, 800bb44 <_svfiprintf_r+0x5c>
 800bb40:	2a25      	cmp	r2, #37	; 0x25
 800bb42:	d1f9      	bne.n	800bb38 <_svfiprintf_r+0x50>
 800bb44:	ebba 0b04 	subs.w	fp, sl, r4
 800bb48:	d00b      	beq.n	800bb62 <_svfiprintf_r+0x7a>
 800bb4a:	465b      	mov	r3, fp
 800bb4c:	4622      	mov	r2, r4
 800bb4e:	4629      	mov	r1, r5
 800bb50:	4638      	mov	r0, r7
 800bb52:	f7ff ff6d 	bl	800ba30 <__ssputs_r>
 800bb56:	3001      	adds	r0, #1
 800bb58:	f000 80aa 	beq.w	800bcb0 <_svfiprintf_r+0x1c8>
 800bb5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb5e:	445a      	add	r2, fp
 800bb60:	9209      	str	r2, [sp, #36]	; 0x24
 800bb62:	f89a 3000 	ldrb.w	r3, [sl]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	f000 80a2 	beq.w	800bcb0 <_svfiprintf_r+0x1c8>
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb76:	f10a 0a01 	add.w	sl, sl, #1
 800bb7a:	9304      	str	r3, [sp, #16]
 800bb7c:	9307      	str	r3, [sp, #28]
 800bb7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb82:	931a      	str	r3, [sp, #104]	; 0x68
 800bb84:	4654      	mov	r4, sl
 800bb86:	2205      	movs	r2, #5
 800bb88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb8c:	4851      	ldr	r0, [pc, #324]	; (800bcd4 <_svfiprintf_r+0x1ec>)
 800bb8e:	f7f4 fb5f 	bl	8000250 <memchr>
 800bb92:	9a04      	ldr	r2, [sp, #16]
 800bb94:	b9d8      	cbnz	r0, 800bbce <_svfiprintf_r+0xe6>
 800bb96:	06d0      	lsls	r0, r2, #27
 800bb98:	bf44      	itt	mi
 800bb9a:	2320      	movmi	r3, #32
 800bb9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bba0:	0711      	lsls	r1, r2, #28
 800bba2:	bf44      	itt	mi
 800bba4:	232b      	movmi	r3, #43	; 0x2b
 800bba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bbaa:	f89a 3000 	ldrb.w	r3, [sl]
 800bbae:	2b2a      	cmp	r3, #42	; 0x2a
 800bbb0:	d015      	beq.n	800bbde <_svfiprintf_r+0xf6>
 800bbb2:	9a07      	ldr	r2, [sp, #28]
 800bbb4:	4654      	mov	r4, sl
 800bbb6:	2000      	movs	r0, #0
 800bbb8:	f04f 0c0a 	mov.w	ip, #10
 800bbbc:	4621      	mov	r1, r4
 800bbbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbc2:	3b30      	subs	r3, #48	; 0x30
 800bbc4:	2b09      	cmp	r3, #9
 800bbc6:	d94e      	bls.n	800bc66 <_svfiprintf_r+0x17e>
 800bbc8:	b1b0      	cbz	r0, 800bbf8 <_svfiprintf_r+0x110>
 800bbca:	9207      	str	r2, [sp, #28]
 800bbcc:	e014      	b.n	800bbf8 <_svfiprintf_r+0x110>
 800bbce:	eba0 0308 	sub.w	r3, r0, r8
 800bbd2:	fa09 f303 	lsl.w	r3, r9, r3
 800bbd6:	4313      	orrs	r3, r2
 800bbd8:	9304      	str	r3, [sp, #16]
 800bbda:	46a2      	mov	sl, r4
 800bbdc:	e7d2      	b.n	800bb84 <_svfiprintf_r+0x9c>
 800bbde:	9b03      	ldr	r3, [sp, #12]
 800bbe0:	1d19      	adds	r1, r3, #4
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	9103      	str	r1, [sp, #12]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	bfbb      	ittet	lt
 800bbea:	425b      	neglt	r3, r3
 800bbec:	f042 0202 	orrlt.w	r2, r2, #2
 800bbf0:	9307      	strge	r3, [sp, #28]
 800bbf2:	9307      	strlt	r3, [sp, #28]
 800bbf4:	bfb8      	it	lt
 800bbf6:	9204      	strlt	r2, [sp, #16]
 800bbf8:	7823      	ldrb	r3, [r4, #0]
 800bbfa:	2b2e      	cmp	r3, #46	; 0x2e
 800bbfc:	d10c      	bne.n	800bc18 <_svfiprintf_r+0x130>
 800bbfe:	7863      	ldrb	r3, [r4, #1]
 800bc00:	2b2a      	cmp	r3, #42	; 0x2a
 800bc02:	d135      	bne.n	800bc70 <_svfiprintf_r+0x188>
 800bc04:	9b03      	ldr	r3, [sp, #12]
 800bc06:	1d1a      	adds	r2, r3, #4
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	9203      	str	r2, [sp, #12]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	bfb8      	it	lt
 800bc10:	f04f 33ff 	movlt.w	r3, #4294967295
 800bc14:	3402      	adds	r4, #2
 800bc16:	9305      	str	r3, [sp, #20]
 800bc18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bce4 <_svfiprintf_r+0x1fc>
 800bc1c:	7821      	ldrb	r1, [r4, #0]
 800bc1e:	2203      	movs	r2, #3
 800bc20:	4650      	mov	r0, sl
 800bc22:	f7f4 fb15 	bl	8000250 <memchr>
 800bc26:	b140      	cbz	r0, 800bc3a <_svfiprintf_r+0x152>
 800bc28:	2340      	movs	r3, #64	; 0x40
 800bc2a:	eba0 000a 	sub.w	r0, r0, sl
 800bc2e:	fa03 f000 	lsl.w	r0, r3, r0
 800bc32:	9b04      	ldr	r3, [sp, #16]
 800bc34:	4303      	orrs	r3, r0
 800bc36:	3401      	adds	r4, #1
 800bc38:	9304      	str	r3, [sp, #16]
 800bc3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc3e:	4826      	ldr	r0, [pc, #152]	; (800bcd8 <_svfiprintf_r+0x1f0>)
 800bc40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc44:	2206      	movs	r2, #6
 800bc46:	f7f4 fb03 	bl	8000250 <memchr>
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	d038      	beq.n	800bcc0 <_svfiprintf_r+0x1d8>
 800bc4e:	4b23      	ldr	r3, [pc, #140]	; (800bcdc <_svfiprintf_r+0x1f4>)
 800bc50:	bb1b      	cbnz	r3, 800bc9a <_svfiprintf_r+0x1b2>
 800bc52:	9b03      	ldr	r3, [sp, #12]
 800bc54:	3307      	adds	r3, #7
 800bc56:	f023 0307 	bic.w	r3, r3, #7
 800bc5a:	3308      	adds	r3, #8
 800bc5c:	9303      	str	r3, [sp, #12]
 800bc5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc60:	4433      	add	r3, r6
 800bc62:	9309      	str	r3, [sp, #36]	; 0x24
 800bc64:	e767      	b.n	800bb36 <_svfiprintf_r+0x4e>
 800bc66:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc6a:	460c      	mov	r4, r1
 800bc6c:	2001      	movs	r0, #1
 800bc6e:	e7a5      	b.n	800bbbc <_svfiprintf_r+0xd4>
 800bc70:	2300      	movs	r3, #0
 800bc72:	3401      	adds	r4, #1
 800bc74:	9305      	str	r3, [sp, #20]
 800bc76:	4619      	mov	r1, r3
 800bc78:	f04f 0c0a 	mov.w	ip, #10
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc82:	3a30      	subs	r2, #48	; 0x30
 800bc84:	2a09      	cmp	r2, #9
 800bc86:	d903      	bls.n	800bc90 <_svfiprintf_r+0x1a8>
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d0c5      	beq.n	800bc18 <_svfiprintf_r+0x130>
 800bc8c:	9105      	str	r1, [sp, #20]
 800bc8e:	e7c3      	b.n	800bc18 <_svfiprintf_r+0x130>
 800bc90:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc94:	4604      	mov	r4, r0
 800bc96:	2301      	movs	r3, #1
 800bc98:	e7f0      	b.n	800bc7c <_svfiprintf_r+0x194>
 800bc9a:	ab03      	add	r3, sp, #12
 800bc9c:	9300      	str	r3, [sp, #0]
 800bc9e:	462a      	mov	r2, r5
 800bca0:	4b0f      	ldr	r3, [pc, #60]	; (800bce0 <_svfiprintf_r+0x1f8>)
 800bca2:	a904      	add	r1, sp, #16
 800bca4:	4638      	mov	r0, r7
 800bca6:	f7fc fab3 	bl	8008210 <_printf_float>
 800bcaa:	1c42      	adds	r2, r0, #1
 800bcac:	4606      	mov	r6, r0
 800bcae:	d1d6      	bne.n	800bc5e <_svfiprintf_r+0x176>
 800bcb0:	89ab      	ldrh	r3, [r5, #12]
 800bcb2:	065b      	lsls	r3, r3, #25
 800bcb4:	f53f af2c 	bmi.w	800bb10 <_svfiprintf_r+0x28>
 800bcb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bcba:	b01d      	add	sp, #116	; 0x74
 800bcbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc0:	ab03      	add	r3, sp, #12
 800bcc2:	9300      	str	r3, [sp, #0]
 800bcc4:	462a      	mov	r2, r5
 800bcc6:	4b06      	ldr	r3, [pc, #24]	; (800bce0 <_svfiprintf_r+0x1f8>)
 800bcc8:	a904      	add	r1, sp, #16
 800bcca:	4638      	mov	r0, r7
 800bccc:	f7fc fd2c 	bl	8008728 <_printf_i>
 800bcd0:	e7eb      	b.n	800bcaa <_svfiprintf_r+0x1c2>
 800bcd2:	bf00      	nop
 800bcd4:	0800d4ac 	.word	0x0800d4ac
 800bcd8:	0800d4b6 	.word	0x0800d4b6
 800bcdc:	08008211 	.word	0x08008211
 800bce0:	0800ba31 	.word	0x0800ba31
 800bce4:	0800d4b2 	.word	0x0800d4b2

0800bce8 <_sungetc_r>:
 800bce8:	b538      	push	{r3, r4, r5, lr}
 800bcea:	1c4b      	adds	r3, r1, #1
 800bcec:	4614      	mov	r4, r2
 800bcee:	d103      	bne.n	800bcf8 <_sungetc_r+0x10>
 800bcf0:	f04f 35ff 	mov.w	r5, #4294967295
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	bd38      	pop	{r3, r4, r5, pc}
 800bcf8:	8993      	ldrh	r3, [r2, #12]
 800bcfa:	f023 0320 	bic.w	r3, r3, #32
 800bcfe:	8193      	strh	r3, [r2, #12]
 800bd00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bd02:	6852      	ldr	r2, [r2, #4]
 800bd04:	b2cd      	uxtb	r5, r1
 800bd06:	b18b      	cbz	r3, 800bd2c <_sungetc_r+0x44>
 800bd08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	dd08      	ble.n	800bd20 <_sungetc_r+0x38>
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	1e5a      	subs	r2, r3, #1
 800bd12:	6022      	str	r2, [r4, #0]
 800bd14:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bd18:	6863      	ldr	r3, [r4, #4]
 800bd1a:	3301      	adds	r3, #1
 800bd1c:	6063      	str	r3, [r4, #4]
 800bd1e:	e7e9      	b.n	800bcf4 <_sungetc_r+0xc>
 800bd20:	4621      	mov	r1, r4
 800bd22:	f000 fbf3 	bl	800c50c <__submore>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	d0f1      	beq.n	800bd0e <_sungetc_r+0x26>
 800bd2a:	e7e1      	b.n	800bcf0 <_sungetc_r+0x8>
 800bd2c:	6921      	ldr	r1, [r4, #16]
 800bd2e:	6823      	ldr	r3, [r4, #0]
 800bd30:	b151      	cbz	r1, 800bd48 <_sungetc_r+0x60>
 800bd32:	4299      	cmp	r1, r3
 800bd34:	d208      	bcs.n	800bd48 <_sungetc_r+0x60>
 800bd36:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bd3a:	42a9      	cmp	r1, r5
 800bd3c:	d104      	bne.n	800bd48 <_sungetc_r+0x60>
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	3201      	adds	r2, #1
 800bd42:	6023      	str	r3, [r4, #0]
 800bd44:	6062      	str	r2, [r4, #4]
 800bd46:	e7d5      	b.n	800bcf4 <_sungetc_r+0xc>
 800bd48:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800bd4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd50:	6363      	str	r3, [r4, #52]	; 0x34
 800bd52:	2303      	movs	r3, #3
 800bd54:	63a3      	str	r3, [r4, #56]	; 0x38
 800bd56:	4623      	mov	r3, r4
 800bd58:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e7dc      	b.n	800bd1c <_sungetc_r+0x34>

0800bd62 <__ssrefill_r>:
 800bd62:	b510      	push	{r4, lr}
 800bd64:	460c      	mov	r4, r1
 800bd66:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bd68:	b169      	cbz	r1, 800bd86 <__ssrefill_r+0x24>
 800bd6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd6e:	4299      	cmp	r1, r3
 800bd70:	d001      	beq.n	800bd76 <__ssrefill_r+0x14>
 800bd72:	f7ff fdb3 	bl	800b8dc <_free_r>
 800bd76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bd78:	6063      	str	r3, [r4, #4]
 800bd7a:	2000      	movs	r0, #0
 800bd7c:	6360      	str	r0, [r4, #52]	; 0x34
 800bd7e:	b113      	cbz	r3, 800bd86 <__ssrefill_r+0x24>
 800bd80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bd82:	6023      	str	r3, [r4, #0]
 800bd84:	bd10      	pop	{r4, pc}
 800bd86:	6923      	ldr	r3, [r4, #16]
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	6063      	str	r3, [r4, #4]
 800bd8e:	89a3      	ldrh	r3, [r4, #12]
 800bd90:	f043 0320 	orr.w	r3, r3, #32
 800bd94:	81a3      	strh	r3, [r4, #12]
 800bd96:	f04f 30ff 	mov.w	r0, #4294967295
 800bd9a:	e7f3      	b.n	800bd84 <__ssrefill_r+0x22>

0800bd9c <__ssvfiscanf_r>:
 800bd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda0:	460c      	mov	r4, r1
 800bda2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800bda6:	2100      	movs	r1, #0
 800bda8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800bdac:	49b2      	ldr	r1, [pc, #712]	; (800c078 <__ssvfiscanf_r+0x2dc>)
 800bdae:	91a0      	str	r1, [sp, #640]	; 0x280
 800bdb0:	f10d 0804 	add.w	r8, sp, #4
 800bdb4:	49b1      	ldr	r1, [pc, #708]	; (800c07c <__ssvfiscanf_r+0x2e0>)
 800bdb6:	4fb2      	ldr	r7, [pc, #712]	; (800c080 <__ssvfiscanf_r+0x2e4>)
 800bdb8:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800c084 <__ssvfiscanf_r+0x2e8>
 800bdbc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800bdc0:	4606      	mov	r6, r0
 800bdc2:	91a1      	str	r1, [sp, #644]	; 0x284
 800bdc4:	9300      	str	r3, [sp, #0]
 800bdc6:	f892 a000 	ldrb.w	sl, [r2]
 800bdca:	f1ba 0f00 	cmp.w	sl, #0
 800bdce:	f000 8151 	beq.w	800c074 <__ssvfiscanf_r+0x2d8>
 800bdd2:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800bdd6:	f013 0308 	ands.w	r3, r3, #8
 800bdda:	f102 0501 	add.w	r5, r2, #1
 800bdde:	d019      	beq.n	800be14 <__ssvfiscanf_r+0x78>
 800bde0:	6863      	ldr	r3, [r4, #4]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	dd0f      	ble.n	800be06 <__ssvfiscanf_r+0x6a>
 800bde6:	6823      	ldr	r3, [r4, #0]
 800bde8:	781a      	ldrb	r2, [r3, #0]
 800bdea:	5cba      	ldrb	r2, [r7, r2]
 800bdec:	0712      	lsls	r2, r2, #28
 800bdee:	d401      	bmi.n	800bdf4 <__ssvfiscanf_r+0x58>
 800bdf0:	462a      	mov	r2, r5
 800bdf2:	e7e8      	b.n	800bdc6 <__ssvfiscanf_r+0x2a>
 800bdf4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bdf6:	3201      	adds	r2, #1
 800bdf8:	9245      	str	r2, [sp, #276]	; 0x114
 800bdfa:	6862      	ldr	r2, [r4, #4]
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	3a01      	subs	r2, #1
 800be00:	6062      	str	r2, [r4, #4]
 800be02:	6023      	str	r3, [r4, #0]
 800be04:	e7ec      	b.n	800bde0 <__ssvfiscanf_r+0x44>
 800be06:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800be08:	4621      	mov	r1, r4
 800be0a:	4630      	mov	r0, r6
 800be0c:	4798      	blx	r3
 800be0e:	2800      	cmp	r0, #0
 800be10:	d0e9      	beq.n	800bde6 <__ssvfiscanf_r+0x4a>
 800be12:	e7ed      	b.n	800bdf0 <__ssvfiscanf_r+0x54>
 800be14:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800be18:	f040 8083 	bne.w	800bf22 <__ssvfiscanf_r+0x186>
 800be1c:	9341      	str	r3, [sp, #260]	; 0x104
 800be1e:	9343      	str	r3, [sp, #268]	; 0x10c
 800be20:	7853      	ldrb	r3, [r2, #1]
 800be22:	2b2a      	cmp	r3, #42	; 0x2a
 800be24:	bf02      	ittt	eq
 800be26:	2310      	moveq	r3, #16
 800be28:	1c95      	addeq	r5, r2, #2
 800be2a:	9341      	streq	r3, [sp, #260]	; 0x104
 800be2c:	220a      	movs	r2, #10
 800be2e:	46ab      	mov	fp, r5
 800be30:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800be34:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800be38:	2b09      	cmp	r3, #9
 800be3a:	d91d      	bls.n	800be78 <__ssvfiscanf_r+0xdc>
 800be3c:	4891      	ldr	r0, [pc, #580]	; (800c084 <__ssvfiscanf_r+0x2e8>)
 800be3e:	2203      	movs	r2, #3
 800be40:	f7f4 fa06 	bl	8000250 <memchr>
 800be44:	b140      	cbz	r0, 800be58 <__ssvfiscanf_r+0xbc>
 800be46:	2301      	movs	r3, #1
 800be48:	eba0 0009 	sub.w	r0, r0, r9
 800be4c:	fa03 f000 	lsl.w	r0, r3, r0
 800be50:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800be52:	4318      	orrs	r0, r3
 800be54:	9041      	str	r0, [sp, #260]	; 0x104
 800be56:	465d      	mov	r5, fp
 800be58:	f815 3b01 	ldrb.w	r3, [r5], #1
 800be5c:	2b78      	cmp	r3, #120	; 0x78
 800be5e:	d806      	bhi.n	800be6e <__ssvfiscanf_r+0xd2>
 800be60:	2b57      	cmp	r3, #87	; 0x57
 800be62:	d810      	bhi.n	800be86 <__ssvfiscanf_r+0xea>
 800be64:	2b25      	cmp	r3, #37	; 0x25
 800be66:	d05c      	beq.n	800bf22 <__ssvfiscanf_r+0x186>
 800be68:	d856      	bhi.n	800bf18 <__ssvfiscanf_r+0x17c>
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d074      	beq.n	800bf58 <__ssvfiscanf_r+0x1bc>
 800be6e:	2303      	movs	r3, #3
 800be70:	9347      	str	r3, [sp, #284]	; 0x11c
 800be72:	230a      	movs	r3, #10
 800be74:	9342      	str	r3, [sp, #264]	; 0x108
 800be76:	e081      	b.n	800bf7c <__ssvfiscanf_r+0x1e0>
 800be78:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800be7a:	fb02 1303 	mla	r3, r2, r3, r1
 800be7e:	3b30      	subs	r3, #48	; 0x30
 800be80:	9343      	str	r3, [sp, #268]	; 0x10c
 800be82:	465d      	mov	r5, fp
 800be84:	e7d3      	b.n	800be2e <__ssvfiscanf_r+0x92>
 800be86:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800be8a:	2a20      	cmp	r2, #32
 800be8c:	d8ef      	bhi.n	800be6e <__ssvfiscanf_r+0xd2>
 800be8e:	a101      	add	r1, pc, #4	; (adr r1, 800be94 <__ssvfiscanf_r+0xf8>)
 800be90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800be94:	0800bf67 	.word	0x0800bf67
 800be98:	0800be6f 	.word	0x0800be6f
 800be9c:	0800be6f 	.word	0x0800be6f
 800bea0:	0800bfc5 	.word	0x0800bfc5
 800bea4:	0800be6f 	.word	0x0800be6f
 800bea8:	0800be6f 	.word	0x0800be6f
 800beac:	0800be6f 	.word	0x0800be6f
 800beb0:	0800be6f 	.word	0x0800be6f
 800beb4:	0800be6f 	.word	0x0800be6f
 800beb8:	0800be6f 	.word	0x0800be6f
 800bebc:	0800be6f 	.word	0x0800be6f
 800bec0:	0800bfdb 	.word	0x0800bfdb
 800bec4:	0800bfb1 	.word	0x0800bfb1
 800bec8:	0800bf1f 	.word	0x0800bf1f
 800becc:	0800bf1f 	.word	0x0800bf1f
 800bed0:	0800bf1f 	.word	0x0800bf1f
 800bed4:	0800be6f 	.word	0x0800be6f
 800bed8:	0800bfb5 	.word	0x0800bfb5
 800bedc:	0800be6f 	.word	0x0800be6f
 800bee0:	0800be6f 	.word	0x0800be6f
 800bee4:	0800be6f 	.word	0x0800be6f
 800bee8:	0800be6f 	.word	0x0800be6f
 800beec:	0800bfeb 	.word	0x0800bfeb
 800bef0:	0800bfbd 	.word	0x0800bfbd
 800bef4:	0800bf5f 	.word	0x0800bf5f
 800bef8:	0800be6f 	.word	0x0800be6f
 800befc:	0800be6f 	.word	0x0800be6f
 800bf00:	0800bfe7 	.word	0x0800bfe7
 800bf04:	0800be6f 	.word	0x0800be6f
 800bf08:	0800bfb1 	.word	0x0800bfb1
 800bf0c:	0800be6f 	.word	0x0800be6f
 800bf10:	0800be6f 	.word	0x0800be6f
 800bf14:	0800bf67 	.word	0x0800bf67
 800bf18:	3b45      	subs	r3, #69	; 0x45
 800bf1a:	2b02      	cmp	r3, #2
 800bf1c:	d8a7      	bhi.n	800be6e <__ssvfiscanf_r+0xd2>
 800bf1e:	2305      	movs	r3, #5
 800bf20:	e02b      	b.n	800bf7a <__ssvfiscanf_r+0x1de>
 800bf22:	6863      	ldr	r3, [r4, #4]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	dd0d      	ble.n	800bf44 <__ssvfiscanf_r+0x1a8>
 800bf28:	6823      	ldr	r3, [r4, #0]
 800bf2a:	781a      	ldrb	r2, [r3, #0]
 800bf2c:	4552      	cmp	r2, sl
 800bf2e:	f040 80a1 	bne.w	800c074 <__ssvfiscanf_r+0x2d8>
 800bf32:	3301      	adds	r3, #1
 800bf34:	6862      	ldr	r2, [r4, #4]
 800bf36:	6023      	str	r3, [r4, #0]
 800bf38:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800bf3a:	3a01      	subs	r2, #1
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	6062      	str	r2, [r4, #4]
 800bf40:	9345      	str	r3, [sp, #276]	; 0x114
 800bf42:	e755      	b.n	800bdf0 <__ssvfiscanf_r+0x54>
 800bf44:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bf46:	4621      	mov	r1, r4
 800bf48:	4630      	mov	r0, r6
 800bf4a:	4798      	blx	r3
 800bf4c:	2800      	cmp	r0, #0
 800bf4e:	d0eb      	beq.n	800bf28 <__ssvfiscanf_r+0x18c>
 800bf50:	9844      	ldr	r0, [sp, #272]	; 0x110
 800bf52:	2800      	cmp	r0, #0
 800bf54:	f040 8084 	bne.w	800c060 <__ssvfiscanf_r+0x2c4>
 800bf58:	f04f 30ff 	mov.w	r0, #4294967295
 800bf5c:	e086      	b.n	800c06c <__ssvfiscanf_r+0x2d0>
 800bf5e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800bf60:	f042 0220 	orr.w	r2, r2, #32
 800bf64:	9241      	str	r2, [sp, #260]	; 0x104
 800bf66:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800bf68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf6c:	9241      	str	r2, [sp, #260]	; 0x104
 800bf6e:	2210      	movs	r2, #16
 800bf70:	2b6f      	cmp	r3, #111	; 0x6f
 800bf72:	9242      	str	r2, [sp, #264]	; 0x108
 800bf74:	bf34      	ite	cc
 800bf76:	2303      	movcc	r3, #3
 800bf78:	2304      	movcs	r3, #4
 800bf7a:	9347      	str	r3, [sp, #284]	; 0x11c
 800bf7c:	6863      	ldr	r3, [r4, #4]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	dd41      	ble.n	800c006 <__ssvfiscanf_r+0x26a>
 800bf82:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bf84:	0659      	lsls	r1, r3, #25
 800bf86:	d404      	bmi.n	800bf92 <__ssvfiscanf_r+0x1f6>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	781a      	ldrb	r2, [r3, #0]
 800bf8c:	5cba      	ldrb	r2, [r7, r2]
 800bf8e:	0712      	lsls	r2, r2, #28
 800bf90:	d440      	bmi.n	800c014 <__ssvfiscanf_r+0x278>
 800bf92:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bf94:	2b02      	cmp	r3, #2
 800bf96:	dc4f      	bgt.n	800c038 <__ssvfiscanf_r+0x29c>
 800bf98:	466b      	mov	r3, sp
 800bf9a:	4622      	mov	r2, r4
 800bf9c:	a941      	add	r1, sp, #260	; 0x104
 800bf9e:	4630      	mov	r0, r6
 800bfa0:	f000 f874 	bl	800c08c <_scanf_chars>
 800bfa4:	2801      	cmp	r0, #1
 800bfa6:	d065      	beq.n	800c074 <__ssvfiscanf_r+0x2d8>
 800bfa8:	2802      	cmp	r0, #2
 800bfaa:	f47f af21 	bne.w	800bdf0 <__ssvfiscanf_r+0x54>
 800bfae:	e7cf      	b.n	800bf50 <__ssvfiscanf_r+0x1b4>
 800bfb0:	220a      	movs	r2, #10
 800bfb2:	e7dd      	b.n	800bf70 <__ssvfiscanf_r+0x1d4>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	9342      	str	r3, [sp, #264]	; 0x108
 800bfb8:	2303      	movs	r3, #3
 800bfba:	e7de      	b.n	800bf7a <__ssvfiscanf_r+0x1de>
 800bfbc:	2308      	movs	r3, #8
 800bfbe:	9342      	str	r3, [sp, #264]	; 0x108
 800bfc0:	2304      	movs	r3, #4
 800bfc2:	e7da      	b.n	800bf7a <__ssvfiscanf_r+0x1de>
 800bfc4:	4629      	mov	r1, r5
 800bfc6:	4640      	mov	r0, r8
 800bfc8:	f000 f9d6 	bl	800c378 <__sccl>
 800bfcc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bfce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfd2:	9341      	str	r3, [sp, #260]	; 0x104
 800bfd4:	4605      	mov	r5, r0
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e7cf      	b.n	800bf7a <__ssvfiscanf_r+0x1de>
 800bfda:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bfdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfe0:	9341      	str	r3, [sp, #260]	; 0x104
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	e7c9      	b.n	800bf7a <__ssvfiscanf_r+0x1de>
 800bfe6:	2302      	movs	r3, #2
 800bfe8:	e7c7      	b.n	800bf7a <__ssvfiscanf_r+0x1de>
 800bfea:	9841      	ldr	r0, [sp, #260]	; 0x104
 800bfec:	06c3      	lsls	r3, r0, #27
 800bfee:	f53f aeff 	bmi.w	800bdf0 <__ssvfiscanf_r+0x54>
 800bff2:	9b00      	ldr	r3, [sp, #0]
 800bff4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bff6:	1d19      	adds	r1, r3, #4
 800bff8:	9100      	str	r1, [sp, #0]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	07c0      	lsls	r0, r0, #31
 800bffe:	bf4c      	ite	mi
 800c000:	801a      	strhmi	r2, [r3, #0]
 800c002:	601a      	strpl	r2, [r3, #0]
 800c004:	e6f4      	b.n	800bdf0 <__ssvfiscanf_r+0x54>
 800c006:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c008:	4621      	mov	r1, r4
 800c00a:	4630      	mov	r0, r6
 800c00c:	4798      	blx	r3
 800c00e:	2800      	cmp	r0, #0
 800c010:	d0b7      	beq.n	800bf82 <__ssvfiscanf_r+0x1e6>
 800c012:	e79d      	b.n	800bf50 <__ssvfiscanf_r+0x1b4>
 800c014:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c016:	3201      	adds	r2, #1
 800c018:	9245      	str	r2, [sp, #276]	; 0x114
 800c01a:	6862      	ldr	r2, [r4, #4]
 800c01c:	3a01      	subs	r2, #1
 800c01e:	2a00      	cmp	r2, #0
 800c020:	6062      	str	r2, [r4, #4]
 800c022:	dd02      	ble.n	800c02a <__ssvfiscanf_r+0x28e>
 800c024:	3301      	adds	r3, #1
 800c026:	6023      	str	r3, [r4, #0]
 800c028:	e7ae      	b.n	800bf88 <__ssvfiscanf_r+0x1ec>
 800c02a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c02c:	4621      	mov	r1, r4
 800c02e:	4630      	mov	r0, r6
 800c030:	4798      	blx	r3
 800c032:	2800      	cmp	r0, #0
 800c034:	d0a8      	beq.n	800bf88 <__ssvfiscanf_r+0x1ec>
 800c036:	e78b      	b.n	800bf50 <__ssvfiscanf_r+0x1b4>
 800c038:	2b04      	cmp	r3, #4
 800c03a:	dc06      	bgt.n	800c04a <__ssvfiscanf_r+0x2ae>
 800c03c:	466b      	mov	r3, sp
 800c03e:	4622      	mov	r2, r4
 800c040:	a941      	add	r1, sp, #260	; 0x104
 800c042:	4630      	mov	r0, r6
 800c044:	f000 f87a 	bl	800c13c <_scanf_i>
 800c048:	e7ac      	b.n	800bfa4 <__ssvfiscanf_r+0x208>
 800c04a:	4b0f      	ldr	r3, [pc, #60]	; (800c088 <__ssvfiscanf_r+0x2ec>)
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	f43f aecf 	beq.w	800bdf0 <__ssvfiscanf_r+0x54>
 800c052:	466b      	mov	r3, sp
 800c054:	4622      	mov	r2, r4
 800c056:	a941      	add	r1, sp, #260	; 0x104
 800c058:	4630      	mov	r0, r6
 800c05a:	f7fc fc8b 	bl	8008974 <_scanf_float>
 800c05e:	e7a1      	b.n	800bfa4 <__ssvfiscanf_r+0x208>
 800c060:	89a3      	ldrh	r3, [r4, #12]
 800c062:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c066:	bf18      	it	ne
 800c068:	f04f 30ff 	movne.w	r0, #4294967295
 800c06c:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800c070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c074:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c076:	e7f9      	b.n	800c06c <__ssvfiscanf_r+0x2d0>
 800c078:	0800bce9 	.word	0x0800bce9
 800c07c:	0800bd63 	.word	0x0800bd63
 800c080:	0800d139 	.word	0x0800d139
 800c084:	0800d4b2 	.word	0x0800d4b2
 800c088:	08008975 	.word	0x08008975

0800c08c <_scanf_chars>:
 800c08c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c090:	4615      	mov	r5, r2
 800c092:	688a      	ldr	r2, [r1, #8]
 800c094:	4680      	mov	r8, r0
 800c096:	460c      	mov	r4, r1
 800c098:	b932      	cbnz	r2, 800c0a8 <_scanf_chars+0x1c>
 800c09a:	698a      	ldr	r2, [r1, #24]
 800c09c:	2a00      	cmp	r2, #0
 800c09e:	bf0c      	ite	eq
 800c0a0:	2201      	moveq	r2, #1
 800c0a2:	f04f 32ff 	movne.w	r2, #4294967295
 800c0a6:	608a      	str	r2, [r1, #8]
 800c0a8:	6822      	ldr	r2, [r4, #0]
 800c0aa:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800c138 <_scanf_chars+0xac>
 800c0ae:	06d1      	lsls	r1, r2, #27
 800c0b0:	bf5f      	itttt	pl
 800c0b2:	681a      	ldrpl	r2, [r3, #0]
 800c0b4:	1d11      	addpl	r1, r2, #4
 800c0b6:	6019      	strpl	r1, [r3, #0]
 800c0b8:	6816      	ldrpl	r6, [r2, #0]
 800c0ba:	2700      	movs	r7, #0
 800c0bc:	69a0      	ldr	r0, [r4, #24]
 800c0be:	b188      	cbz	r0, 800c0e4 <_scanf_chars+0x58>
 800c0c0:	2801      	cmp	r0, #1
 800c0c2:	d107      	bne.n	800c0d4 <_scanf_chars+0x48>
 800c0c4:	682b      	ldr	r3, [r5, #0]
 800c0c6:	781a      	ldrb	r2, [r3, #0]
 800c0c8:	6963      	ldr	r3, [r4, #20]
 800c0ca:	5c9b      	ldrb	r3, [r3, r2]
 800c0cc:	b953      	cbnz	r3, 800c0e4 <_scanf_chars+0x58>
 800c0ce:	bb27      	cbnz	r7, 800c11a <_scanf_chars+0x8e>
 800c0d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0d4:	2802      	cmp	r0, #2
 800c0d6:	d120      	bne.n	800c11a <_scanf_chars+0x8e>
 800c0d8:	682b      	ldr	r3, [r5, #0]
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c0e0:	071b      	lsls	r3, r3, #28
 800c0e2:	d41a      	bmi.n	800c11a <_scanf_chars+0x8e>
 800c0e4:	6823      	ldr	r3, [r4, #0]
 800c0e6:	06da      	lsls	r2, r3, #27
 800c0e8:	bf5e      	ittt	pl
 800c0ea:	682b      	ldrpl	r3, [r5, #0]
 800c0ec:	781b      	ldrbpl	r3, [r3, #0]
 800c0ee:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c0f2:	682a      	ldr	r2, [r5, #0]
 800c0f4:	686b      	ldr	r3, [r5, #4]
 800c0f6:	3201      	adds	r2, #1
 800c0f8:	602a      	str	r2, [r5, #0]
 800c0fa:	68a2      	ldr	r2, [r4, #8]
 800c0fc:	3b01      	subs	r3, #1
 800c0fe:	3a01      	subs	r2, #1
 800c100:	606b      	str	r3, [r5, #4]
 800c102:	3701      	adds	r7, #1
 800c104:	60a2      	str	r2, [r4, #8]
 800c106:	b142      	cbz	r2, 800c11a <_scanf_chars+0x8e>
 800c108:	2b00      	cmp	r3, #0
 800c10a:	dcd7      	bgt.n	800c0bc <_scanf_chars+0x30>
 800c10c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c110:	4629      	mov	r1, r5
 800c112:	4640      	mov	r0, r8
 800c114:	4798      	blx	r3
 800c116:	2800      	cmp	r0, #0
 800c118:	d0d0      	beq.n	800c0bc <_scanf_chars+0x30>
 800c11a:	6823      	ldr	r3, [r4, #0]
 800c11c:	f013 0310 	ands.w	r3, r3, #16
 800c120:	d105      	bne.n	800c12e <_scanf_chars+0xa2>
 800c122:	68e2      	ldr	r2, [r4, #12]
 800c124:	3201      	adds	r2, #1
 800c126:	60e2      	str	r2, [r4, #12]
 800c128:	69a2      	ldr	r2, [r4, #24]
 800c12a:	b102      	cbz	r2, 800c12e <_scanf_chars+0xa2>
 800c12c:	7033      	strb	r3, [r6, #0]
 800c12e:	6923      	ldr	r3, [r4, #16]
 800c130:	441f      	add	r7, r3
 800c132:	6127      	str	r7, [r4, #16]
 800c134:	2000      	movs	r0, #0
 800c136:	e7cb      	b.n	800c0d0 <_scanf_chars+0x44>
 800c138:	0800d139 	.word	0x0800d139

0800c13c <_scanf_i>:
 800c13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c140:	4698      	mov	r8, r3
 800c142:	4b74      	ldr	r3, [pc, #464]	; (800c314 <_scanf_i+0x1d8>)
 800c144:	460c      	mov	r4, r1
 800c146:	4682      	mov	sl, r0
 800c148:	4616      	mov	r6, r2
 800c14a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c14e:	b087      	sub	sp, #28
 800c150:	ab03      	add	r3, sp, #12
 800c152:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c156:	4b70      	ldr	r3, [pc, #448]	; (800c318 <_scanf_i+0x1dc>)
 800c158:	69a1      	ldr	r1, [r4, #24]
 800c15a:	4a70      	ldr	r2, [pc, #448]	; (800c31c <_scanf_i+0x1e0>)
 800c15c:	2903      	cmp	r1, #3
 800c15e:	bf18      	it	ne
 800c160:	461a      	movne	r2, r3
 800c162:	68a3      	ldr	r3, [r4, #8]
 800c164:	9201      	str	r2, [sp, #4]
 800c166:	1e5a      	subs	r2, r3, #1
 800c168:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c16c:	bf88      	it	hi
 800c16e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c172:	4627      	mov	r7, r4
 800c174:	bf82      	ittt	hi
 800c176:	eb03 0905 	addhi.w	r9, r3, r5
 800c17a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c17e:	60a3      	strhi	r3, [r4, #8]
 800c180:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c184:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c188:	bf98      	it	ls
 800c18a:	f04f 0900 	movls.w	r9, #0
 800c18e:	6023      	str	r3, [r4, #0]
 800c190:	463d      	mov	r5, r7
 800c192:	f04f 0b00 	mov.w	fp, #0
 800c196:	6831      	ldr	r1, [r6, #0]
 800c198:	ab03      	add	r3, sp, #12
 800c19a:	7809      	ldrb	r1, [r1, #0]
 800c19c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c1a0:	2202      	movs	r2, #2
 800c1a2:	f7f4 f855 	bl	8000250 <memchr>
 800c1a6:	b328      	cbz	r0, 800c1f4 <_scanf_i+0xb8>
 800c1a8:	f1bb 0f01 	cmp.w	fp, #1
 800c1ac:	d159      	bne.n	800c262 <_scanf_i+0x126>
 800c1ae:	6862      	ldr	r2, [r4, #4]
 800c1b0:	b92a      	cbnz	r2, 800c1be <_scanf_i+0x82>
 800c1b2:	6822      	ldr	r2, [r4, #0]
 800c1b4:	2308      	movs	r3, #8
 800c1b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c1ba:	6063      	str	r3, [r4, #4]
 800c1bc:	6022      	str	r2, [r4, #0]
 800c1be:	6822      	ldr	r2, [r4, #0]
 800c1c0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c1c4:	6022      	str	r2, [r4, #0]
 800c1c6:	68a2      	ldr	r2, [r4, #8]
 800c1c8:	1e51      	subs	r1, r2, #1
 800c1ca:	60a1      	str	r1, [r4, #8]
 800c1cc:	b192      	cbz	r2, 800c1f4 <_scanf_i+0xb8>
 800c1ce:	6832      	ldr	r2, [r6, #0]
 800c1d0:	1c51      	adds	r1, r2, #1
 800c1d2:	6031      	str	r1, [r6, #0]
 800c1d4:	7812      	ldrb	r2, [r2, #0]
 800c1d6:	f805 2b01 	strb.w	r2, [r5], #1
 800c1da:	6872      	ldr	r2, [r6, #4]
 800c1dc:	3a01      	subs	r2, #1
 800c1de:	2a00      	cmp	r2, #0
 800c1e0:	6072      	str	r2, [r6, #4]
 800c1e2:	dc07      	bgt.n	800c1f4 <_scanf_i+0xb8>
 800c1e4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c1e8:	4631      	mov	r1, r6
 800c1ea:	4650      	mov	r0, sl
 800c1ec:	4790      	blx	r2
 800c1ee:	2800      	cmp	r0, #0
 800c1f0:	f040 8085 	bne.w	800c2fe <_scanf_i+0x1c2>
 800c1f4:	f10b 0b01 	add.w	fp, fp, #1
 800c1f8:	f1bb 0f03 	cmp.w	fp, #3
 800c1fc:	d1cb      	bne.n	800c196 <_scanf_i+0x5a>
 800c1fe:	6863      	ldr	r3, [r4, #4]
 800c200:	b90b      	cbnz	r3, 800c206 <_scanf_i+0xca>
 800c202:	230a      	movs	r3, #10
 800c204:	6063      	str	r3, [r4, #4]
 800c206:	6863      	ldr	r3, [r4, #4]
 800c208:	4945      	ldr	r1, [pc, #276]	; (800c320 <_scanf_i+0x1e4>)
 800c20a:	6960      	ldr	r0, [r4, #20]
 800c20c:	1ac9      	subs	r1, r1, r3
 800c20e:	f000 f8b3 	bl	800c378 <__sccl>
 800c212:	f04f 0b00 	mov.w	fp, #0
 800c216:	68a3      	ldr	r3, [r4, #8]
 800c218:	6822      	ldr	r2, [r4, #0]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d03d      	beq.n	800c29a <_scanf_i+0x15e>
 800c21e:	6831      	ldr	r1, [r6, #0]
 800c220:	6960      	ldr	r0, [r4, #20]
 800c222:	f891 c000 	ldrb.w	ip, [r1]
 800c226:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c22a:	2800      	cmp	r0, #0
 800c22c:	d035      	beq.n	800c29a <_scanf_i+0x15e>
 800c22e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c232:	d124      	bne.n	800c27e <_scanf_i+0x142>
 800c234:	0510      	lsls	r0, r2, #20
 800c236:	d522      	bpl.n	800c27e <_scanf_i+0x142>
 800c238:	f10b 0b01 	add.w	fp, fp, #1
 800c23c:	f1b9 0f00 	cmp.w	r9, #0
 800c240:	d003      	beq.n	800c24a <_scanf_i+0x10e>
 800c242:	3301      	adds	r3, #1
 800c244:	f109 39ff 	add.w	r9, r9, #4294967295
 800c248:	60a3      	str	r3, [r4, #8]
 800c24a:	6873      	ldr	r3, [r6, #4]
 800c24c:	3b01      	subs	r3, #1
 800c24e:	2b00      	cmp	r3, #0
 800c250:	6073      	str	r3, [r6, #4]
 800c252:	dd1b      	ble.n	800c28c <_scanf_i+0x150>
 800c254:	6833      	ldr	r3, [r6, #0]
 800c256:	3301      	adds	r3, #1
 800c258:	6033      	str	r3, [r6, #0]
 800c25a:	68a3      	ldr	r3, [r4, #8]
 800c25c:	3b01      	subs	r3, #1
 800c25e:	60a3      	str	r3, [r4, #8]
 800c260:	e7d9      	b.n	800c216 <_scanf_i+0xda>
 800c262:	f1bb 0f02 	cmp.w	fp, #2
 800c266:	d1ae      	bne.n	800c1c6 <_scanf_i+0x8a>
 800c268:	6822      	ldr	r2, [r4, #0]
 800c26a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c26e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c272:	d1bf      	bne.n	800c1f4 <_scanf_i+0xb8>
 800c274:	2310      	movs	r3, #16
 800c276:	6063      	str	r3, [r4, #4]
 800c278:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c27c:	e7a2      	b.n	800c1c4 <_scanf_i+0x88>
 800c27e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c282:	6022      	str	r2, [r4, #0]
 800c284:	780b      	ldrb	r3, [r1, #0]
 800c286:	f805 3b01 	strb.w	r3, [r5], #1
 800c28a:	e7de      	b.n	800c24a <_scanf_i+0x10e>
 800c28c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c290:	4631      	mov	r1, r6
 800c292:	4650      	mov	r0, sl
 800c294:	4798      	blx	r3
 800c296:	2800      	cmp	r0, #0
 800c298:	d0df      	beq.n	800c25a <_scanf_i+0x11e>
 800c29a:	6823      	ldr	r3, [r4, #0]
 800c29c:	05d9      	lsls	r1, r3, #23
 800c29e:	d50d      	bpl.n	800c2bc <_scanf_i+0x180>
 800c2a0:	42bd      	cmp	r5, r7
 800c2a2:	d909      	bls.n	800c2b8 <_scanf_i+0x17c>
 800c2a4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c2a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c2ac:	4632      	mov	r2, r6
 800c2ae:	4650      	mov	r0, sl
 800c2b0:	4798      	blx	r3
 800c2b2:	f105 39ff 	add.w	r9, r5, #4294967295
 800c2b6:	464d      	mov	r5, r9
 800c2b8:	42bd      	cmp	r5, r7
 800c2ba:	d028      	beq.n	800c30e <_scanf_i+0x1d2>
 800c2bc:	6822      	ldr	r2, [r4, #0]
 800c2be:	f012 0210 	ands.w	r2, r2, #16
 800c2c2:	d113      	bne.n	800c2ec <_scanf_i+0x1b0>
 800c2c4:	702a      	strb	r2, [r5, #0]
 800c2c6:	6863      	ldr	r3, [r4, #4]
 800c2c8:	9e01      	ldr	r6, [sp, #4]
 800c2ca:	4639      	mov	r1, r7
 800c2cc:	4650      	mov	r0, sl
 800c2ce:	47b0      	blx	r6
 800c2d0:	f8d8 3000 	ldr.w	r3, [r8]
 800c2d4:	6821      	ldr	r1, [r4, #0]
 800c2d6:	1d1a      	adds	r2, r3, #4
 800c2d8:	f8c8 2000 	str.w	r2, [r8]
 800c2dc:	f011 0f20 	tst.w	r1, #32
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	d00f      	beq.n	800c304 <_scanf_i+0x1c8>
 800c2e4:	6018      	str	r0, [r3, #0]
 800c2e6:	68e3      	ldr	r3, [r4, #12]
 800c2e8:	3301      	adds	r3, #1
 800c2ea:	60e3      	str	r3, [r4, #12]
 800c2ec:	1bed      	subs	r5, r5, r7
 800c2ee:	44ab      	add	fp, r5
 800c2f0:	6925      	ldr	r5, [r4, #16]
 800c2f2:	445d      	add	r5, fp
 800c2f4:	6125      	str	r5, [r4, #16]
 800c2f6:	2000      	movs	r0, #0
 800c2f8:	b007      	add	sp, #28
 800c2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2fe:	f04f 0b00 	mov.w	fp, #0
 800c302:	e7ca      	b.n	800c29a <_scanf_i+0x15e>
 800c304:	07ca      	lsls	r2, r1, #31
 800c306:	bf4c      	ite	mi
 800c308:	8018      	strhmi	r0, [r3, #0]
 800c30a:	6018      	strpl	r0, [r3, #0]
 800c30c:	e7eb      	b.n	800c2e6 <_scanf_i+0x1aa>
 800c30e:	2001      	movs	r0, #1
 800c310:	e7f2      	b.n	800c2f8 <_scanf_i+0x1bc>
 800c312:	bf00      	nop
 800c314:	0800d088 	.word	0x0800d088
 800c318:	0800c509 	.word	0x0800c509
 800c31c:	08009ba1 	.word	0x08009ba1
 800c320:	0800d4d6 	.word	0x0800d4d6

0800c324 <_read_r>:
 800c324:	b538      	push	{r3, r4, r5, lr}
 800c326:	4d07      	ldr	r5, [pc, #28]	; (800c344 <_read_r+0x20>)
 800c328:	4604      	mov	r4, r0
 800c32a:	4608      	mov	r0, r1
 800c32c:	4611      	mov	r1, r2
 800c32e:	2200      	movs	r2, #0
 800c330:	602a      	str	r2, [r5, #0]
 800c332:	461a      	mov	r2, r3
 800c334:	f7f6 f886 	bl	8002444 <_read>
 800c338:	1c43      	adds	r3, r0, #1
 800c33a:	d102      	bne.n	800c342 <_read_r+0x1e>
 800c33c:	682b      	ldr	r3, [r5, #0]
 800c33e:	b103      	cbz	r3, 800c342 <_read_r+0x1e>
 800c340:	6023      	str	r3, [r4, #0]
 800c342:	bd38      	pop	{r3, r4, r5, pc}
 800c344:	20000894 	.word	0x20000894

0800c348 <nan>:
 800c348:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c350 <nan+0x8>
 800c34c:	4770      	bx	lr
 800c34e:	bf00      	nop
 800c350:	00000000 	.word	0x00000000
 800c354:	7ff80000 	.word	0x7ff80000

0800c358 <_sbrk_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	4d06      	ldr	r5, [pc, #24]	; (800c374 <_sbrk_r+0x1c>)
 800c35c:	2300      	movs	r3, #0
 800c35e:	4604      	mov	r4, r0
 800c360:	4608      	mov	r0, r1
 800c362:	602b      	str	r3, [r5, #0]
 800c364:	f7f6 f8dc 	bl	8002520 <_sbrk>
 800c368:	1c43      	adds	r3, r0, #1
 800c36a:	d102      	bne.n	800c372 <_sbrk_r+0x1a>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	b103      	cbz	r3, 800c372 <_sbrk_r+0x1a>
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	20000894 	.word	0x20000894

0800c378 <__sccl>:
 800c378:	b570      	push	{r4, r5, r6, lr}
 800c37a:	780b      	ldrb	r3, [r1, #0]
 800c37c:	4604      	mov	r4, r0
 800c37e:	2b5e      	cmp	r3, #94	; 0x5e
 800c380:	bf0b      	itete	eq
 800c382:	784b      	ldrbeq	r3, [r1, #1]
 800c384:	1c48      	addne	r0, r1, #1
 800c386:	1c88      	addeq	r0, r1, #2
 800c388:	2200      	movne	r2, #0
 800c38a:	bf08      	it	eq
 800c38c:	2201      	moveq	r2, #1
 800c38e:	1e61      	subs	r1, r4, #1
 800c390:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c394:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c398:	42a9      	cmp	r1, r5
 800c39a:	d1fb      	bne.n	800c394 <__sccl+0x1c>
 800c39c:	b90b      	cbnz	r3, 800c3a2 <__sccl+0x2a>
 800c39e:	3801      	subs	r0, #1
 800c3a0:	bd70      	pop	{r4, r5, r6, pc}
 800c3a2:	f082 0101 	eor.w	r1, r2, #1
 800c3a6:	54e1      	strb	r1, [r4, r3]
 800c3a8:	1c42      	adds	r2, r0, #1
 800c3aa:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800c3ae:	2d2d      	cmp	r5, #45	; 0x2d
 800c3b0:	f102 36ff 	add.w	r6, r2, #4294967295
 800c3b4:	4610      	mov	r0, r2
 800c3b6:	d006      	beq.n	800c3c6 <__sccl+0x4e>
 800c3b8:	2d5d      	cmp	r5, #93	; 0x5d
 800c3ba:	d0f1      	beq.n	800c3a0 <__sccl+0x28>
 800c3bc:	b90d      	cbnz	r5, 800c3c2 <__sccl+0x4a>
 800c3be:	4630      	mov	r0, r6
 800c3c0:	e7ee      	b.n	800c3a0 <__sccl+0x28>
 800c3c2:	462b      	mov	r3, r5
 800c3c4:	e7ef      	b.n	800c3a6 <__sccl+0x2e>
 800c3c6:	7816      	ldrb	r6, [r2, #0]
 800c3c8:	2e5d      	cmp	r6, #93	; 0x5d
 800c3ca:	d0fa      	beq.n	800c3c2 <__sccl+0x4a>
 800c3cc:	42b3      	cmp	r3, r6
 800c3ce:	dcf8      	bgt.n	800c3c2 <__sccl+0x4a>
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3001      	adds	r0, #1
 800c3d4:	4286      	cmp	r6, r0
 800c3d6:	5421      	strb	r1, [r4, r0]
 800c3d8:	dcfb      	bgt.n	800c3d2 <__sccl+0x5a>
 800c3da:	43d8      	mvns	r0, r3
 800c3dc:	4430      	add	r0, r6
 800c3de:	1c5d      	adds	r5, r3, #1
 800c3e0:	42b3      	cmp	r3, r6
 800c3e2:	bfa8      	it	ge
 800c3e4:	2000      	movge	r0, #0
 800c3e6:	182b      	adds	r3, r5, r0
 800c3e8:	3202      	adds	r2, #2
 800c3ea:	e7de      	b.n	800c3aa <__sccl+0x32>

0800c3ec <strncmp>:
 800c3ec:	b510      	push	{r4, lr}
 800c3ee:	b16a      	cbz	r2, 800c40c <strncmp+0x20>
 800c3f0:	3901      	subs	r1, #1
 800c3f2:	1884      	adds	r4, r0, r2
 800c3f4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c3f8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c3fc:	4293      	cmp	r3, r2
 800c3fe:	d103      	bne.n	800c408 <strncmp+0x1c>
 800c400:	42a0      	cmp	r0, r4
 800c402:	d001      	beq.n	800c408 <strncmp+0x1c>
 800c404:	2b00      	cmp	r3, #0
 800c406:	d1f5      	bne.n	800c3f4 <strncmp+0x8>
 800c408:	1a98      	subs	r0, r3, r2
 800c40a:	bd10      	pop	{r4, pc}
 800c40c:	4610      	mov	r0, r2
 800c40e:	e7fc      	b.n	800c40a <strncmp+0x1e>

0800c410 <_strtoul_l.isra.0>:
 800c410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c414:	4e3b      	ldr	r6, [pc, #236]	; (800c504 <_strtoul_l.isra.0+0xf4>)
 800c416:	4686      	mov	lr, r0
 800c418:	468c      	mov	ip, r1
 800c41a:	4660      	mov	r0, ip
 800c41c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800c420:	5da5      	ldrb	r5, [r4, r6]
 800c422:	f015 0508 	ands.w	r5, r5, #8
 800c426:	d1f8      	bne.n	800c41a <_strtoul_l.isra.0+0xa>
 800c428:	2c2d      	cmp	r4, #45	; 0x2d
 800c42a:	d134      	bne.n	800c496 <_strtoul_l.isra.0+0x86>
 800c42c:	f89c 4000 	ldrb.w	r4, [ip]
 800c430:	f04f 0801 	mov.w	r8, #1
 800c434:	f100 0c02 	add.w	ip, r0, #2
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d05e      	beq.n	800c4fa <_strtoul_l.isra.0+0xea>
 800c43c:	2b10      	cmp	r3, #16
 800c43e:	d10c      	bne.n	800c45a <_strtoul_l.isra.0+0x4a>
 800c440:	2c30      	cmp	r4, #48	; 0x30
 800c442:	d10a      	bne.n	800c45a <_strtoul_l.isra.0+0x4a>
 800c444:	f89c 0000 	ldrb.w	r0, [ip]
 800c448:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c44c:	2858      	cmp	r0, #88	; 0x58
 800c44e:	d14f      	bne.n	800c4f0 <_strtoul_l.isra.0+0xe0>
 800c450:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800c454:	2310      	movs	r3, #16
 800c456:	f10c 0c02 	add.w	ip, ip, #2
 800c45a:	f04f 37ff 	mov.w	r7, #4294967295
 800c45e:	2500      	movs	r5, #0
 800c460:	fbb7 f7f3 	udiv	r7, r7, r3
 800c464:	fb03 f907 	mul.w	r9, r3, r7
 800c468:	ea6f 0909 	mvn.w	r9, r9
 800c46c:	4628      	mov	r0, r5
 800c46e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800c472:	2e09      	cmp	r6, #9
 800c474:	d818      	bhi.n	800c4a8 <_strtoul_l.isra.0+0x98>
 800c476:	4634      	mov	r4, r6
 800c478:	42a3      	cmp	r3, r4
 800c47a:	dd24      	ble.n	800c4c6 <_strtoul_l.isra.0+0xb6>
 800c47c:	2d00      	cmp	r5, #0
 800c47e:	db1f      	blt.n	800c4c0 <_strtoul_l.isra.0+0xb0>
 800c480:	4287      	cmp	r7, r0
 800c482:	d31d      	bcc.n	800c4c0 <_strtoul_l.isra.0+0xb0>
 800c484:	d101      	bne.n	800c48a <_strtoul_l.isra.0+0x7a>
 800c486:	45a1      	cmp	r9, r4
 800c488:	db1a      	blt.n	800c4c0 <_strtoul_l.isra.0+0xb0>
 800c48a:	fb00 4003 	mla	r0, r0, r3, r4
 800c48e:	2501      	movs	r5, #1
 800c490:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800c494:	e7eb      	b.n	800c46e <_strtoul_l.isra.0+0x5e>
 800c496:	2c2b      	cmp	r4, #43	; 0x2b
 800c498:	bf08      	it	eq
 800c49a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800c49e:	46a8      	mov	r8, r5
 800c4a0:	bf08      	it	eq
 800c4a2:	f100 0c02 	addeq.w	ip, r0, #2
 800c4a6:	e7c7      	b.n	800c438 <_strtoul_l.isra.0+0x28>
 800c4a8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800c4ac:	2e19      	cmp	r6, #25
 800c4ae:	d801      	bhi.n	800c4b4 <_strtoul_l.isra.0+0xa4>
 800c4b0:	3c37      	subs	r4, #55	; 0x37
 800c4b2:	e7e1      	b.n	800c478 <_strtoul_l.isra.0+0x68>
 800c4b4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800c4b8:	2e19      	cmp	r6, #25
 800c4ba:	d804      	bhi.n	800c4c6 <_strtoul_l.isra.0+0xb6>
 800c4bc:	3c57      	subs	r4, #87	; 0x57
 800c4be:	e7db      	b.n	800c478 <_strtoul_l.isra.0+0x68>
 800c4c0:	f04f 35ff 	mov.w	r5, #4294967295
 800c4c4:	e7e4      	b.n	800c490 <_strtoul_l.isra.0+0x80>
 800c4c6:	2d00      	cmp	r5, #0
 800c4c8:	da07      	bge.n	800c4da <_strtoul_l.isra.0+0xca>
 800c4ca:	2322      	movs	r3, #34	; 0x22
 800c4cc:	f8ce 3000 	str.w	r3, [lr]
 800c4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d4:	b942      	cbnz	r2, 800c4e8 <_strtoul_l.isra.0+0xd8>
 800c4d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4da:	f1b8 0f00 	cmp.w	r8, #0
 800c4de:	d000      	beq.n	800c4e2 <_strtoul_l.isra.0+0xd2>
 800c4e0:	4240      	negs	r0, r0
 800c4e2:	2a00      	cmp	r2, #0
 800c4e4:	d0f7      	beq.n	800c4d6 <_strtoul_l.isra.0+0xc6>
 800c4e6:	b10d      	cbz	r5, 800c4ec <_strtoul_l.isra.0+0xdc>
 800c4e8:	f10c 31ff 	add.w	r1, ip, #4294967295
 800c4ec:	6011      	str	r1, [r2, #0]
 800c4ee:	e7f2      	b.n	800c4d6 <_strtoul_l.isra.0+0xc6>
 800c4f0:	2430      	movs	r4, #48	; 0x30
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d1b1      	bne.n	800c45a <_strtoul_l.isra.0+0x4a>
 800c4f6:	2308      	movs	r3, #8
 800c4f8:	e7af      	b.n	800c45a <_strtoul_l.isra.0+0x4a>
 800c4fa:	2c30      	cmp	r4, #48	; 0x30
 800c4fc:	d0a2      	beq.n	800c444 <_strtoul_l.isra.0+0x34>
 800c4fe:	230a      	movs	r3, #10
 800c500:	e7ab      	b.n	800c45a <_strtoul_l.isra.0+0x4a>
 800c502:	bf00      	nop
 800c504:	0800d139 	.word	0x0800d139

0800c508 <_strtoul_r>:
 800c508:	f7ff bf82 	b.w	800c410 <_strtoul_l.isra.0>

0800c50c <__submore>:
 800c50c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c510:	460c      	mov	r4, r1
 800c512:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c514:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c518:	4299      	cmp	r1, r3
 800c51a:	d11d      	bne.n	800c558 <__submore+0x4c>
 800c51c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c520:	f7ff fa2c 	bl	800b97c <_malloc_r>
 800c524:	b918      	cbnz	r0, 800c52e <__submore+0x22>
 800c526:	f04f 30ff 	mov.w	r0, #4294967295
 800c52a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c52e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c532:	63a3      	str	r3, [r4, #56]	; 0x38
 800c534:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c538:	6360      	str	r0, [r4, #52]	; 0x34
 800c53a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c53e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c542:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c546:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c54a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c54e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c552:	6020      	str	r0, [r4, #0]
 800c554:	2000      	movs	r0, #0
 800c556:	e7e8      	b.n	800c52a <__submore+0x1e>
 800c558:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c55a:	0077      	lsls	r7, r6, #1
 800c55c:	463a      	mov	r2, r7
 800c55e:	f000 fa2d 	bl	800c9bc <_realloc_r>
 800c562:	4605      	mov	r5, r0
 800c564:	2800      	cmp	r0, #0
 800c566:	d0de      	beq.n	800c526 <__submore+0x1a>
 800c568:	eb00 0806 	add.w	r8, r0, r6
 800c56c:	4601      	mov	r1, r0
 800c56e:	4632      	mov	r2, r6
 800c570:	4640      	mov	r0, r8
 800c572:	f7fb fda7 	bl	80080c4 <memcpy>
 800c576:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c57a:	f8c4 8000 	str.w	r8, [r4]
 800c57e:	e7e9      	b.n	800c554 <__submore+0x48>

0800c580 <__ascii_wctomb>:
 800c580:	b149      	cbz	r1, 800c596 <__ascii_wctomb+0x16>
 800c582:	2aff      	cmp	r2, #255	; 0xff
 800c584:	bf85      	ittet	hi
 800c586:	238a      	movhi	r3, #138	; 0x8a
 800c588:	6003      	strhi	r3, [r0, #0]
 800c58a:	700a      	strbls	r2, [r1, #0]
 800c58c:	f04f 30ff 	movhi.w	r0, #4294967295
 800c590:	bf98      	it	ls
 800c592:	2001      	movls	r0, #1
 800c594:	4770      	bx	lr
 800c596:	4608      	mov	r0, r1
 800c598:	4770      	bx	lr
	...

0800c59c <__assert_func>:
 800c59c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c59e:	4614      	mov	r4, r2
 800c5a0:	461a      	mov	r2, r3
 800c5a2:	4b09      	ldr	r3, [pc, #36]	; (800c5c8 <__assert_func+0x2c>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	4605      	mov	r5, r0
 800c5a8:	68d8      	ldr	r0, [r3, #12]
 800c5aa:	b14c      	cbz	r4, 800c5c0 <__assert_func+0x24>
 800c5ac:	4b07      	ldr	r3, [pc, #28]	; (800c5cc <__assert_func+0x30>)
 800c5ae:	9100      	str	r1, [sp, #0]
 800c5b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c5b4:	4906      	ldr	r1, [pc, #24]	; (800c5d0 <__assert_func+0x34>)
 800c5b6:	462b      	mov	r3, r5
 800c5b8:	f000 f9a6 	bl	800c908 <fiprintf>
 800c5bc:	f000 fc3e 	bl	800ce3c <abort>
 800c5c0:	4b04      	ldr	r3, [pc, #16]	; (800c5d4 <__assert_func+0x38>)
 800c5c2:	461c      	mov	r4, r3
 800c5c4:	e7f3      	b.n	800c5ae <__assert_func+0x12>
 800c5c6:	bf00      	nop
 800c5c8:	20000064 	.word	0x20000064
 800c5cc:	0800d4d8 	.word	0x0800d4d8
 800c5d0:	0800d4e5 	.word	0x0800d4e5
 800c5d4:	0800d513 	.word	0x0800d513

0800c5d8 <__sflush_r>:
 800c5d8:	898a      	ldrh	r2, [r1, #12]
 800c5da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5de:	4605      	mov	r5, r0
 800c5e0:	0710      	lsls	r0, r2, #28
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	d458      	bmi.n	800c698 <__sflush_r+0xc0>
 800c5e6:	684b      	ldr	r3, [r1, #4]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	dc05      	bgt.n	800c5f8 <__sflush_r+0x20>
 800c5ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	dc02      	bgt.n	800c5f8 <__sflush_r+0x20>
 800c5f2:	2000      	movs	r0, #0
 800c5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c5fa:	2e00      	cmp	r6, #0
 800c5fc:	d0f9      	beq.n	800c5f2 <__sflush_r+0x1a>
 800c5fe:	2300      	movs	r3, #0
 800c600:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c604:	682f      	ldr	r7, [r5, #0]
 800c606:	602b      	str	r3, [r5, #0]
 800c608:	d032      	beq.n	800c670 <__sflush_r+0x98>
 800c60a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	075a      	lsls	r2, r3, #29
 800c610:	d505      	bpl.n	800c61e <__sflush_r+0x46>
 800c612:	6863      	ldr	r3, [r4, #4]
 800c614:	1ac0      	subs	r0, r0, r3
 800c616:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c618:	b10b      	cbz	r3, 800c61e <__sflush_r+0x46>
 800c61a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c61c:	1ac0      	subs	r0, r0, r3
 800c61e:	2300      	movs	r3, #0
 800c620:	4602      	mov	r2, r0
 800c622:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c624:	6a21      	ldr	r1, [r4, #32]
 800c626:	4628      	mov	r0, r5
 800c628:	47b0      	blx	r6
 800c62a:	1c43      	adds	r3, r0, #1
 800c62c:	89a3      	ldrh	r3, [r4, #12]
 800c62e:	d106      	bne.n	800c63e <__sflush_r+0x66>
 800c630:	6829      	ldr	r1, [r5, #0]
 800c632:	291d      	cmp	r1, #29
 800c634:	d82c      	bhi.n	800c690 <__sflush_r+0xb8>
 800c636:	4a2a      	ldr	r2, [pc, #168]	; (800c6e0 <__sflush_r+0x108>)
 800c638:	40ca      	lsrs	r2, r1
 800c63a:	07d6      	lsls	r6, r2, #31
 800c63c:	d528      	bpl.n	800c690 <__sflush_r+0xb8>
 800c63e:	2200      	movs	r2, #0
 800c640:	6062      	str	r2, [r4, #4]
 800c642:	04d9      	lsls	r1, r3, #19
 800c644:	6922      	ldr	r2, [r4, #16]
 800c646:	6022      	str	r2, [r4, #0]
 800c648:	d504      	bpl.n	800c654 <__sflush_r+0x7c>
 800c64a:	1c42      	adds	r2, r0, #1
 800c64c:	d101      	bne.n	800c652 <__sflush_r+0x7a>
 800c64e:	682b      	ldr	r3, [r5, #0]
 800c650:	b903      	cbnz	r3, 800c654 <__sflush_r+0x7c>
 800c652:	6560      	str	r0, [r4, #84]	; 0x54
 800c654:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c656:	602f      	str	r7, [r5, #0]
 800c658:	2900      	cmp	r1, #0
 800c65a:	d0ca      	beq.n	800c5f2 <__sflush_r+0x1a>
 800c65c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c660:	4299      	cmp	r1, r3
 800c662:	d002      	beq.n	800c66a <__sflush_r+0x92>
 800c664:	4628      	mov	r0, r5
 800c666:	f7ff f939 	bl	800b8dc <_free_r>
 800c66a:	2000      	movs	r0, #0
 800c66c:	6360      	str	r0, [r4, #52]	; 0x34
 800c66e:	e7c1      	b.n	800c5f4 <__sflush_r+0x1c>
 800c670:	6a21      	ldr	r1, [r4, #32]
 800c672:	2301      	movs	r3, #1
 800c674:	4628      	mov	r0, r5
 800c676:	47b0      	blx	r6
 800c678:	1c41      	adds	r1, r0, #1
 800c67a:	d1c7      	bne.n	800c60c <__sflush_r+0x34>
 800c67c:	682b      	ldr	r3, [r5, #0]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d0c4      	beq.n	800c60c <__sflush_r+0x34>
 800c682:	2b1d      	cmp	r3, #29
 800c684:	d001      	beq.n	800c68a <__sflush_r+0xb2>
 800c686:	2b16      	cmp	r3, #22
 800c688:	d101      	bne.n	800c68e <__sflush_r+0xb6>
 800c68a:	602f      	str	r7, [r5, #0]
 800c68c:	e7b1      	b.n	800c5f2 <__sflush_r+0x1a>
 800c68e:	89a3      	ldrh	r3, [r4, #12]
 800c690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c694:	81a3      	strh	r3, [r4, #12]
 800c696:	e7ad      	b.n	800c5f4 <__sflush_r+0x1c>
 800c698:	690f      	ldr	r7, [r1, #16]
 800c69a:	2f00      	cmp	r7, #0
 800c69c:	d0a9      	beq.n	800c5f2 <__sflush_r+0x1a>
 800c69e:	0793      	lsls	r3, r2, #30
 800c6a0:	680e      	ldr	r6, [r1, #0]
 800c6a2:	bf08      	it	eq
 800c6a4:	694b      	ldreq	r3, [r1, #20]
 800c6a6:	600f      	str	r7, [r1, #0]
 800c6a8:	bf18      	it	ne
 800c6aa:	2300      	movne	r3, #0
 800c6ac:	eba6 0807 	sub.w	r8, r6, r7
 800c6b0:	608b      	str	r3, [r1, #8]
 800c6b2:	f1b8 0f00 	cmp.w	r8, #0
 800c6b6:	dd9c      	ble.n	800c5f2 <__sflush_r+0x1a>
 800c6b8:	6a21      	ldr	r1, [r4, #32]
 800c6ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c6bc:	4643      	mov	r3, r8
 800c6be:	463a      	mov	r2, r7
 800c6c0:	4628      	mov	r0, r5
 800c6c2:	47b0      	blx	r6
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	dc06      	bgt.n	800c6d6 <__sflush_r+0xfe>
 800c6c8:	89a3      	ldrh	r3, [r4, #12]
 800c6ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6ce:	81a3      	strh	r3, [r4, #12]
 800c6d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c6d4:	e78e      	b.n	800c5f4 <__sflush_r+0x1c>
 800c6d6:	4407      	add	r7, r0
 800c6d8:	eba8 0800 	sub.w	r8, r8, r0
 800c6dc:	e7e9      	b.n	800c6b2 <__sflush_r+0xda>
 800c6de:	bf00      	nop
 800c6e0:	20400001 	.word	0x20400001

0800c6e4 <_fflush_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	690b      	ldr	r3, [r1, #16]
 800c6e8:	4605      	mov	r5, r0
 800c6ea:	460c      	mov	r4, r1
 800c6ec:	b913      	cbnz	r3, 800c6f4 <_fflush_r+0x10>
 800c6ee:	2500      	movs	r5, #0
 800c6f0:	4628      	mov	r0, r5
 800c6f2:	bd38      	pop	{r3, r4, r5, pc}
 800c6f4:	b118      	cbz	r0, 800c6fe <_fflush_r+0x1a>
 800c6f6:	6983      	ldr	r3, [r0, #24]
 800c6f8:	b90b      	cbnz	r3, 800c6fe <_fflush_r+0x1a>
 800c6fa:	f000 f887 	bl	800c80c <__sinit>
 800c6fe:	4b14      	ldr	r3, [pc, #80]	; (800c750 <_fflush_r+0x6c>)
 800c700:	429c      	cmp	r4, r3
 800c702:	d11b      	bne.n	800c73c <_fflush_r+0x58>
 800c704:	686c      	ldr	r4, [r5, #4]
 800c706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d0ef      	beq.n	800c6ee <_fflush_r+0xa>
 800c70e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c710:	07d0      	lsls	r0, r2, #31
 800c712:	d404      	bmi.n	800c71e <_fflush_r+0x3a>
 800c714:	0599      	lsls	r1, r3, #22
 800c716:	d402      	bmi.n	800c71e <_fflush_r+0x3a>
 800c718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c71a:	f000 f927 	bl	800c96c <__retarget_lock_acquire_recursive>
 800c71e:	4628      	mov	r0, r5
 800c720:	4621      	mov	r1, r4
 800c722:	f7ff ff59 	bl	800c5d8 <__sflush_r>
 800c726:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c728:	07da      	lsls	r2, r3, #31
 800c72a:	4605      	mov	r5, r0
 800c72c:	d4e0      	bmi.n	800c6f0 <_fflush_r+0xc>
 800c72e:	89a3      	ldrh	r3, [r4, #12]
 800c730:	059b      	lsls	r3, r3, #22
 800c732:	d4dd      	bmi.n	800c6f0 <_fflush_r+0xc>
 800c734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c736:	f000 f91a 	bl	800c96e <__retarget_lock_release_recursive>
 800c73a:	e7d9      	b.n	800c6f0 <_fflush_r+0xc>
 800c73c:	4b05      	ldr	r3, [pc, #20]	; (800c754 <_fflush_r+0x70>)
 800c73e:	429c      	cmp	r4, r3
 800c740:	d101      	bne.n	800c746 <_fflush_r+0x62>
 800c742:	68ac      	ldr	r4, [r5, #8]
 800c744:	e7df      	b.n	800c706 <_fflush_r+0x22>
 800c746:	4b04      	ldr	r3, [pc, #16]	; (800c758 <_fflush_r+0x74>)
 800c748:	429c      	cmp	r4, r3
 800c74a:	bf08      	it	eq
 800c74c:	68ec      	ldreq	r4, [r5, #12]
 800c74e:	e7da      	b.n	800c706 <_fflush_r+0x22>
 800c750:	0800d534 	.word	0x0800d534
 800c754:	0800d554 	.word	0x0800d554
 800c758:	0800d514 	.word	0x0800d514

0800c75c <std>:
 800c75c:	2300      	movs	r3, #0
 800c75e:	b510      	push	{r4, lr}
 800c760:	4604      	mov	r4, r0
 800c762:	e9c0 3300 	strd	r3, r3, [r0]
 800c766:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c76a:	6083      	str	r3, [r0, #8]
 800c76c:	8181      	strh	r1, [r0, #12]
 800c76e:	6643      	str	r3, [r0, #100]	; 0x64
 800c770:	81c2      	strh	r2, [r0, #14]
 800c772:	6183      	str	r3, [r0, #24]
 800c774:	4619      	mov	r1, r3
 800c776:	2208      	movs	r2, #8
 800c778:	305c      	adds	r0, #92	; 0x5c
 800c77a:	f7fb fcb1 	bl	80080e0 <memset>
 800c77e:	4b05      	ldr	r3, [pc, #20]	; (800c794 <std+0x38>)
 800c780:	6263      	str	r3, [r4, #36]	; 0x24
 800c782:	4b05      	ldr	r3, [pc, #20]	; (800c798 <std+0x3c>)
 800c784:	62a3      	str	r3, [r4, #40]	; 0x28
 800c786:	4b05      	ldr	r3, [pc, #20]	; (800c79c <std+0x40>)
 800c788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c78a:	4b05      	ldr	r3, [pc, #20]	; (800c7a0 <std+0x44>)
 800c78c:	6224      	str	r4, [r4, #32]
 800c78e:	6323      	str	r3, [r4, #48]	; 0x30
 800c790:	bd10      	pop	{r4, pc}
 800c792:	bf00      	nop
 800c794:	08008e21 	.word	0x08008e21
 800c798:	08008e47 	.word	0x08008e47
 800c79c:	08008e7f 	.word	0x08008e7f
 800c7a0:	08008ea3 	.word	0x08008ea3

0800c7a4 <_cleanup_r>:
 800c7a4:	4901      	ldr	r1, [pc, #4]	; (800c7ac <_cleanup_r+0x8>)
 800c7a6:	f000 b8c1 	b.w	800c92c <_fwalk_reent>
 800c7aa:	bf00      	nop
 800c7ac:	0800c6e5 	.word	0x0800c6e5

0800c7b0 <__sfmoreglue>:
 800c7b0:	b570      	push	{r4, r5, r6, lr}
 800c7b2:	1e4a      	subs	r2, r1, #1
 800c7b4:	2568      	movs	r5, #104	; 0x68
 800c7b6:	4355      	muls	r5, r2
 800c7b8:	460e      	mov	r6, r1
 800c7ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c7be:	f7ff f8dd 	bl	800b97c <_malloc_r>
 800c7c2:	4604      	mov	r4, r0
 800c7c4:	b140      	cbz	r0, 800c7d8 <__sfmoreglue+0x28>
 800c7c6:	2100      	movs	r1, #0
 800c7c8:	e9c0 1600 	strd	r1, r6, [r0]
 800c7cc:	300c      	adds	r0, #12
 800c7ce:	60a0      	str	r0, [r4, #8]
 800c7d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c7d4:	f7fb fc84 	bl	80080e0 <memset>
 800c7d8:	4620      	mov	r0, r4
 800c7da:	bd70      	pop	{r4, r5, r6, pc}

0800c7dc <__sfp_lock_acquire>:
 800c7dc:	4801      	ldr	r0, [pc, #4]	; (800c7e4 <__sfp_lock_acquire+0x8>)
 800c7de:	f000 b8c5 	b.w	800c96c <__retarget_lock_acquire_recursive>
 800c7e2:	bf00      	nop
 800c7e4:	200008a0 	.word	0x200008a0

0800c7e8 <__sfp_lock_release>:
 800c7e8:	4801      	ldr	r0, [pc, #4]	; (800c7f0 <__sfp_lock_release+0x8>)
 800c7ea:	f000 b8c0 	b.w	800c96e <__retarget_lock_release_recursive>
 800c7ee:	bf00      	nop
 800c7f0:	200008a0 	.word	0x200008a0

0800c7f4 <__sinit_lock_acquire>:
 800c7f4:	4801      	ldr	r0, [pc, #4]	; (800c7fc <__sinit_lock_acquire+0x8>)
 800c7f6:	f000 b8b9 	b.w	800c96c <__retarget_lock_acquire_recursive>
 800c7fa:	bf00      	nop
 800c7fc:	2000089b 	.word	0x2000089b

0800c800 <__sinit_lock_release>:
 800c800:	4801      	ldr	r0, [pc, #4]	; (800c808 <__sinit_lock_release+0x8>)
 800c802:	f000 b8b4 	b.w	800c96e <__retarget_lock_release_recursive>
 800c806:	bf00      	nop
 800c808:	2000089b 	.word	0x2000089b

0800c80c <__sinit>:
 800c80c:	b510      	push	{r4, lr}
 800c80e:	4604      	mov	r4, r0
 800c810:	f7ff fff0 	bl	800c7f4 <__sinit_lock_acquire>
 800c814:	69a3      	ldr	r3, [r4, #24]
 800c816:	b11b      	cbz	r3, 800c820 <__sinit+0x14>
 800c818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c81c:	f7ff bff0 	b.w	800c800 <__sinit_lock_release>
 800c820:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c824:	6523      	str	r3, [r4, #80]	; 0x50
 800c826:	4b13      	ldr	r3, [pc, #76]	; (800c874 <__sinit+0x68>)
 800c828:	4a13      	ldr	r2, [pc, #76]	; (800c878 <__sinit+0x6c>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c82e:	42a3      	cmp	r3, r4
 800c830:	bf04      	itt	eq
 800c832:	2301      	moveq	r3, #1
 800c834:	61a3      	streq	r3, [r4, #24]
 800c836:	4620      	mov	r0, r4
 800c838:	f000 f820 	bl	800c87c <__sfp>
 800c83c:	6060      	str	r0, [r4, #4]
 800c83e:	4620      	mov	r0, r4
 800c840:	f000 f81c 	bl	800c87c <__sfp>
 800c844:	60a0      	str	r0, [r4, #8]
 800c846:	4620      	mov	r0, r4
 800c848:	f000 f818 	bl	800c87c <__sfp>
 800c84c:	2200      	movs	r2, #0
 800c84e:	60e0      	str	r0, [r4, #12]
 800c850:	2104      	movs	r1, #4
 800c852:	6860      	ldr	r0, [r4, #4]
 800c854:	f7ff ff82 	bl	800c75c <std>
 800c858:	68a0      	ldr	r0, [r4, #8]
 800c85a:	2201      	movs	r2, #1
 800c85c:	2109      	movs	r1, #9
 800c85e:	f7ff ff7d 	bl	800c75c <std>
 800c862:	68e0      	ldr	r0, [r4, #12]
 800c864:	2202      	movs	r2, #2
 800c866:	2112      	movs	r1, #18
 800c868:	f7ff ff78 	bl	800c75c <std>
 800c86c:	2301      	movs	r3, #1
 800c86e:	61a3      	str	r3, [r4, #24]
 800c870:	e7d2      	b.n	800c818 <__sinit+0xc>
 800c872:	bf00      	nop
 800c874:	0800d0ac 	.word	0x0800d0ac
 800c878:	0800c7a5 	.word	0x0800c7a5

0800c87c <__sfp>:
 800c87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87e:	4607      	mov	r7, r0
 800c880:	f7ff ffac 	bl	800c7dc <__sfp_lock_acquire>
 800c884:	4b1e      	ldr	r3, [pc, #120]	; (800c900 <__sfp+0x84>)
 800c886:	681e      	ldr	r6, [r3, #0]
 800c888:	69b3      	ldr	r3, [r6, #24]
 800c88a:	b913      	cbnz	r3, 800c892 <__sfp+0x16>
 800c88c:	4630      	mov	r0, r6
 800c88e:	f7ff ffbd 	bl	800c80c <__sinit>
 800c892:	3648      	adds	r6, #72	; 0x48
 800c894:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c898:	3b01      	subs	r3, #1
 800c89a:	d503      	bpl.n	800c8a4 <__sfp+0x28>
 800c89c:	6833      	ldr	r3, [r6, #0]
 800c89e:	b30b      	cbz	r3, 800c8e4 <__sfp+0x68>
 800c8a0:	6836      	ldr	r6, [r6, #0]
 800c8a2:	e7f7      	b.n	800c894 <__sfp+0x18>
 800c8a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c8a8:	b9d5      	cbnz	r5, 800c8e0 <__sfp+0x64>
 800c8aa:	4b16      	ldr	r3, [pc, #88]	; (800c904 <__sfp+0x88>)
 800c8ac:	60e3      	str	r3, [r4, #12]
 800c8ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c8b2:	6665      	str	r5, [r4, #100]	; 0x64
 800c8b4:	f000 f859 	bl	800c96a <__retarget_lock_init_recursive>
 800c8b8:	f7ff ff96 	bl	800c7e8 <__sfp_lock_release>
 800c8bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c8c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c8c4:	6025      	str	r5, [r4, #0]
 800c8c6:	61a5      	str	r5, [r4, #24]
 800c8c8:	2208      	movs	r2, #8
 800c8ca:	4629      	mov	r1, r5
 800c8cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c8d0:	f7fb fc06 	bl	80080e0 <memset>
 800c8d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c8d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c8dc:	4620      	mov	r0, r4
 800c8de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8e0:	3468      	adds	r4, #104	; 0x68
 800c8e2:	e7d9      	b.n	800c898 <__sfp+0x1c>
 800c8e4:	2104      	movs	r1, #4
 800c8e6:	4638      	mov	r0, r7
 800c8e8:	f7ff ff62 	bl	800c7b0 <__sfmoreglue>
 800c8ec:	4604      	mov	r4, r0
 800c8ee:	6030      	str	r0, [r6, #0]
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	d1d5      	bne.n	800c8a0 <__sfp+0x24>
 800c8f4:	f7ff ff78 	bl	800c7e8 <__sfp_lock_release>
 800c8f8:	230c      	movs	r3, #12
 800c8fa:	603b      	str	r3, [r7, #0]
 800c8fc:	e7ee      	b.n	800c8dc <__sfp+0x60>
 800c8fe:	bf00      	nop
 800c900:	0800d0ac 	.word	0x0800d0ac
 800c904:	ffff0001 	.word	0xffff0001

0800c908 <fiprintf>:
 800c908:	b40e      	push	{r1, r2, r3}
 800c90a:	b503      	push	{r0, r1, lr}
 800c90c:	4601      	mov	r1, r0
 800c90e:	ab03      	add	r3, sp, #12
 800c910:	4805      	ldr	r0, [pc, #20]	; (800c928 <fiprintf+0x20>)
 800c912:	f853 2b04 	ldr.w	r2, [r3], #4
 800c916:	6800      	ldr	r0, [r0, #0]
 800c918:	9301      	str	r3, [sp, #4]
 800c91a:	f000 f89f 	bl	800ca5c <_vfiprintf_r>
 800c91e:	b002      	add	sp, #8
 800c920:	f85d eb04 	ldr.w	lr, [sp], #4
 800c924:	b003      	add	sp, #12
 800c926:	4770      	bx	lr
 800c928:	20000064 	.word	0x20000064

0800c92c <_fwalk_reent>:
 800c92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c930:	4606      	mov	r6, r0
 800c932:	4688      	mov	r8, r1
 800c934:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c938:	2700      	movs	r7, #0
 800c93a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c93e:	f1b9 0901 	subs.w	r9, r9, #1
 800c942:	d505      	bpl.n	800c950 <_fwalk_reent+0x24>
 800c944:	6824      	ldr	r4, [r4, #0]
 800c946:	2c00      	cmp	r4, #0
 800c948:	d1f7      	bne.n	800c93a <_fwalk_reent+0xe>
 800c94a:	4638      	mov	r0, r7
 800c94c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c950:	89ab      	ldrh	r3, [r5, #12]
 800c952:	2b01      	cmp	r3, #1
 800c954:	d907      	bls.n	800c966 <_fwalk_reent+0x3a>
 800c956:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c95a:	3301      	adds	r3, #1
 800c95c:	d003      	beq.n	800c966 <_fwalk_reent+0x3a>
 800c95e:	4629      	mov	r1, r5
 800c960:	4630      	mov	r0, r6
 800c962:	47c0      	blx	r8
 800c964:	4307      	orrs	r7, r0
 800c966:	3568      	adds	r5, #104	; 0x68
 800c968:	e7e9      	b.n	800c93e <_fwalk_reent+0x12>

0800c96a <__retarget_lock_init_recursive>:
 800c96a:	4770      	bx	lr

0800c96c <__retarget_lock_acquire_recursive>:
 800c96c:	4770      	bx	lr

0800c96e <__retarget_lock_release_recursive>:
 800c96e:	4770      	bx	lr

0800c970 <memmove>:
 800c970:	4288      	cmp	r0, r1
 800c972:	b510      	push	{r4, lr}
 800c974:	eb01 0402 	add.w	r4, r1, r2
 800c978:	d902      	bls.n	800c980 <memmove+0x10>
 800c97a:	4284      	cmp	r4, r0
 800c97c:	4623      	mov	r3, r4
 800c97e:	d807      	bhi.n	800c990 <memmove+0x20>
 800c980:	1e43      	subs	r3, r0, #1
 800c982:	42a1      	cmp	r1, r4
 800c984:	d008      	beq.n	800c998 <memmove+0x28>
 800c986:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c98a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c98e:	e7f8      	b.n	800c982 <memmove+0x12>
 800c990:	4402      	add	r2, r0
 800c992:	4601      	mov	r1, r0
 800c994:	428a      	cmp	r2, r1
 800c996:	d100      	bne.n	800c99a <memmove+0x2a>
 800c998:	bd10      	pop	{r4, pc}
 800c99a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c99e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9a2:	e7f7      	b.n	800c994 <memmove+0x24>

0800c9a4 <__malloc_lock>:
 800c9a4:	4801      	ldr	r0, [pc, #4]	; (800c9ac <__malloc_lock+0x8>)
 800c9a6:	f7ff bfe1 	b.w	800c96c <__retarget_lock_acquire_recursive>
 800c9aa:	bf00      	nop
 800c9ac:	2000089c 	.word	0x2000089c

0800c9b0 <__malloc_unlock>:
 800c9b0:	4801      	ldr	r0, [pc, #4]	; (800c9b8 <__malloc_unlock+0x8>)
 800c9b2:	f7ff bfdc 	b.w	800c96e <__retarget_lock_release_recursive>
 800c9b6:	bf00      	nop
 800c9b8:	2000089c 	.word	0x2000089c

0800c9bc <_realloc_r>:
 800c9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9be:	4607      	mov	r7, r0
 800c9c0:	4614      	mov	r4, r2
 800c9c2:	460e      	mov	r6, r1
 800c9c4:	b921      	cbnz	r1, 800c9d0 <_realloc_r+0x14>
 800c9c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c9ca:	4611      	mov	r1, r2
 800c9cc:	f7fe bfd6 	b.w	800b97c <_malloc_r>
 800c9d0:	b922      	cbnz	r2, 800c9dc <_realloc_r+0x20>
 800c9d2:	f7fe ff83 	bl	800b8dc <_free_r>
 800c9d6:	4625      	mov	r5, r4
 800c9d8:	4628      	mov	r0, r5
 800c9da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9dc:	f000 fa9a 	bl	800cf14 <_malloc_usable_size_r>
 800c9e0:	42a0      	cmp	r0, r4
 800c9e2:	d20f      	bcs.n	800ca04 <_realloc_r+0x48>
 800c9e4:	4621      	mov	r1, r4
 800c9e6:	4638      	mov	r0, r7
 800c9e8:	f7fe ffc8 	bl	800b97c <_malloc_r>
 800c9ec:	4605      	mov	r5, r0
 800c9ee:	2800      	cmp	r0, #0
 800c9f0:	d0f2      	beq.n	800c9d8 <_realloc_r+0x1c>
 800c9f2:	4631      	mov	r1, r6
 800c9f4:	4622      	mov	r2, r4
 800c9f6:	f7fb fb65 	bl	80080c4 <memcpy>
 800c9fa:	4631      	mov	r1, r6
 800c9fc:	4638      	mov	r0, r7
 800c9fe:	f7fe ff6d 	bl	800b8dc <_free_r>
 800ca02:	e7e9      	b.n	800c9d8 <_realloc_r+0x1c>
 800ca04:	4635      	mov	r5, r6
 800ca06:	e7e7      	b.n	800c9d8 <_realloc_r+0x1c>

0800ca08 <__sfputc_r>:
 800ca08:	6893      	ldr	r3, [r2, #8]
 800ca0a:	3b01      	subs	r3, #1
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	b410      	push	{r4}
 800ca10:	6093      	str	r3, [r2, #8]
 800ca12:	da08      	bge.n	800ca26 <__sfputc_r+0x1e>
 800ca14:	6994      	ldr	r4, [r2, #24]
 800ca16:	42a3      	cmp	r3, r4
 800ca18:	db01      	blt.n	800ca1e <__sfputc_r+0x16>
 800ca1a:	290a      	cmp	r1, #10
 800ca1c:	d103      	bne.n	800ca26 <__sfputc_r+0x1e>
 800ca1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca22:	f000 b94b 	b.w	800ccbc <__swbuf_r>
 800ca26:	6813      	ldr	r3, [r2, #0]
 800ca28:	1c58      	adds	r0, r3, #1
 800ca2a:	6010      	str	r0, [r2, #0]
 800ca2c:	7019      	strb	r1, [r3, #0]
 800ca2e:	4608      	mov	r0, r1
 800ca30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca34:	4770      	bx	lr

0800ca36 <__sfputs_r>:
 800ca36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca38:	4606      	mov	r6, r0
 800ca3a:	460f      	mov	r7, r1
 800ca3c:	4614      	mov	r4, r2
 800ca3e:	18d5      	adds	r5, r2, r3
 800ca40:	42ac      	cmp	r4, r5
 800ca42:	d101      	bne.n	800ca48 <__sfputs_r+0x12>
 800ca44:	2000      	movs	r0, #0
 800ca46:	e007      	b.n	800ca58 <__sfputs_r+0x22>
 800ca48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca4c:	463a      	mov	r2, r7
 800ca4e:	4630      	mov	r0, r6
 800ca50:	f7ff ffda 	bl	800ca08 <__sfputc_r>
 800ca54:	1c43      	adds	r3, r0, #1
 800ca56:	d1f3      	bne.n	800ca40 <__sfputs_r+0xa>
 800ca58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca5c <_vfiprintf_r>:
 800ca5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca60:	460d      	mov	r5, r1
 800ca62:	b09d      	sub	sp, #116	; 0x74
 800ca64:	4614      	mov	r4, r2
 800ca66:	4698      	mov	r8, r3
 800ca68:	4606      	mov	r6, r0
 800ca6a:	b118      	cbz	r0, 800ca74 <_vfiprintf_r+0x18>
 800ca6c:	6983      	ldr	r3, [r0, #24]
 800ca6e:	b90b      	cbnz	r3, 800ca74 <_vfiprintf_r+0x18>
 800ca70:	f7ff fecc 	bl	800c80c <__sinit>
 800ca74:	4b89      	ldr	r3, [pc, #548]	; (800cc9c <_vfiprintf_r+0x240>)
 800ca76:	429d      	cmp	r5, r3
 800ca78:	d11b      	bne.n	800cab2 <_vfiprintf_r+0x56>
 800ca7a:	6875      	ldr	r5, [r6, #4]
 800ca7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca7e:	07d9      	lsls	r1, r3, #31
 800ca80:	d405      	bmi.n	800ca8e <_vfiprintf_r+0x32>
 800ca82:	89ab      	ldrh	r3, [r5, #12]
 800ca84:	059a      	lsls	r2, r3, #22
 800ca86:	d402      	bmi.n	800ca8e <_vfiprintf_r+0x32>
 800ca88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca8a:	f7ff ff6f 	bl	800c96c <__retarget_lock_acquire_recursive>
 800ca8e:	89ab      	ldrh	r3, [r5, #12]
 800ca90:	071b      	lsls	r3, r3, #28
 800ca92:	d501      	bpl.n	800ca98 <_vfiprintf_r+0x3c>
 800ca94:	692b      	ldr	r3, [r5, #16]
 800ca96:	b9eb      	cbnz	r3, 800cad4 <_vfiprintf_r+0x78>
 800ca98:	4629      	mov	r1, r5
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	f000 f960 	bl	800cd60 <__swsetup_r>
 800caa0:	b1c0      	cbz	r0, 800cad4 <_vfiprintf_r+0x78>
 800caa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800caa4:	07dc      	lsls	r4, r3, #31
 800caa6:	d50e      	bpl.n	800cac6 <_vfiprintf_r+0x6a>
 800caa8:	f04f 30ff 	mov.w	r0, #4294967295
 800caac:	b01d      	add	sp, #116	; 0x74
 800caae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cab2:	4b7b      	ldr	r3, [pc, #492]	; (800cca0 <_vfiprintf_r+0x244>)
 800cab4:	429d      	cmp	r5, r3
 800cab6:	d101      	bne.n	800cabc <_vfiprintf_r+0x60>
 800cab8:	68b5      	ldr	r5, [r6, #8]
 800caba:	e7df      	b.n	800ca7c <_vfiprintf_r+0x20>
 800cabc:	4b79      	ldr	r3, [pc, #484]	; (800cca4 <_vfiprintf_r+0x248>)
 800cabe:	429d      	cmp	r5, r3
 800cac0:	bf08      	it	eq
 800cac2:	68f5      	ldreq	r5, [r6, #12]
 800cac4:	e7da      	b.n	800ca7c <_vfiprintf_r+0x20>
 800cac6:	89ab      	ldrh	r3, [r5, #12]
 800cac8:	0598      	lsls	r0, r3, #22
 800caca:	d4ed      	bmi.n	800caa8 <_vfiprintf_r+0x4c>
 800cacc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cace:	f7ff ff4e 	bl	800c96e <__retarget_lock_release_recursive>
 800cad2:	e7e9      	b.n	800caa8 <_vfiprintf_r+0x4c>
 800cad4:	2300      	movs	r3, #0
 800cad6:	9309      	str	r3, [sp, #36]	; 0x24
 800cad8:	2320      	movs	r3, #32
 800cada:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cade:	f8cd 800c 	str.w	r8, [sp, #12]
 800cae2:	2330      	movs	r3, #48	; 0x30
 800cae4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cca8 <_vfiprintf_r+0x24c>
 800cae8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800caec:	f04f 0901 	mov.w	r9, #1
 800caf0:	4623      	mov	r3, r4
 800caf2:	469a      	mov	sl, r3
 800caf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800caf8:	b10a      	cbz	r2, 800cafe <_vfiprintf_r+0xa2>
 800cafa:	2a25      	cmp	r2, #37	; 0x25
 800cafc:	d1f9      	bne.n	800caf2 <_vfiprintf_r+0x96>
 800cafe:	ebba 0b04 	subs.w	fp, sl, r4
 800cb02:	d00b      	beq.n	800cb1c <_vfiprintf_r+0xc0>
 800cb04:	465b      	mov	r3, fp
 800cb06:	4622      	mov	r2, r4
 800cb08:	4629      	mov	r1, r5
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	f7ff ff93 	bl	800ca36 <__sfputs_r>
 800cb10:	3001      	adds	r0, #1
 800cb12:	f000 80aa 	beq.w	800cc6a <_vfiprintf_r+0x20e>
 800cb16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb18:	445a      	add	r2, fp
 800cb1a:	9209      	str	r2, [sp, #36]	; 0x24
 800cb1c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	f000 80a2 	beq.w	800cc6a <_vfiprintf_r+0x20e>
 800cb26:	2300      	movs	r3, #0
 800cb28:	f04f 32ff 	mov.w	r2, #4294967295
 800cb2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb30:	f10a 0a01 	add.w	sl, sl, #1
 800cb34:	9304      	str	r3, [sp, #16]
 800cb36:	9307      	str	r3, [sp, #28]
 800cb38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb3c:	931a      	str	r3, [sp, #104]	; 0x68
 800cb3e:	4654      	mov	r4, sl
 800cb40:	2205      	movs	r2, #5
 800cb42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb46:	4858      	ldr	r0, [pc, #352]	; (800cca8 <_vfiprintf_r+0x24c>)
 800cb48:	f7f3 fb82 	bl	8000250 <memchr>
 800cb4c:	9a04      	ldr	r2, [sp, #16]
 800cb4e:	b9d8      	cbnz	r0, 800cb88 <_vfiprintf_r+0x12c>
 800cb50:	06d1      	lsls	r1, r2, #27
 800cb52:	bf44      	itt	mi
 800cb54:	2320      	movmi	r3, #32
 800cb56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb5a:	0713      	lsls	r3, r2, #28
 800cb5c:	bf44      	itt	mi
 800cb5e:	232b      	movmi	r3, #43	; 0x2b
 800cb60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb64:	f89a 3000 	ldrb.w	r3, [sl]
 800cb68:	2b2a      	cmp	r3, #42	; 0x2a
 800cb6a:	d015      	beq.n	800cb98 <_vfiprintf_r+0x13c>
 800cb6c:	9a07      	ldr	r2, [sp, #28]
 800cb6e:	4654      	mov	r4, sl
 800cb70:	2000      	movs	r0, #0
 800cb72:	f04f 0c0a 	mov.w	ip, #10
 800cb76:	4621      	mov	r1, r4
 800cb78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb7c:	3b30      	subs	r3, #48	; 0x30
 800cb7e:	2b09      	cmp	r3, #9
 800cb80:	d94e      	bls.n	800cc20 <_vfiprintf_r+0x1c4>
 800cb82:	b1b0      	cbz	r0, 800cbb2 <_vfiprintf_r+0x156>
 800cb84:	9207      	str	r2, [sp, #28]
 800cb86:	e014      	b.n	800cbb2 <_vfiprintf_r+0x156>
 800cb88:	eba0 0308 	sub.w	r3, r0, r8
 800cb8c:	fa09 f303 	lsl.w	r3, r9, r3
 800cb90:	4313      	orrs	r3, r2
 800cb92:	9304      	str	r3, [sp, #16]
 800cb94:	46a2      	mov	sl, r4
 800cb96:	e7d2      	b.n	800cb3e <_vfiprintf_r+0xe2>
 800cb98:	9b03      	ldr	r3, [sp, #12]
 800cb9a:	1d19      	adds	r1, r3, #4
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	9103      	str	r1, [sp, #12]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	bfbb      	ittet	lt
 800cba4:	425b      	neglt	r3, r3
 800cba6:	f042 0202 	orrlt.w	r2, r2, #2
 800cbaa:	9307      	strge	r3, [sp, #28]
 800cbac:	9307      	strlt	r3, [sp, #28]
 800cbae:	bfb8      	it	lt
 800cbb0:	9204      	strlt	r2, [sp, #16]
 800cbb2:	7823      	ldrb	r3, [r4, #0]
 800cbb4:	2b2e      	cmp	r3, #46	; 0x2e
 800cbb6:	d10c      	bne.n	800cbd2 <_vfiprintf_r+0x176>
 800cbb8:	7863      	ldrb	r3, [r4, #1]
 800cbba:	2b2a      	cmp	r3, #42	; 0x2a
 800cbbc:	d135      	bne.n	800cc2a <_vfiprintf_r+0x1ce>
 800cbbe:	9b03      	ldr	r3, [sp, #12]
 800cbc0:	1d1a      	adds	r2, r3, #4
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	9203      	str	r2, [sp, #12]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	bfb8      	it	lt
 800cbca:	f04f 33ff 	movlt.w	r3, #4294967295
 800cbce:	3402      	adds	r4, #2
 800cbd0:	9305      	str	r3, [sp, #20]
 800cbd2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ccb8 <_vfiprintf_r+0x25c>
 800cbd6:	7821      	ldrb	r1, [r4, #0]
 800cbd8:	2203      	movs	r2, #3
 800cbda:	4650      	mov	r0, sl
 800cbdc:	f7f3 fb38 	bl	8000250 <memchr>
 800cbe0:	b140      	cbz	r0, 800cbf4 <_vfiprintf_r+0x198>
 800cbe2:	2340      	movs	r3, #64	; 0x40
 800cbe4:	eba0 000a 	sub.w	r0, r0, sl
 800cbe8:	fa03 f000 	lsl.w	r0, r3, r0
 800cbec:	9b04      	ldr	r3, [sp, #16]
 800cbee:	4303      	orrs	r3, r0
 800cbf0:	3401      	adds	r4, #1
 800cbf2:	9304      	str	r3, [sp, #16]
 800cbf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbf8:	482c      	ldr	r0, [pc, #176]	; (800ccac <_vfiprintf_r+0x250>)
 800cbfa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbfe:	2206      	movs	r2, #6
 800cc00:	f7f3 fb26 	bl	8000250 <memchr>
 800cc04:	2800      	cmp	r0, #0
 800cc06:	d03f      	beq.n	800cc88 <_vfiprintf_r+0x22c>
 800cc08:	4b29      	ldr	r3, [pc, #164]	; (800ccb0 <_vfiprintf_r+0x254>)
 800cc0a:	bb1b      	cbnz	r3, 800cc54 <_vfiprintf_r+0x1f8>
 800cc0c:	9b03      	ldr	r3, [sp, #12]
 800cc0e:	3307      	adds	r3, #7
 800cc10:	f023 0307 	bic.w	r3, r3, #7
 800cc14:	3308      	adds	r3, #8
 800cc16:	9303      	str	r3, [sp, #12]
 800cc18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc1a:	443b      	add	r3, r7
 800cc1c:	9309      	str	r3, [sp, #36]	; 0x24
 800cc1e:	e767      	b.n	800caf0 <_vfiprintf_r+0x94>
 800cc20:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc24:	460c      	mov	r4, r1
 800cc26:	2001      	movs	r0, #1
 800cc28:	e7a5      	b.n	800cb76 <_vfiprintf_r+0x11a>
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	3401      	adds	r4, #1
 800cc2e:	9305      	str	r3, [sp, #20]
 800cc30:	4619      	mov	r1, r3
 800cc32:	f04f 0c0a 	mov.w	ip, #10
 800cc36:	4620      	mov	r0, r4
 800cc38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc3c:	3a30      	subs	r2, #48	; 0x30
 800cc3e:	2a09      	cmp	r2, #9
 800cc40:	d903      	bls.n	800cc4a <_vfiprintf_r+0x1ee>
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d0c5      	beq.n	800cbd2 <_vfiprintf_r+0x176>
 800cc46:	9105      	str	r1, [sp, #20]
 800cc48:	e7c3      	b.n	800cbd2 <_vfiprintf_r+0x176>
 800cc4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc4e:	4604      	mov	r4, r0
 800cc50:	2301      	movs	r3, #1
 800cc52:	e7f0      	b.n	800cc36 <_vfiprintf_r+0x1da>
 800cc54:	ab03      	add	r3, sp, #12
 800cc56:	9300      	str	r3, [sp, #0]
 800cc58:	462a      	mov	r2, r5
 800cc5a:	4b16      	ldr	r3, [pc, #88]	; (800ccb4 <_vfiprintf_r+0x258>)
 800cc5c:	a904      	add	r1, sp, #16
 800cc5e:	4630      	mov	r0, r6
 800cc60:	f7fb fad6 	bl	8008210 <_printf_float>
 800cc64:	4607      	mov	r7, r0
 800cc66:	1c78      	adds	r0, r7, #1
 800cc68:	d1d6      	bne.n	800cc18 <_vfiprintf_r+0x1bc>
 800cc6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc6c:	07d9      	lsls	r1, r3, #31
 800cc6e:	d405      	bmi.n	800cc7c <_vfiprintf_r+0x220>
 800cc70:	89ab      	ldrh	r3, [r5, #12]
 800cc72:	059a      	lsls	r2, r3, #22
 800cc74:	d402      	bmi.n	800cc7c <_vfiprintf_r+0x220>
 800cc76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc78:	f7ff fe79 	bl	800c96e <__retarget_lock_release_recursive>
 800cc7c:	89ab      	ldrh	r3, [r5, #12]
 800cc7e:	065b      	lsls	r3, r3, #25
 800cc80:	f53f af12 	bmi.w	800caa8 <_vfiprintf_r+0x4c>
 800cc84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc86:	e711      	b.n	800caac <_vfiprintf_r+0x50>
 800cc88:	ab03      	add	r3, sp, #12
 800cc8a:	9300      	str	r3, [sp, #0]
 800cc8c:	462a      	mov	r2, r5
 800cc8e:	4b09      	ldr	r3, [pc, #36]	; (800ccb4 <_vfiprintf_r+0x258>)
 800cc90:	a904      	add	r1, sp, #16
 800cc92:	4630      	mov	r0, r6
 800cc94:	f7fb fd48 	bl	8008728 <_printf_i>
 800cc98:	e7e4      	b.n	800cc64 <_vfiprintf_r+0x208>
 800cc9a:	bf00      	nop
 800cc9c:	0800d534 	.word	0x0800d534
 800cca0:	0800d554 	.word	0x0800d554
 800cca4:	0800d514 	.word	0x0800d514
 800cca8:	0800d4ac 	.word	0x0800d4ac
 800ccac:	0800d4b6 	.word	0x0800d4b6
 800ccb0:	08008211 	.word	0x08008211
 800ccb4:	0800ca37 	.word	0x0800ca37
 800ccb8:	0800d4b2 	.word	0x0800d4b2

0800ccbc <__swbuf_r>:
 800ccbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccbe:	460e      	mov	r6, r1
 800ccc0:	4614      	mov	r4, r2
 800ccc2:	4605      	mov	r5, r0
 800ccc4:	b118      	cbz	r0, 800ccce <__swbuf_r+0x12>
 800ccc6:	6983      	ldr	r3, [r0, #24]
 800ccc8:	b90b      	cbnz	r3, 800ccce <__swbuf_r+0x12>
 800ccca:	f7ff fd9f 	bl	800c80c <__sinit>
 800ccce:	4b21      	ldr	r3, [pc, #132]	; (800cd54 <__swbuf_r+0x98>)
 800ccd0:	429c      	cmp	r4, r3
 800ccd2:	d12b      	bne.n	800cd2c <__swbuf_r+0x70>
 800ccd4:	686c      	ldr	r4, [r5, #4]
 800ccd6:	69a3      	ldr	r3, [r4, #24]
 800ccd8:	60a3      	str	r3, [r4, #8]
 800ccda:	89a3      	ldrh	r3, [r4, #12]
 800ccdc:	071a      	lsls	r2, r3, #28
 800ccde:	d52f      	bpl.n	800cd40 <__swbuf_r+0x84>
 800cce0:	6923      	ldr	r3, [r4, #16]
 800cce2:	b36b      	cbz	r3, 800cd40 <__swbuf_r+0x84>
 800cce4:	6923      	ldr	r3, [r4, #16]
 800cce6:	6820      	ldr	r0, [r4, #0]
 800cce8:	1ac0      	subs	r0, r0, r3
 800ccea:	6963      	ldr	r3, [r4, #20]
 800ccec:	b2f6      	uxtb	r6, r6
 800ccee:	4283      	cmp	r3, r0
 800ccf0:	4637      	mov	r7, r6
 800ccf2:	dc04      	bgt.n	800ccfe <__swbuf_r+0x42>
 800ccf4:	4621      	mov	r1, r4
 800ccf6:	4628      	mov	r0, r5
 800ccf8:	f7ff fcf4 	bl	800c6e4 <_fflush_r>
 800ccfc:	bb30      	cbnz	r0, 800cd4c <__swbuf_r+0x90>
 800ccfe:	68a3      	ldr	r3, [r4, #8]
 800cd00:	3b01      	subs	r3, #1
 800cd02:	60a3      	str	r3, [r4, #8]
 800cd04:	6823      	ldr	r3, [r4, #0]
 800cd06:	1c5a      	adds	r2, r3, #1
 800cd08:	6022      	str	r2, [r4, #0]
 800cd0a:	701e      	strb	r6, [r3, #0]
 800cd0c:	6963      	ldr	r3, [r4, #20]
 800cd0e:	3001      	adds	r0, #1
 800cd10:	4283      	cmp	r3, r0
 800cd12:	d004      	beq.n	800cd1e <__swbuf_r+0x62>
 800cd14:	89a3      	ldrh	r3, [r4, #12]
 800cd16:	07db      	lsls	r3, r3, #31
 800cd18:	d506      	bpl.n	800cd28 <__swbuf_r+0x6c>
 800cd1a:	2e0a      	cmp	r6, #10
 800cd1c:	d104      	bne.n	800cd28 <__swbuf_r+0x6c>
 800cd1e:	4621      	mov	r1, r4
 800cd20:	4628      	mov	r0, r5
 800cd22:	f7ff fcdf 	bl	800c6e4 <_fflush_r>
 800cd26:	b988      	cbnz	r0, 800cd4c <__swbuf_r+0x90>
 800cd28:	4638      	mov	r0, r7
 800cd2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd2c:	4b0a      	ldr	r3, [pc, #40]	; (800cd58 <__swbuf_r+0x9c>)
 800cd2e:	429c      	cmp	r4, r3
 800cd30:	d101      	bne.n	800cd36 <__swbuf_r+0x7a>
 800cd32:	68ac      	ldr	r4, [r5, #8]
 800cd34:	e7cf      	b.n	800ccd6 <__swbuf_r+0x1a>
 800cd36:	4b09      	ldr	r3, [pc, #36]	; (800cd5c <__swbuf_r+0xa0>)
 800cd38:	429c      	cmp	r4, r3
 800cd3a:	bf08      	it	eq
 800cd3c:	68ec      	ldreq	r4, [r5, #12]
 800cd3e:	e7ca      	b.n	800ccd6 <__swbuf_r+0x1a>
 800cd40:	4621      	mov	r1, r4
 800cd42:	4628      	mov	r0, r5
 800cd44:	f000 f80c 	bl	800cd60 <__swsetup_r>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d0cb      	beq.n	800cce4 <__swbuf_r+0x28>
 800cd4c:	f04f 37ff 	mov.w	r7, #4294967295
 800cd50:	e7ea      	b.n	800cd28 <__swbuf_r+0x6c>
 800cd52:	bf00      	nop
 800cd54:	0800d534 	.word	0x0800d534
 800cd58:	0800d554 	.word	0x0800d554
 800cd5c:	0800d514 	.word	0x0800d514

0800cd60 <__swsetup_r>:
 800cd60:	4b32      	ldr	r3, [pc, #200]	; (800ce2c <__swsetup_r+0xcc>)
 800cd62:	b570      	push	{r4, r5, r6, lr}
 800cd64:	681d      	ldr	r5, [r3, #0]
 800cd66:	4606      	mov	r6, r0
 800cd68:	460c      	mov	r4, r1
 800cd6a:	b125      	cbz	r5, 800cd76 <__swsetup_r+0x16>
 800cd6c:	69ab      	ldr	r3, [r5, #24]
 800cd6e:	b913      	cbnz	r3, 800cd76 <__swsetup_r+0x16>
 800cd70:	4628      	mov	r0, r5
 800cd72:	f7ff fd4b 	bl	800c80c <__sinit>
 800cd76:	4b2e      	ldr	r3, [pc, #184]	; (800ce30 <__swsetup_r+0xd0>)
 800cd78:	429c      	cmp	r4, r3
 800cd7a:	d10f      	bne.n	800cd9c <__swsetup_r+0x3c>
 800cd7c:	686c      	ldr	r4, [r5, #4]
 800cd7e:	89a3      	ldrh	r3, [r4, #12]
 800cd80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd84:	0719      	lsls	r1, r3, #28
 800cd86:	d42c      	bmi.n	800cde2 <__swsetup_r+0x82>
 800cd88:	06dd      	lsls	r5, r3, #27
 800cd8a:	d411      	bmi.n	800cdb0 <__swsetup_r+0x50>
 800cd8c:	2309      	movs	r3, #9
 800cd8e:	6033      	str	r3, [r6, #0]
 800cd90:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cd94:	81a3      	strh	r3, [r4, #12]
 800cd96:	f04f 30ff 	mov.w	r0, #4294967295
 800cd9a:	e03e      	b.n	800ce1a <__swsetup_r+0xba>
 800cd9c:	4b25      	ldr	r3, [pc, #148]	; (800ce34 <__swsetup_r+0xd4>)
 800cd9e:	429c      	cmp	r4, r3
 800cda0:	d101      	bne.n	800cda6 <__swsetup_r+0x46>
 800cda2:	68ac      	ldr	r4, [r5, #8]
 800cda4:	e7eb      	b.n	800cd7e <__swsetup_r+0x1e>
 800cda6:	4b24      	ldr	r3, [pc, #144]	; (800ce38 <__swsetup_r+0xd8>)
 800cda8:	429c      	cmp	r4, r3
 800cdaa:	bf08      	it	eq
 800cdac:	68ec      	ldreq	r4, [r5, #12]
 800cdae:	e7e6      	b.n	800cd7e <__swsetup_r+0x1e>
 800cdb0:	0758      	lsls	r0, r3, #29
 800cdb2:	d512      	bpl.n	800cdda <__swsetup_r+0x7a>
 800cdb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdb6:	b141      	cbz	r1, 800cdca <__swsetup_r+0x6a>
 800cdb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cdbc:	4299      	cmp	r1, r3
 800cdbe:	d002      	beq.n	800cdc6 <__swsetup_r+0x66>
 800cdc0:	4630      	mov	r0, r6
 800cdc2:	f7fe fd8b 	bl	800b8dc <_free_r>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	6363      	str	r3, [r4, #52]	; 0x34
 800cdca:	89a3      	ldrh	r3, [r4, #12]
 800cdcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cdd0:	81a3      	strh	r3, [r4, #12]
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	6063      	str	r3, [r4, #4]
 800cdd6:	6923      	ldr	r3, [r4, #16]
 800cdd8:	6023      	str	r3, [r4, #0]
 800cdda:	89a3      	ldrh	r3, [r4, #12]
 800cddc:	f043 0308 	orr.w	r3, r3, #8
 800cde0:	81a3      	strh	r3, [r4, #12]
 800cde2:	6923      	ldr	r3, [r4, #16]
 800cde4:	b94b      	cbnz	r3, 800cdfa <__swsetup_r+0x9a>
 800cde6:	89a3      	ldrh	r3, [r4, #12]
 800cde8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cdec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdf0:	d003      	beq.n	800cdfa <__swsetup_r+0x9a>
 800cdf2:	4621      	mov	r1, r4
 800cdf4:	4630      	mov	r0, r6
 800cdf6:	f000 f84d 	bl	800ce94 <__smakebuf_r>
 800cdfa:	89a0      	ldrh	r0, [r4, #12]
 800cdfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce00:	f010 0301 	ands.w	r3, r0, #1
 800ce04:	d00a      	beq.n	800ce1c <__swsetup_r+0xbc>
 800ce06:	2300      	movs	r3, #0
 800ce08:	60a3      	str	r3, [r4, #8]
 800ce0a:	6963      	ldr	r3, [r4, #20]
 800ce0c:	425b      	negs	r3, r3
 800ce0e:	61a3      	str	r3, [r4, #24]
 800ce10:	6923      	ldr	r3, [r4, #16]
 800ce12:	b943      	cbnz	r3, 800ce26 <__swsetup_r+0xc6>
 800ce14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ce18:	d1ba      	bne.n	800cd90 <__swsetup_r+0x30>
 800ce1a:	bd70      	pop	{r4, r5, r6, pc}
 800ce1c:	0781      	lsls	r1, r0, #30
 800ce1e:	bf58      	it	pl
 800ce20:	6963      	ldrpl	r3, [r4, #20]
 800ce22:	60a3      	str	r3, [r4, #8]
 800ce24:	e7f4      	b.n	800ce10 <__swsetup_r+0xb0>
 800ce26:	2000      	movs	r0, #0
 800ce28:	e7f7      	b.n	800ce1a <__swsetup_r+0xba>
 800ce2a:	bf00      	nop
 800ce2c:	20000064 	.word	0x20000064
 800ce30:	0800d534 	.word	0x0800d534
 800ce34:	0800d554 	.word	0x0800d554
 800ce38:	0800d514 	.word	0x0800d514

0800ce3c <abort>:
 800ce3c:	b508      	push	{r3, lr}
 800ce3e:	2006      	movs	r0, #6
 800ce40:	f000 f898 	bl	800cf74 <raise>
 800ce44:	2001      	movs	r0, #1
 800ce46:	f7f5 faf3 	bl	8002430 <_exit>

0800ce4a <__swhatbuf_r>:
 800ce4a:	b570      	push	{r4, r5, r6, lr}
 800ce4c:	460e      	mov	r6, r1
 800ce4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce52:	2900      	cmp	r1, #0
 800ce54:	b096      	sub	sp, #88	; 0x58
 800ce56:	4614      	mov	r4, r2
 800ce58:	461d      	mov	r5, r3
 800ce5a:	da07      	bge.n	800ce6c <__swhatbuf_r+0x22>
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	602b      	str	r3, [r5, #0]
 800ce60:	89b3      	ldrh	r3, [r6, #12]
 800ce62:	061a      	lsls	r2, r3, #24
 800ce64:	d410      	bmi.n	800ce88 <__swhatbuf_r+0x3e>
 800ce66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce6a:	e00e      	b.n	800ce8a <__swhatbuf_r+0x40>
 800ce6c:	466a      	mov	r2, sp
 800ce6e:	f000 f89d 	bl	800cfac <_fstat_r>
 800ce72:	2800      	cmp	r0, #0
 800ce74:	dbf2      	blt.n	800ce5c <__swhatbuf_r+0x12>
 800ce76:	9a01      	ldr	r2, [sp, #4]
 800ce78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ce7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ce80:	425a      	negs	r2, r3
 800ce82:	415a      	adcs	r2, r3
 800ce84:	602a      	str	r2, [r5, #0]
 800ce86:	e7ee      	b.n	800ce66 <__swhatbuf_r+0x1c>
 800ce88:	2340      	movs	r3, #64	; 0x40
 800ce8a:	2000      	movs	r0, #0
 800ce8c:	6023      	str	r3, [r4, #0]
 800ce8e:	b016      	add	sp, #88	; 0x58
 800ce90:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ce94 <__smakebuf_r>:
 800ce94:	898b      	ldrh	r3, [r1, #12]
 800ce96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce98:	079d      	lsls	r5, r3, #30
 800ce9a:	4606      	mov	r6, r0
 800ce9c:	460c      	mov	r4, r1
 800ce9e:	d507      	bpl.n	800ceb0 <__smakebuf_r+0x1c>
 800cea0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cea4:	6023      	str	r3, [r4, #0]
 800cea6:	6123      	str	r3, [r4, #16]
 800cea8:	2301      	movs	r3, #1
 800ceaa:	6163      	str	r3, [r4, #20]
 800ceac:	b002      	add	sp, #8
 800ceae:	bd70      	pop	{r4, r5, r6, pc}
 800ceb0:	ab01      	add	r3, sp, #4
 800ceb2:	466a      	mov	r2, sp
 800ceb4:	f7ff ffc9 	bl	800ce4a <__swhatbuf_r>
 800ceb8:	9900      	ldr	r1, [sp, #0]
 800ceba:	4605      	mov	r5, r0
 800cebc:	4630      	mov	r0, r6
 800cebe:	f7fe fd5d 	bl	800b97c <_malloc_r>
 800cec2:	b948      	cbnz	r0, 800ced8 <__smakebuf_r+0x44>
 800cec4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cec8:	059a      	lsls	r2, r3, #22
 800ceca:	d4ef      	bmi.n	800ceac <__smakebuf_r+0x18>
 800cecc:	f023 0303 	bic.w	r3, r3, #3
 800ced0:	f043 0302 	orr.w	r3, r3, #2
 800ced4:	81a3      	strh	r3, [r4, #12]
 800ced6:	e7e3      	b.n	800cea0 <__smakebuf_r+0xc>
 800ced8:	4b0d      	ldr	r3, [pc, #52]	; (800cf10 <__smakebuf_r+0x7c>)
 800ceda:	62b3      	str	r3, [r6, #40]	; 0x28
 800cedc:	89a3      	ldrh	r3, [r4, #12]
 800cede:	6020      	str	r0, [r4, #0]
 800cee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cee4:	81a3      	strh	r3, [r4, #12]
 800cee6:	9b00      	ldr	r3, [sp, #0]
 800cee8:	6163      	str	r3, [r4, #20]
 800ceea:	9b01      	ldr	r3, [sp, #4]
 800ceec:	6120      	str	r0, [r4, #16]
 800ceee:	b15b      	cbz	r3, 800cf08 <__smakebuf_r+0x74>
 800cef0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cef4:	4630      	mov	r0, r6
 800cef6:	f000 f86b 	bl	800cfd0 <_isatty_r>
 800cefa:	b128      	cbz	r0, 800cf08 <__smakebuf_r+0x74>
 800cefc:	89a3      	ldrh	r3, [r4, #12]
 800cefe:	f023 0303 	bic.w	r3, r3, #3
 800cf02:	f043 0301 	orr.w	r3, r3, #1
 800cf06:	81a3      	strh	r3, [r4, #12]
 800cf08:	89a0      	ldrh	r0, [r4, #12]
 800cf0a:	4305      	orrs	r5, r0
 800cf0c:	81a5      	strh	r5, [r4, #12]
 800cf0e:	e7cd      	b.n	800ceac <__smakebuf_r+0x18>
 800cf10:	0800c7a5 	.word	0x0800c7a5

0800cf14 <_malloc_usable_size_r>:
 800cf14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf18:	1f18      	subs	r0, r3, #4
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	bfbc      	itt	lt
 800cf1e:	580b      	ldrlt	r3, [r1, r0]
 800cf20:	18c0      	addlt	r0, r0, r3
 800cf22:	4770      	bx	lr

0800cf24 <_raise_r>:
 800cf24:	291f      	cmp	r1, #31
 800cf26:	b538      	push	{r3, r4, r5, lr}
 800cf28:	4604      	mov	r4, r0
 800cf2a:	460d      	mov	r5, r1
 800cf2c:	d904      	bls.n	800cf38 <_raise_r+0x14>
 800cf2e:	2316      	movs	r3, #22
 800cf30:	6003      	str	r3, [r0, #0]
 800cf32:	f04f 30ff 	mov.w	r0, #4294967295
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
 800cf38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cf3a:	b112      	cbz	r2, 800cf42 <_raise_r+0x1e>
 800cf3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf40:	b94b      	cbnz	r3, 800cf56 <_raise_r+0x32>
 800cf42:	4620      	mov	r0, r4
 800cf44:	f000 f830 	bl	800cfa8 <_getpid_r>
 800cf48:	462a      	mov	r2, r5
 800cf4a:	4601      	mov	r1, r0
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf52:	f000 b817 	b.w	800cf84 <_kill_r>
 800cf56:	2b01      	cmp	r3, #1
 800cf58:	d00a      	beq.n	800cf70 <_raise_r+0x4c>
 800cf5a:	1c59      	adds	r1, r3, #1
 800cf5c:	d103      	bne.n	800cf66 <_raise_r+0x42>
 800cf5e:	2316      	movs	r3, #22
 800cf60:	6003      	str	r3, [r0, #0]
 800cf62:	2001      	movs	r0, #1
 800cf64:	e7e7      	b.n	800cf36 <_raise_r+0x12>
 800cf66:	2400      	movs	r4, #0
 800cf68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cf6c:	4628      	mov	r0, r5
 800cf6e:	4798      	blx	r3
 800cf70:	2000      	movs	r0, #0
 800cf72:	e7e0      	b.n	800cf36 <_raise_r+0x12>

0800cf74 <raise>:
 800cf74:	4b02      	ldr	r3, [pc, #8]	; (800cf80 <raise+0xc>)
 800cf76:	4601      	mov	r1, r0
 800cf78:	6818      	ldr	r0, [r3, #0]
 800cf7a:	f7ff bfd3 	b.w	800cf24 <_raise_r>
 800cf7e:	bf00      	nop
 800cf80:	20000064 	.word	0x20000064

0800cf84 <_kill_r>:
 800cf84:	b538      	push	{r3, r4, r5, lr}
 800cf86:	4d07      	ldr	r5, [pc, #28]	; (800cfa4 <_kill_r+0x20>)
 800cf88:	2300      	movs	r3, #0
 800cf8a:	4604      	mov	r4, r0
 800cf8c:	4608      	mov	r0, r1
 800cf8e:	4611      	mov	r1, r2
 800cf90:	602b      	str	r3, [r5, #0]
 800cf92:	f7f5 fa3d 	bl	8002410 <_kill>
 800cf96:	1c43      	adds	r3, r0, #1
 800cf98:	d102      	bne.n	800cfa0 <_kill_r+0x1c>
 800cf9a:	682b      	ldr	r3, [r5, #0]
 800cf9c:	b103      	cbz	r3, 800cfa0 <_kill_r+0x1c>
 800cf9e:	6023      	str	r3, [r4, #0]
 800cfa0:	bd38      	pop	{r3, r4, r5, pc}
 800cfa2:	bf00      	nop
 800cfa4:	20000894 	.word	0x20000894

0800cfa8 <_getpid_r>:
 800cfa8:	f7f5 ba2a 	b.w	8002400 <_getpid>

0800cfac <_fstat_r>:
 800cfac:	b538      	push	{r3, r4, r5, lr}
 800cfae:	4d07      	ldr	r5, [pc, #28]	; (800cfcc <_fstat_r+0x20>)
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	4604      	mov	r4, r0
 800cfb4:	4608      	mov	r0, r1
 800cfb6:	4611      	mov	r1, r2
 800cfb8:	602b      	str	r3, [r5, #0]
 800cfba:	f7f5 fa88 	bl	80024ce <_fstat>
 800cfbe:	1c43      	adds	r3, r0, #1
 800cfc0:	d102      	bne.n	800cfc8 <_fstat_r+0x1c>
 800cfc2:	682b      	ldr	r3, [r5, #0]
 800cfc4:	b103      	cbz	r3, 800cfc8 <_fstat_r+0x1c>
 800cfc6:	6023      	str	r3, [r4, #0]
 800cfc8:	bd38      	pop	{r3, r4, r5, pc}
 800cfca:	bf00      	nop
 800cfcc:	20000894 	.word	0x20000894

0800cfd0 <_isatty_r>:
 800cfd0:	b538      	push	{r3, r4, r5, lr}
 800cfd2:	4d06      	ldr	r5, [pc, #24]	; (800cfec <_isatty_r+0x1c>)
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	4604      	mov	r4, r0
 800cfd8:	4608      	mov	r0, r1
 800cfda:	602b      	str	r3, [r5, #0]
 800cfdc:	f7f5 fa87 	bl	80024ee <_isatty>
 800cfe0:	1c43      	adds	r3, r0, #1
 800cfe2:	d102      	bne.n	800cfea <_isatty_r+0x1a>
 800cfe4:	682b      	ldr	r3, [r5, #0]
 800cfe6:	b103      	cbz	r3, 800cfea <_isatty_r+0x1a>
 800cfe8:	6023      	str	r3, [r4, #0]
 800cfea:	bd38      	pop	{r3, r4, r5, pc}
 800cfec:	20000894 	.word	0x20000894

0800cff0 <_init>:
 800cff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cff2:	bf00      	nop
 800cff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff6:	bc08      	pop	{r3}
 800cff8:	469e      	mov	lr, r3
 800cffa:	4770      	bx	lr

0800cffc <_fini>:
 800cffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffe:	bf00      	nop
 800d000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d002:	bc08      	pop	{r3}
 800d004:	469e      	mov	lr, r3
 800d006:	4770      	bx	lr
