Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Nov 29 15:07:58 2018
| Host         : ED434-ST10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_384_timing_summary_routed.rpt -rpx project_384_timing_summary_routed.rpx
| Design       : project_384
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: temp_1_reg/Q (HIGH)

 There are 259 register/latch pins with no clock driven by root clock pin: temp_2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 788 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.127        0.000                      0                  128        0.106        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.127        0.000                      0                  128        0.106        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          1.101     9.507    temp_2
    SLICE_X51Y100        FDRE                                         r  count_2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[25]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          1.101     9.507    temp_2
    SLICE_X51Y100        FDRE                                         r  count_2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[26]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          1.101     9.507    temp_2
    SLICE_X51Y100        FDRE                                         r  count_2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[27]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          1.101     9.507    temp_2
    SLICE_X51Y100        FDRE                                         r  count_2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[28]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.828ns (20.127%)  route 3.286ns (79.873%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          0.943     9.350    temp_2
    SLICE_X51Y101        FDRE                                         r  count_2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  count_2_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.828ns (20.127%)  route 3.286ns (79.873%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          0.943     9.350    temp_2
    SLICE_X51Y101        FDRE                                         r  count_2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  count_2_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.828ns (20.127%)  route 3.286ns (79.873%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    CLK_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  count_2_reg[20]/Q
                         net (fo=2, routed)           0.692     6.384    count_2_reg_n_0_[20]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  count_2[0]_i_6/O
                         net (fo=1, routed)           0.663     7.171    count_2[0]_i_6_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.295 f  count_2[0]_i_2/O
                         net (fo=3, routed)           0.987     8.282    count_2[0]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  count_2[31]_i_1/O
                         net (fo=31, routed)          0.943     9.350    temp_2
    SLICE_X51Y101        FDRE                                         r  count_2_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.496    14.918    CLK_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  count_2_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    count_2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 count_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.828ns (20.256%)  route 3.260ns (79.744%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  count_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  count_1_reg[21]/Q
                         net (fo=2, routed)           0.814     6.593    count_1_reg_n_0_[21]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.717 f  count_1[0]_i_6/O
                         net (fo=1, routed)           0.634     7.351    count_1[0]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.475 f  count_1[0]_i_2/O
                         net (fo=3, routed)           0.871     8.346    count_1[0]_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.470 r  count_1[31]_i_1/O
                         net (fo=31, routed)          0.940     9.410    temp_1
    SLICE_X0Y86          FDRE                                         r  count_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.600    15.023    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  count_1_reg[25]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    count_1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 count_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.828ns (20.256%)  route 3.260ns (79.744%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  count_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  count_1_reg[21]/Q
                         net (fo=2, routed)           0.814     6.593    count_1_reg_n_0_[21]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.717 f  count_1[0]_i_6/O
                         net (fo=1, routed)           0.634     7.351    count_1[0]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.475 f  count_1[0]_i_2/O
                         net (fo=3, routed)           0.871     8.346    count_1[0]_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.470 r  count_1[31]_i_1/O
                         net (fo=31, routed)          0.940     9.410    temp_1
    SLICE_X0Y86          FDRE                                         r  count_1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.600    15.023    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  count_1_reg[26]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    count_1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 count_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.828ns (20.256%)  route 3.260ns (79.744%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  count_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  count_1_reg[21]/Q
                         net (fo=2, routed)           0.814     6.593    count_1_reg_n_0_[21]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.717 f  count_1[0]_i_6/O
                         net (fo=1, routed)           0.634     7.351    count_1[0]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.475 f  count_1[0]_i_2/O
                         net (fo=3, routed)           0.871     8.346    count_1[0]_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.470 r  count_1[31]_i_1/O
                         net (fo=31, routed)          0.940     9.410    temp_1
    SLICE_X0Y86          FDRE                                         r  count_1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.600    15.023    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  count_1_reg[27]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    count_1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  count_2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    count_2_reg[28]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  count_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  count_2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    count_2_reg[28]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  count_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  count_2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    count_2_reg[28]_i_1_n_6
    SLICE_X51Y100        FDRE                                         r  count_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  count_2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    count_2_reg[28]_i_1_n_4
    SLICE_X51Y100        FDRE                                         r  count_2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  count_2_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  count_2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    count_2_reg[28]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  count_2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.999    count_2_reg[31]_i_2_n_7
    SLICE_X51Y101        FDRE                                         r  count_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  count_2_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  count_2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    count_2_reg[28]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  count_2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.010    count_2_reg[31]_i_2_n_5
    SLICE_X51Y101        FDRE                                         r  count_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  count_2_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  count_2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    count_2_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  count_2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    count_2_reg[28]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  count_2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.035    count_2_reg[31]_i_2_n_6
    SLICE_X51Y101        FDRE                                         r  count_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CLK_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  count_2_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    count_2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  count_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  count_1_reg[0]/Q
                         net (fo=4, routed)           0.180     1.839    count_1_reg_n_0_[0]
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.042     1.881 r  temp_1_i_1/O
                         net (fo=1, routed)           0.000     1.881    temp_1_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  temp_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  temp_1_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.624    temp_1_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    CLK_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  count_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.745    count_2_reg_n_0_[12]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  count_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    count_2_reg[12]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  count_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    CLK_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  count_2_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    count_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CLK_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  count_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  count_2_reg[16]/Q
                         net (fo=2, routed)           0.119     1.746    count_2_reg_n_0_[16]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  count_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    count_2_reg[16]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  count_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    CLK_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  count_2_reg[16]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    count_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     count_1_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     count_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     count_1_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     count_1_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     count_1_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     count_1_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     count_1_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     count_1_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     count_1_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     count_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     count_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     count_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     count_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     count_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     count_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     count_1_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     count_1_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     count_1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     count_1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     count_1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     count_1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     count_1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     count_1_reg[1]/C



