{"hands_on_practices": [{"introduction": "Establishing a stable DC operating point, or Q-point, is the first step in designing any transistor-based circuit. This exercise focuses on analyzing a foundational voltage-divider biasing configuration. This practice [@problem_id:1318002] will reinforce the critical skill of verifying the transistor's region of operationâ€”a step you must perform in any MOSFET analysis to ensure your calculations are valid.", "problem": "An n-channel enhancement-mode Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is used to build a simple biasing circuit. The circuit is powered by a single DC voltage supply $V_{DD} = 15.0 \\text{ V}$. The source terminal of the MOSFET is connected directly to ground. The drain terminal is connected to the supply $V_{DD}$ through a drain resistor $R_D = 4.0 \\text{ k}\\Omega$. The gate terminal bias voltage is provided by a voltage divider network consisting of a resistor $R_1 = 3.0 \\text{ M}\\Omega$ connected between $V_{DD}$ and the gate, and a resistor $R_2 = 2.0 \\text{ M}\\Omega$ connected between the gate and ground. A large-valued capacitor is also connected to the gate, intended to couple an AC signal for amplification purposes, but its presence can be evaluated based on the type of analysis being performed.\n\nThe MOSFET has a threshold voltage $V_{tn} = 1.5 \\text{ V}$ and a transconductance parameter $k_n = 2.0 \\text{ mA/V}^2$.\n\nDetermine the quiescent drain current, $I_D$, flowing through the transistor. Express your answer in milliamperes (mA) and round it to three significant figures.", "solution": "For DC analysis, the coupling capacitor at the gate is an open circuit and the MOS gate current is negligible, so the gate voltage is set by the resistor divider:\n$$V_{G} = V_{DD}\\frac{R_{2}}{R_{1}+R_{2}} = 15.0\\cdot\\frac{2.0}{3.0+2.0} = 6.0 \\text{ V}.$$\nWith the source grounded, $V_{GS} = V_{G} = 6.0 \\text{ V}$, so the overdrive is\n$$V_{ov} = V_{GS} - V_{tn} = 6.0 - 1.5 = 4.5 \\text{ V}.$$\nCheck the region of operation. If the device were in saturation, its current would be\n$$I_{D,\\text{sat}} = \\frac{1}{2}k_{n}V_{ov}^{2} = \\frac{1}{2}\\cdot 2.0 \\text{ mA/V}^{2}\\cdot (4.5)^{2} = 20.25 \\text{ mA},$$\nwhich would require a drain voltage $V_{D} = V_{DD} - I_{D}R_{D} = 15.0 - 20.25\\cdot 4.0  0$, impossible with a passive drain resistor. Moreover, at the saturation boundary $V_{DS} = V_{ov}$, the load line current is\n$$I = \\frac{V_{DD} - V_{ov}}{R_{D}} = \\frac{15.0 - 4.5}{4.0} = 2.625 \\text{ mA} \\ll I_{D,\\text{sat}},$$\nso the actual operating point must have $V_{DS}  V_{ov}$ (triode/linear region).\n\nIn triode, the square-law model gives\n$$I_{D} = k_{n}\\left[(V_{GS} - V_{tn})V_{DS} - \\frac{1}{2}V_{DS}^{2}\\right],$$\nwith $V_{DS} = V_{D} - V_{S} = V_{DD} - I_{D}R_{D}$. Using $V_{ov} = 4.5$, $V_{DD} = 15.0$, $R_{D} = 4.0 \\text{ k}\\Omega$, and $k_{n} = 2.0 \\text{ mA/V}^{2}$, and expressing $I_{D}$ in mA so that $I_{D}R_{D}$ is in volts, write\n$$I_{D} = 2.0\\left[4.5\\left(15.0 - 4.0 I_{D}\\right) - \\frac{1}{2}\\left(15.0 - 4.0 I_{D}\\right)^{2}\\right].$$\nLet $I_{D} = x$ (mA) and $A = 15.0 - 4.0x$. Then\n$$x = 2.0\\left(4.5A - \\frac{1}{2}A^{2}\\right) = 9A - A^{2},$$\nso\n$$x = 9(15.0 - 4.0x) - (15.0 - 4.0x)^{2}.$$\nExpanding,\n$$x = 135 - 36x - (225 - 120x + 16x^{2}) = -90 + 84x - 16x^{2},$$\nwhich yields the quadratic\n$$16x^{2} - 83x + 90 = 0.$$\nSolving,\n$$x = \\frac{83 \\pm \\sqrt{83^{2} - 4\\cdot 16 \\cdot 90}}{2\\cdot 16} = \\frac{83 \\pm \\sqrt{1129}}{32}.$$\nNumerically, $\\sqrt{1129} \\approx 33.6006$, so the two roots are\n$$x_{1} \\approx \\frac{83 + 33.6006}{32} \\approx 3.6438 \\text{ mA}, \\quad x_{2} \\approx \\frac{83 - 33.6006}{32} \\approx 1.5437 \\text{ mA}.$$\nCheck region consistency via $V_{DS} = 15.0 - 4.0x$. For $x_{1}$, $V_{DS} \\approx 15.0 - 4.0\\cdot 3.6438 \\approx 0.425  4.5$, which is consistent with triode. For $x_{2}$, $V_{DS} \\approx 8.825  4.5$, which violates the triode assumption used; thus $x_{2}$ is not valid. Therefore, the quiescent drain current is\n$$I_{D} \\approx 3.64 \\text{ mA}$$\nto three significant figures.", "answer": "$$\\boxed{3.64}$$", "id": "1318002"}, {"introduction": "While simple biasing circuits are instructive, practical designs often require greater stability. This problem introduces the drain-feedback biasing technique, which uses negative feedback to create a more robust operating point that is less sensitive to variations in transistor parameters. By working through this analysis [@problem_id:1318006], you will see how feedback improves circuit performance and gain experience with more realistic models that include effects like channel-length modulation.", "problem": "An engineer is designing the biasing network for a single-stage amplifier using an n-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The circuit is configured with drain feedback for stable biasing. A single power supply with voltage $V_{DD}$ is connected to a drain resistor $R_D$, which is then connected to the drain terminal of the MOSFET. A large feedback resistor, $R_G$, connects the drain terminal to the gate terminal. The source terminal is connected to ground.\n\nThe specific parameters for the MOSFET are:\n- Threshold voltage, $V_{Tn} = 0.8 \\, \\text{V}$\n- Process transconductance parameter, $k'_n = 100 \\, \\mu\\text{A}/\\text{V}^2$\n- Aspect ratio, $W/L = 20$\n- Channel-length modulation parameter, $\\lambda = 0.05 \\, \\text{V}^{-1}$\n\nThe circuit components have the following values:\n- Supply voltage, $V_{DD} = 5.0 \\, \\text{V}$\n- Drain resistor, $R_D = 10 \\, \\text{k}\\Omega$\n- Feedback resistor, $R_G = 1.0 \\, \\text{M}\\Omega$\n\nCalculate the quiescent drain current, $I_D$, flowing through the transistor. Express your answer in microamperes ($\\mu$A), rounded to three significant figures.", "solution": "Because the MOSFET gate current is negligible, the large feedback resistor $R_{G}$ forces the DC gate and drain voltages to be equal, so $V_{G}=V_{D}$. With the source grounded, this gives $V_{GS}=V_{G}-V_{S}=V_{D}$ and $V_{DS}=V_{D}-V_{S}=V_{D}$. The saturation condition for an nMOS is $V_{DS}\\geq V_{GS}-V_{Tn}$; here that becomes $V_{D}\\geq V_{D}-V_{Tn}$, which is always satisfied for $V_{Tn}0$, so the device operates in saturation.\n\nIn saturation with channel-length modulation, the drain current is\n$$\nI_{D}=\\frac{1}{2}k_{n}(V_{GS}-V_{Tn})^{2}\\bigl(1+\\lambda V_{DS}\\bigr),\n$$\nwith $k_{n}=k'_{n}\\frac{W}{L}$. Using $V_{GS}=V_{DS}=V_{D}$, this becomes\n$$\nI_{D}=\\frac{1}{2}k_{n}(V_{D}-V_{Tn})^{2}\\bigl(1+\\lambda V_{D}\\bigr).\n$$\nKCL at the drain through $R_{D}$ gives\n$$\nI_{D}=\\frac{V_{DD}-V_{D}}{R_{D}}.\n$$\nEquating the two expressions for $I_{D}$ yields one equation in $V_{D}$:\n$$\n\\frac{V_{DD}-V_{D}}{R_{D}}=\\frac{1}{2}k_{n}(V_{D}-V_{Tn})^{2}\\bigl(1+\\lambda V_{D}\\bigr).\n$$\nSubstitute the given numerical values $k_{n}=k'_{n}\\frac{W}{L}=100\\times 10^{-6}\\,\\frac{\\text{A}}{\\text{V}^{2}}\\times 20=2.0\\times 10^{-3}\\,\\frac{\\text{A}}{\\text{V}^{2}}$, $V_{Tn}=0.8\\,\\text{V}$, $\\lambda=0.05\\,\\text{V}^{-1}$, $V_{DD}=5.0\\,\\text{V}$, and $R_{D}=10\\,\\text{k}\\Omega$:\n$$\n\\frac{5-V_{D}}{10^{4}}=\\frac{1}{2}(2.0\\times 10^{-3})(V_{D}-0.8)^{2}\\bigl(1+0.05V_{D}\\bigr).\n$$\nThis simplifies to\n$$\n5-V_{D}=10\\,(V_{D}-0.8)^{2}\\bigl(1+0.05V_{D}\\bigr).\n$$\nSolving this nonlinear equation numerically for the physically valid root satisfying $V_{D}\\geq V_{Tn}$ gives\n$$\nV_{D}\\approx 1.381758\\,\\text{V}.\n$$\nThe quiescent drain current then follows from the resistor relation:\n$$\nI_{D}=\\frac{V_{DD}-V_{D}}{R_{D}}=\\frac{5.0-1.381758}{10^{4}}\\,\\text{A}\\approx 3.61824\\times 10^{-4}\\,\\text{A}=361.824\\,\\mu\\text{A}.\n$$\nRounded to three significant figures in microamperes, the result is $362\\,\\mu\\text{A}$. The saturation condition check $V_{DS}=1.381758\\,\\text{V}\\geq V_{GS}-V_{Tn}=1.381758-0.8=0.581758\\,\\text{V}$ is satisfied, confirming consistency.", "answer": "$$\\boxed{362}$$", "id": "1318006"}, {"introduction": "The ultimate goal of learning circuit theory is to design circuits that meet specific needs. This final practice moves from analysis to synthesis, challenging you to design a complete biasing network from a set of performance specifications, including target transconductance ($g_m$) and drain-to-source voltage ($V_{DS,Q}$). This comprehensive design exercise [@problem_id:1318004] mirrors a genuine engineering task and will solidify your understanding of how to manipulate component values to achieve a desired circuit behavior.", "problem": "An electronics engineer is tasked with designing the Direct Current (DC) biasing circuit for a pre-amplifier stage using an N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (NMOSFET). The chosen topology is the standard four-resistor voltage-divider biasing configuration, consisting of resistors $R_1$, $R_2$, $R_D$, and $R_S$. The circuit is powered by a single supply voltage $V_{DD}$.\n\nThe design must establish a specific quiescent operating point (Q-point) to meet performance requirements. The NMOSFET has a threshold voltage $V_{tn}$ and a process transconductance parameter $k_n$. For this DC analysis, the effect of channel-length modulation can be neglected.\n\nThe design specifications are as follows:\n- Supply Voltage, $V_{DD} = 15.0 \\text{ V}$\n- Transistor Threshold Voltage, $V_{tn} = 1.0 \\text{ V}$\n- Transistor Parameter, $k_n = 5.0 \\text{ mA/V}^2$\n- Target Quiescent Transconductance, $g_{m,Q} = 4.0 \\text{ mS}$\n- Target Quiescent Drain-to-Source Voltage, $V_{DS,Q} = 5.0 \\text{ V}$\n- A stable bias point is required, which is achieved by setting the quiescent voltage at the source terminal to $V_S = 2.0 \\text{ V}$.\n- To meet input impedance requirements for the next stage, the equivalent resistance of the voltage-divider network, defined as $R_{in} = R_1 || R_2$, must be exactly $100 \\text{ k}\\Omega$.\n\nAssuming the transistor operates in the saturation region and the gate current is negligible, determine the values for the four resistors $R_S$, $R_D$, $R_1$, and $R_2$. Provide your answers as a set of four numbers in units of kilo-ohms (k$\\Omega$), rounded to three significant figures. Your final answer should list the values in the order $(R_S, R_D, R_1, R_2)$.", "solution": "We assume the standard NMOS four-resistor bias network: $R_{1}$ from $V_{DD}$ to gate, $R_{2}$ from gate to ground, $R_{D}$ from drain to $V_{DD}$, and $R_{S}$ from source to ground. Gate current is negligible. The NMOS is in saturation with channel-length modulation neglected. The saturation-region equations are:\n$$I_{D}=\\frac{1}{2}k_{n}V_{OV}^{2},\\quad g_{m}=k_{n}V_{OV}=\\sqrt{2k_{n}I_{D}},\\quad V_{OV}=V_{GS}-V_{tn}.$$\n\nFrom the target transconductance $g_{m,Q}$ and $k_{n}$,\n$$V_{OV}=\\frac{g_{m,Q}}{k_{n}},\\qquad I_{D}=\\frac{g_{m,Q}^{2}}{2k_{n}}.$$\nUsing $g_{m,Q}=4.0\\times 10^{-3}\\,\\text{S}$ and $k_{n}=5.0\\times 10^{-3}\\,\\text{A/V}^{2}$,\n$$V_{OV}=\\frac{4.0\\times 10^{-3}}{5.0\\times 10^{-3}}=0.80\\,\\text{V},\\qquad I_{D}=\\frac{(4.0\\times 10^{-3})^{2}}{2\\cdot 5.0\\times 10^{-3}}=1.6\\times 10^{-3}\\,\\text{A}.$$\nThen\n$$V_{GS}=V_{tn}+V_{OV}=1.0+0.80=1.80\\,\\text{V},\\qquad V_{G}=V_{S}+V_{GS}=2.0+1.80=3.80\\,\\text{V}.$$\n\nSource resistor from $V_{S}=I_{D}R_{S}$ gives\n$$R_{S}=\\frac{V_{S}}{I_{D}}=\\frac{2.0}{1.6\\times 10^{-3}}=1.25\\times 10^{3}\\,\\Omega=1.25\\,\\text{k}\\Omega.$$\n\nFor the drain resistor, use $V_{D}=V_{DD}-I_{D}R_{D}$ and $V_{DS}=V_{D}-V_{S}$. With $V_{DS,Q}=5.0\\,\\text{V}$ and $V_{S}=2.0\\,\\text{V}$,\n$$V_{D}=V_{S}+V_{DS}=2.0+5.0=7.0\\,\\text{V},\\quad 7.0=15.0-I_{D}R_{D}\\;\\Rightarrow\\;R_{D}=\\frac{15.0-7.0}{1.6\\times 10^{-3}}=5.00\\times 10^{3}\\,\\Omega=5.00\\,\\text{k}\\Omega.$$\n\nFor the gate divider, with $R_{1}$ to $V_{DD}$ and $R_{2}$ to ground and negligible gate current,\n$$V_{G}=V_{DD}\\frac{R_{2}}{R_{1}+R_{2}},\\qquad R_{in}=R_{1}\\parallel R_{2}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}=100\\,\\text{k}\\Omega.$$\nDefine $\\alpha=\\frac{V_{G}}{V_{DD}}=\\frac{3.80}{15.0}=\\frac{19}{75}$. From the divider,\n$$\\frac{R_{2}}{R_{1}+R_{2}}=\\alpha\\;\\Rightarrow\\;R_{1}=\\frac{1-\\alpha}{\\alpha}R_{2}=\\frac{56}{19}R_{2}.$$\nThen\n$$R_{in}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}=\\frac{\\left(\\frac{56}{19}R_{2}\\right)R_{2}}{\\left(\\frac{56}{19}+1\\right)R_{2}}=\\frac{\\frac{56}{19}}{\\frac{75}{19}}R_{2}=\\frac{56}{75}R_{2}.$$\nThus\n$$R_{2}=\\frac{75}{56}R_{in}=\\frac{75}{56}\\cdot 100\\,\\text{k}\\Omega=1.3392857\\times 10^{2}\\,\\text{k}\\Omega\\approx 134\\,\\text{k}\\Omega,$$\n$$R_{1}=\\frac{56}{19}R_{2}=\\frac{56}{19}\\cdot\\frac{75}{56}\\cdot 100\\,\\text{k}\\Omega=\\frac{7500}{19}\\,\\text{k}\\Omega\\approx 395\\,\\text{k}\\Omega.$$\n\nSaturation is satisfied because $V_{DS,Q}=5.0\\,\\text{V}\\geq V_{OV}=0.80\\,\\text{V}$. Therefore, rounding to three significant figures in kilo-ohms and listing in the order $(R_{S},R_{D},R_{1},R_{2})$ yields:\n$$R_{S}=1.25\\,\\text{k}\\Omega,\\quad R_{D}=5.00\\,\\text{k}\\Omega,\\quad R_{1}=395\\,\\text{k}\\Omega,\\quad R_{2}=134\\,\\text{k}\\Omega.$$", "answer": "$$\\boxed{\\begin{pmatrix} 1.25  5.00  395  134 \\end{pmatrix}}$$", "id": "1318004"}]}