Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 12 15:22:50 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13248)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11120)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13248)
----------------------------
 There are 861 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11120)
----------------------------------------------------
 There are 11120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11145          inf        0.000                      0                11145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11145 Endpoints
Min Delay         11145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.842ns  (logic 5.408ns (23.675%)  route 17.434ns (76.325%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.097    19.917    Blue_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.925    22.842 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.842    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.756ns  (logic 5.404ns (23.746%)  route 17.352ns (76.254%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.015    19.835    Blue_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.921    22.756 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.756    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.653ns  (logic 5.387ns (23.780%)  route 17.266ns (76.220%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.929    19.749    Blue_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.904    22.653 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.653    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.567ns  (logic 5.387ns (23.871%)  route 17.180ns (76.129%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.842    19.663    Blue_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.904    22.567 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.567    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.517ns  (logic 5.423ns (24.083%)  route 17.094ns (75.917%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.756    19.577    Blue_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.940    22.517 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.517    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.427ns  (logic 5.419ns (24.164%)  route 17.008ns (75.836%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.670    19.491    Blue_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         2.936    22.427 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.427    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.333ns  (logic 5.412ns (24.231%)  route 16.922ns (75.769%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.584    19.405    Blue_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.929    22.333 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.333    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.244ns  (logic 5.408ns (24.313%)  route 16.835ns (75.687%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.498    19.318    Blue_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.925    22.244 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.244    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.145ns  (logic 5.395ns (24.364%)  route 16.749ns (75.636%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.412    19.232    Blue_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         2.912    22.145 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.145    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.059ns  (logic 5.396ns (24.462%)  route 16.663ns (75.538%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          1.369     1.592    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.043     1.635 f  U11/vga_controller/display_data_reg_0_63_0_2_i_38/O
                         net (fo=7, routed)           0.283     1.918    U11/vga_controller/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.961 f  U11/vga_controller/Red_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.391     2.352    U11/vga_controller/Red_OBUF[3]_inst_i_20_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.395 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.436     2.830    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.873 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.641     3.515    U11/vga_controller/h_count_reg[8]_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.421     3.979    U11/vga_display/C__0[1]
    SLICE_X79Y98         LUT4 (Prop_lut4_I0_O)        0.043     4.022 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.022    U11/vga_controller/S[0]
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     4.304 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         2.543     6.847    U11/vga_display/display_data_reg_1408_1471_0_2/ADDRA5
    SLICE_X86Y107        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.969 r  U11/vga_display/display_data_reg_1408_1471_0_2/RAMA/O
                         net (fo=1, routed)           0.577     7.546    U11/vga_display/display_data_reg_1408_1471_0_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I1_O)        0.043     7.589 r  U11/vga_display/text_ascii_carry_i_124/O
                         net (fo=1, routed)           0.000     7.589    U11/vga_display/text_ascii_carry_i_124_n_0
    SLICE_X87Y102        MUXF7 (Prop_muxf7_I1_O)      0.122     7.711 r  U11/vga_display/text_ascii_carry_i_62/O
                         net (fo=1, routed)           0.000     7.711    U11/vga_display/text_ascii_carry_i_62_n_0
    SLICE_X87Y102        MUXF8 (Prop_muxf8_I0_O)      0.045     7.756 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           0.739     8.495    U11/vga_display/text_ascii_carry_i_25_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I3_O)        0.126     8.621 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.189     8.810    U11/vga_display/text_ascii0[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.853    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.977 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.527     9.504    U11/vga_display/font_addr0[0]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.628    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.910 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.707    13.616    U11/vga_controller/sel[2]
    SLICE_X75Y83         LUT6 (Prop_lut6_I5_O)        0.122    13.738 r  U11/vga_controller/g13_b5/O
                         net (fo=1, routed)           0.000    13.738    U11/vga_controller/g13_b5_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I1_O)      0.122    13.860 r  U11/vga_controller/Red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    13.860    U11/vga_controller/Red_OBUF[3]_inst_i_158_n_0
    SLICE_X75Y83         MUXF8 (Prop_muxf8_I0_O)      0.045    13.905 r  U11/vga_controller/Red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.449    14.354    U11/vga_controller/Red_OBUF[3]_inst_i_68_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.126    14.480 r  U11/vga_controller/Red_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    14.480    U11/vga_controller/Red_OBUF[3]_inst_i_30_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.107    14.587 r  U11/vga_controller/Red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.624    15.211    U11/vga_controller/Red_OBUF[3]_inst_i_12_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.335 r  U11/vga_controller/Red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.443    15.778    U11/vga_controller/Red_OBUF[3]_inst_i_4_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I2_O)        0.043    15.821 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.326    19.146    Blue_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.913    22.059 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.059    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[30]/C
    SLICE_X87Y137        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[30]/Q
                         net (fo=2, routed)           0.055     0.155    U1/U2/ExMa_inst[30]
    SLICE_X87Y137        FDCE                                         r  U1/U2/MaWb_inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_mem_type_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_type_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_type_reg[0]/C
    SLICE_X97Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_type_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_mem_type[0]
    SLICE_X97Y123        FDCE                                         r  U1/U2/MaWb_mem_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_mem_type_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_type_reg[1]/C
    SLICE_X97Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_type_reg[1]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_mem_type[1]
    SLICE_X97Y123        FDCE                                         r  U1/U2/MaWb_mem_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[24]/C
    SLICE_X95Y127        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[24]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[24]
    SLICE_X95Y127        FDCE                                         r  U1/U2/MaWb_pc4_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.100ns (58.859%)  route 0.070ns (41.141%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[22]/C
    SLICE_X87Y137        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[22]/Q
                         net (fo=3, routed)           0.070     0.170    U1/U2/ExMa_inst[22]
    SLICE_X87Y137        FDCE                                         r  U1/U2/MaWb_inst_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_alu_res_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_alu_res_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.171ns  (logic 0.100ns (58.601%)  route 0.071ns (41.399%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDCE                         0.000     0.000 r  U1/U2/ExMa_alu_res_reg[25]/C
    SLICE_X91Y129        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_alu_res_reg[25]/Q
                         net (fo=6, routed)           0.071     0.171    U1/U2/ExMa_alu_res_reg[31]_0[25]
    SLICE_X91Y129        FDCE                                         r  U1/U2/MaWb_alu_res_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[16]/C
    SLICE_X92Y125        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[16]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[16]
    SLICE_X92Y125        FDCE                                         r  U1/U2/MaWb_pc4_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[5]/C
    SLICE_X92Y123        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[5]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[5]
    SLICE_X92Y123        FDCE                                         r  U1/U2/MaWb_pc4_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[6]/C
    SLICE_X94Y123        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[6]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[6]
    SLICE_X94Y123        FDCE                                         r  U1/U2/MaWb_pc4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.118ns (65.381%)  route 0.062ns (34.619%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[27]/C
    SLICE_X94Y138        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_inst_reg[27]/Q
                         net (fo=2, routed)           0.062     0.180    U1/U2/ExMa_inst_reg[27]_0[7]
    SLICE_X94Y138        FDCE                                         r  U1/U2/MaWb_inst_reg[27]/D
  -------------------------------------------------------------------    -------------------





