<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="atlys_ddr_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="atlys_ddr_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/ddr2/user_design/par/ddr2.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/ddr2.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/infrastructure.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/iodrp_controller.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/iodrp_mcb_controller.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_controller.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_mcb_controller.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_raw_wrapper.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_ui_top.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_raw_wrapper.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_soft_calibration.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_soft_calibration_top.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc3_infrastructure.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc3_wrapper.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc_wrapper.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ddr2_readme.txt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vhdl_wrapper_for_verilog.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vhdl_wrapper_for_verilog.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vhdl_wrapper_for_verilog.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vhdl_wrapper_for_verilog.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vhdl_wrapper_for_verilog.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vhdl_wrapper_for_verilog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vhdl_wrapper_for_verilog.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vhdl_wrapper_for_verilog.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vhdl_wrapper_for_verilog.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vhdl_wrapper_for_verilog.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vhdl_wrapper_for_verilog.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vhdl_wrapper_for_verilog.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vhdl_wrapper_for_verilog.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vhdl_wrapper_for_verilog.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vhdl_wrapper_for_verilog.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vhdl_wrapper_for_verilog.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vhdl_wrapper_for_verilog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vhdl_wrapper_for_verilog.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vhdl_wrapper_for_verilog.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vhdl_wrapper_for_verilog.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vhdl_wrapper_for_verilog.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vhdl_wrapper_for_verilog.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vhdl_wrapper_for_verilog.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vhdl_wrapper_for_verilog_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vhdl_wrapper_for_verilog_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vhdl_wrapper_for_verilog_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vhdl_wrapper_for_verilog_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vhdl_wrapper_for_verilog_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vhdl_wrapper_for_verilog_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vhdl_wrapper_for_verilog_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vhdl_wrapper_for_verilog_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vhdl_wrapper_for_verilog_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vhdl_wrapper_for_verilog_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vhdl_wrapper_for_verilog_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vhdl_wrapper_for_verilog_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vhdl_wrapper_for_verilog_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vhdl_wrapper_for_verilog_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vhdl_wrapper_for_verilog_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1401219993" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2314519980438928854" xil_pn:start_ts="1401219993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401220432" xil_pn:in_ck="2640052636948500499" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-375178573584349017" xil_pn:start_ts="1401220432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/ddr2.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/iodrp_controller.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc_wrapper.v"/>
    </transform>
    <transform xil_pn:end_ts="1401219993" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1401219993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401219993" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7483456949241452520" xil_pn:start_ts="1401219993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401219993" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1401219993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401219993" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1262782957098577649" xil_pn:start_ts="1401219993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401229558" xil_pn:in_ck="7844296569260498184" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1866868744928769942" xil_pn:start_ts="1401229537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.lso"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.ngc"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.ngr"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.prj"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.stx"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.syr"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.xst"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1401220019" xil_pn:in_ck="141509727442713" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="37071086072607939" xil_pn:start_ts="1401220019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401229566" xil_pn:in_ck="5051243888849288874" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1068873229294961624" xil_pn:start_ts="1401229558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.bld"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.ngd"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1401229604" xil_pn:in_ck="5051243888849288875" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1401229566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.pcf"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_map.map"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_map.mrp"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_map.ncd"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_map.ngm"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_map.xrpt"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_summary.xml"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1401229629" xil_pn:in_ck="-1019842241776866492" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1401229604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.ncd"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.pad"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.par"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.ptwx"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.unroutes"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.xpi"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_pad.csv"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_pad.txt"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1401229646" xil_pn:in_ck="1874056597826545550" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1401229629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.bgn"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.bit"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.drc"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1401229749" xil_pn:in_ck="1874056597826532696" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1401229646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401229629" xil_pn:in_ck="5051243888849288743" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1401229621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.twr"/>
      <outfile xil_pn:name="vhdl_wrapper_for_verilog.twx"/>
    </transform>
  </transforms>

</generated_project>
