<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0342906493</prism:url><dc:identifier>SCOPUS_ID:0342906493</dc:identifier><eid>2-s2.0-0342906493</eid><pii>S0141933100000727</pii><prism:doi>10.1016/S0141-9331(00)00072-7</prism:doi><dc:title>Survey of new research directions in microprocessors</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>10</citedby-count><prism:publicationName>Microprocessors and Microsystems</prism:publicationName><source-id>15552</source-id><prism:issn>01419331</prism:issn><prism:volume>24</prism:volume><prism:issueIdentifier>4</prism:issueIdentifier><prism:startingPage>175</prism:startingPage><prism:endingPage>190</prism:endingPage><prism:pageRange>175-190</prism:pageRange><prism:coverDate>2000-08-01</prism:coverDate><openaccess>2</openaccess><openaccessFlag/><dc:creator><author seq="1" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>J.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"> <ce:para>Current microprocessors utilize the instruction-level parallelism by a deep processor pipeline and the superscalar instruction issue technique. VLSI technology offers several solutions for aggressive exploitation of the instruction-level parallelism in future generations of microprocessors. Technological advances will replace the gate delay by on-chip wire delay as the main obstacle to increase the chip complexity and cycle rate. The implication for the microarchitecture is that functionally partitioned designs with strict nearest neighbour connections must be developed. Among the major problems facing the microprocessor designers is the application of even higher degree of speculation in combination with functional partitioning of the processor, which prepares the way for exceeding the classical dataflow limit imposed by data dependences. In this paper we survey the current approaches to solving this problem, in particular we analyze several new research directions whose solutions are based on the complex uniprocessor architecture. A uniprocessor chip features a very aggressive superscalar design combined with a trace cache and superspeculative techniques. Superspeculative techniques exceed the classical dataflow limit where even with unlimited machine resources a program cannot execute any faster than the execution of the longest dependence chain introduced by the program's data dependences. Superspeculative processors also speculate about control dependences. The trace cache stores the dynamic instruction traces contiguously and fetches instructions from the trace cache rather than from the instruction cache. Since a dynamic trace of instructions may contain multiple taken branches, there is no need to fetch from multiple targets, as would be necessary when predicting multiple branches and fetching 16 or 32 instructions from the instruction cache. Multiscalar and trace processors define several processing cores that speculatively execute different parts of a sequential program in parallel. Multiscalar processors use a compiler to partition the program segments, whereas a trace processor uses a trace cache to generate dynamically trace segments for the processing cores. A datascalar processor runs the same sequential program redundantly on several processing elements where each processing element has different data set. This paper discusses and compares the performance potential of these complex uniprocessors.</ce:para> </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0342906493" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0342906493&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0342906493&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60029428" href="https://api.elsevier.com/content/affiliation/affiliation_id/60029428"><affilname>Karlsruhe Institute of Technology, Campus South</affilname><affiliation-city>Karlsruhe</affiliation-city><affiliation-country>Germany</affiliation-country></affiliation><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>J.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="2" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>T.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60029428" href="https://api.elsevier.com/content/affiliation/affiliation_id/60029428"/></author><author seq="3" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname><ce:given-name>B.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="b" candidate="n">Advanced superscalar processors</mainterm><mainterm weight="b" candidate="n">Datascalar processors</mainterm><mainterm weight="b" candidate="n">Multiscalar processors</mainterm><mainterm weight="b" candidate="n">Superspeculative processors</mainterm><mainterm weight="b" candidate="n">Trace processors</mainterm></idxterms><subject-areas><subject-area code="1712" abbrev="COMP">Software</subject-area><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="1705" abbrev="COMP">Computer Networks and Communications</subject-area><subject-area code="1702" abbrev="COMP">Artificial Intelligence</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered day="11" month="07" timestamp="2018-07-11T23:15:26.000026-04:00" year="2018"/><ait:date-sort day="01" month="08" year="2000"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2017 Elsevier B.V., All rights reserved.</copyright><itemidlist> <ce:pii>S0141933100000727</ce:pii> <ce:doi>10.1016/S0141-9331(00)00072-7</ce:doi> <itemid idtype="PUI">450309828</itemid> <itemid idtype="CAR-ID">664379935</itemid> <itemid idtype="SNYEAR">20150000309828</itemid> <itemid idtype="SCP">0342906493</itemid> <itemid idtype="SGR">0342906493</itemid> <itemid idtype="PUIsecondary">30887396</itemid> <itemid idtype="CPX">2000375267736</itemid> </itemidlist><history> <date-created day="10" month="05" timestamp="BST 22:48:45" year="2017"/> </history><dbcollection>SNYEAR</dbcollection><dbcollection>Scopusbase</dbcollection><dbcollection>CPX</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Survey of new research directions in microprocessors</titletext></citation-title><author-group><author auid="6602885301" seq="1" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><preferred-name> <ce:initials>J.</ce:initials> <ce:indexed-name>Šilc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> <ce:given-name>J.</ce:given-name> </preferred-name></author><affiliation afid="60023955" country="svn" dptid="104208728"><organization>Computer Systems Department</organization><organization>Jozef Stefan Institute</organization><address-part>Jamova 39</address-part><city-group>1001 Ljubljana</city-group><affiliation-id afid="60023955" dptid="104208728"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6603728018" seq="2" type="auth"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><preferred-name> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> <ce:given-name>T.</ce:given-name> </preferred-name></author><affiliation afid="60029428" country="deu" dptid="104488709"><organization>Department of Computer Design and Fault Tolerance</organization><organization>University of Karlsruhe</organization><affiliation-id afid="60029428" dptid="104488709"/><country>Germany</country></affiliation></author-group><author-group><author auid="55947972500" seq="3" type="auth"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robic</ce:surname><preferred-name> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robic</ce:surname> <ce:given-name>B.</ce:given-name> </preferred-name></author><affiliation afid="60031106" country="svn" dptid="104580834"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><affiliation-id afid="60031106" dptid="104580834"/><country>Slovenia</country></affiliation></author-group><correspondence><person> <ce:initials>J.</ce:initials> <ce:indexed-name>Silc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> </person><affiliation country="svn"><organization>Computer Systems Department</organization><organization>Jozef Stefan Inst.</organization><address-part>Jamova 39</address-part><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"> <ce:para>Current microprocessors utilize the instruction-level parallelism by a deep processor pipeline and the superscalar instruction issue technique. VLSI technology offers several solutions for aggressive exploitation of the instruction-level parallelism in future generations of microprocessors. Technological advances will replace the gate delay by on-chip wire delay as the main obstacle to increase the chip complexity and cycle rate. The implication for the microarchitecture is that functionally partitioned designs with strict nearest neighbour connections must be developed. Among the major problems facing the microprocessor designers is the application of even higher degree of speculation in combination with functional partitioning of the processor, which prepares the way for exceeding the classical dataflow limit imposed by data dependences. In this paper we survey the current approaches to solving this problem, in particular we analyze several new research directions whose solutions are based on the complex uniprocessor architecture. A uniprocessor chip features a very aggressive superscalar design combined with a trace cache and superspeculative techniques. Superspeculative techniques exceed the classical dataflow limit where even with unlimited machine resources a program cannot execute any faster than the execution of the longest dependence chain introduced by the program's data dependences. Superspeculative processors also speculate about control dependences. The trace cache stores the dynamic instruction traces contiguously and fetches instructions from the trace cache rather than from the instruction cache. Since a dynamic trace of instructions may contain multiple taken branches, there is no need to fetch from multiple targets, as would be necessary when predicting multiple branches and fetching 16 or 32 instructions from the instruction cache. Multiscalar and trace processors define several processing cores that speculatively execute different parts of a sequential program in parallel. Multiscalar processors use a compiler to partition the program segments, whereas a trace processor uses a trace cache to generate dynamically trace segments for the processing cores. A datascalar processor runs the same sequential program redundantly on several processing elements where each processing element has different data set. This paper discusses and compares the performance potential of these complex uniprocessors.</ce:para> </abstract></abstracts><source srcid="15552" type="j"><sourcetitle>Microprocessors and Microsystems</sourcetitle><sourcetitle-abbrev>Microprocessors Microsyst</sourcetitle-abbrev><issn type="print">01419331</issn><volisspag> <voliss issue="4" volume="24"/> <pagerange first="175" last="190"/> </volisspag><publicationyear first="2000"/><publicationdate> <year>2000</year> <month>08</month> <day>01</day> <date-text xfab-added="true">1 August 2000</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"> <classification> <classification-code>714.2</classification-code> <classification-description>Semiconductor Devices and Integrated Circuits</classification-description> </classification> <classification> <classification-code>722</classification-code> <classification-description>Computer Hardware</classification-description> </classification> <classification> <classification-code>722.1</classification-code> <classification-description>Data Storage, Equipment and Techniques</classification-description> </classification> <classification> <classification-code>722.4</classification-code> <classification-description>Digital Computers and Systems</classification-description> </classification> <classification> <classification-code>723.1</classification-code> <classification-description>Computer Programming</classification-description> </classification> </classifications><classifications type="ASJC"> <classification>1712</classification> <classification>1708</classification> <classification>1705</classification> <classification>1702</classification> </classifications><classifications type="SUBJABBR"><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="43"> <reference id="1"> <ref-info> <ref-title> <ref-titletext>Datascalar architectures</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0030716608</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>D.</ce:initials> <ce:indexed-name>Burger D.</ce:indexed-name> <ce:surname>Burger</ce:surname> </author> <author seq="2"> <ce:initials>S.</ce:initials> <ce:indexed-name>Kaxiras S.</ce:indexed-name> <ce:surname>Kaxiras</ce:surname> </author> <author seq="3"> <ce:initials>J.R.</ce:initials> <ce:indexed-name>Goodman J.R.</ce:indexed-name> <ce:surname>Goodman</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 24</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <pagerange first="38" last="349"/> </ref-volisspag> <ref-text>Denver, CO</ref-text> </ref-info> <ref-fulltext>D. Burger, S. Kaxiras, J.R. Goodman, Datascalar architectures, in: Proceedings of the ISCA 24, Denver, CO, 1997, pp. 338-349.</ref-fulltext> </reference> <reference id="2"> <ref-info> <ref-title> <ref-titletext>Specialization: A way of life</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0343207157</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.</ce:initials> <ce:indexed-name>Burgess B.</ce:indexed-name> <ce:surname>Burgess</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="43"/> </ref-volisspag> </ref-info> <ref-fulltext>Burgess B. Specialization: a way of life. Computer. 31:1998;43.</ref-fulltext> </reference> <reference id="3"> <ref-info> <ref-title> <ref-titletext>Preliminary discussion of the logical design of an electronic computing instrument</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0002766589</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.P.</ce:initials> <ce:indexed-name>Burks A.P.</ce:indexed-name> <ce:surname>Burks</ce:surname> </author> <author seq="2"> <ce:initials>H.H.</ce:initials> <ce:indexed-name>Goldstine H.H.</ce:indexed-name> <ce:surname>Goldstine</ce:surname> </author> <author seq="3"> <ce:initials>J.</ce:initials> <ce:indexed-name>Von Neumann J.</ce:indexed-name> <ce:surname>Von Neumann</ce:surname> </author> </ref-authors> <ref-sourcetitle>Report to the US Army Ordnance Department</ref-sourcetitle> <ref-publicationyear first="1946" last="1987"/> <ref-volisspag> <pagerange first="97" last="146"/> </ref-volisspag> <ref-text>Reprint in: W. Aspray, A.P. Burks (Eds.), Papers of John von Neumann, MIT Press, Cambridge, MA</ref-text> </ref-info> <ref-fulltext>A.P. Burks, H.H. Goldstine, J. von Neumann, Preliminary discussion of the logical design of an electronic computing instrument. Report to the US Army Ordnance Department, 1946. Reprint in: W. Aspray, A.P. Burks (Eds.), Papers of John von Neumann, MIT Press, Cambridge, MA, 1987, pp. 97-146.</ref-fulltext> </reference> <reference id="4"> <ref-info> <ref-title> <ref-titletext>Memory dependence prediction using store sets</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031594025</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.Z.</ce:initials> <ce:indexed-name>Chrysos G.Z.</ce:indexed-name> <ce:surname>Chrysos</ce:surname> </author> <author seq="2"> <ce:initials>J.S.</ce:initials> <ce:indexed-name>Emer J.S.</ce:indexed-name> <ce:surname>Emer</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 25</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <pagerange first="142" last="153"/> </ref-volisspag> <ref-text>Barcelona, Spain</ref-text> </ref-info> <ref-fulltext>G.Z. Chrysos, J.S. Emer, Memory dependence prediction using store sets, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 142-153.</ref-fulltext> </reference> <reference id="5"> <ref-info> <ref-title> <ref-titletext>Maintaining a leading position</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0343642752</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.P.</ce:initials> <ce:indexed-name>Colwell R.P.</ce:indexed-name> <ce:surname>Colwell</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="45" last="47"/> </ref-volisspag> </ref-info> <ref-fulltext>Colwell R.P. Maintaining a leading position. Computer. 31:1998;45-47.</ref-fulltext> </reference> <reference id="6"> <ref-info> <ref-title> <ref-titletext>Direct rambus technology: The new main memory standard</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031274906</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.</ce:initials> <ce:indexed-name>Crisp R.</ce:indexed-name> <ce:surname>Crisp</ce:surname> </author> </ref-authors> <ref-sourcetitle>IEEE Micro</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="17"/> <pagerange first="18" last="28"/> </ref-volisspag> </ref-info> <ref-fulltext>Crisp R. Direct rambus technology: the new main memory standard. IEEE Micro. 17:1997;18-28.</ref-fulltext> </reference> <reference id="7"> <ref-info> <ref-title> <ref-titletext>The IA-64 architecture at work</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0032123777</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>C.</ce:initials> <ce:indexed-name>Dulong C.</ce:indexed-name> <ce:surname>Dulong</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="24" last="31"/> </ref-volisspag> </ref-info> <ref-fulltext>Dulong C. The IA-64 architecture at work. Computer. 31:1998;24-31.</ref-fulltext> </reference> <reference id="8"> <ref-info> <ref-title> <ref-titletext>Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029666656</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.</ce:initials> <ce:indexed-name>Evers M.</ce:indexed-name> <ce:surname>Evers</ce:surname> </author> <author seq="2"> <ce:initials>P.-Y.</ce:initials> <ce:indexed-name>Chang P.-Y.</ce:indexed-name> <ce:surname>Chang</ce:surname> </author> <author seq="3"> <ce:initials>Y.N.</ce:initials> <ce:indexed-name>Patt Y.N.</ce:indexed-name> <ce:surname>Patt</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 23</ref-sourcetitle> <ref-publicationyear first="1996"/> <ref-volisspag> <pagerange first="3" last="11"/> </ref-volisspag> <ref-text>Philadelphia, PA</ref-text> </ref-info> <ref-fulltext>M. Evers, P.-Y. Chang, Y.N. Patt, Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches, in: Proceedings of the ISCA 23, Philadelphia, PA, 1996, pp. 3-11.</ref-fulltext> </reference> <reference id="9"> <ref-info> <ref-title> <ref-titletext>The multiscalar architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0003675845</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.</ce:initials> <ce:indexed-name>Franklin M.</ce:indexed-name> <ce:surname>Franklin</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer Science Technical Report No. 1196</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-text>University of Wisconsin-Madison, WI</ref-text> </ref-info> <ref-fulltext>M. Franklin, The multiscalar architecture, Computer Science Technical Report No. 1196, University of Wisconsin-Madison, WI, 1993.</ref-fulltext> </reference> <reference id="10"> <ref-info> <ref-title> <ref-titletext>The effect of instruction fetch bandwidth on value prediction</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031594001</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>F.</ce:initials> <ce:indexed-name>Gabbay F.</ce:indexed-name> <ce:surname>Gabbay</ce:surname> </author> <author seq="2"> <ce:initials>A.</ce:initials> <ce:indexed-name>Mendelson A.</ce:indexed-name> <ce:surname>Mendelson</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 25</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <pagerange first="272" last="281"/> </ref-volisspag> <ref-text>Barcelona, Spain</ref-text> </ref-info> <ref-fulltext>F. Gabbay, A. Mendelson, The effect of instruction fetch bandwidth on value prediction, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 272-281.</ref-fulltext> </reference> <reference id="11"> <ref-info> <ref-title> <ref-titletext>High-performance, open-standard memory</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031270746</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>P.</ce:initials> <ce:indexed-name>Gillingham P.</ce:indexed-name> <ce:surname>Gillingham</ce:surname> </author> <author seq="2"> <ce:initials>B.</ce:initials> <ce:indexed-name>Vogley B.</ce:indexed-name> <ce:surname>Vogley</ce:surname> </author> </ref-authors> <ref-sourcetitle>IEEE Micro</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="17"/> <pagerange first="29" last="39"/> </ref-volisspag> </ref-info> <ref-fulltext>Gillingham P., Vogley B. High-performance, open-standard memory. IEEE Micro. 17:1997;29-39.</ref-fulltext> </reference> <reference id="12"> <ref-info> <ref-title> <ref-titletext>Reining in complexity</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0009616533</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.</ce:initials> <ce:indexed-name>Grohoski G.</ce:indexed-name> <ce:surname>Grohoski</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="41" last="42"/> </ref-volisspag> </ref-info> <ref-fulltext>Grohoski G. Reining in complexity. Computer. 31:1998;41-42.</ref-fulltext> </reference> <reference id="13"> <ref-info> <ref-title> <ref-titletext>Confidence estimation for speculation control</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031594013</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>D.</ce:initials> <ce:indexed-name>Grunwald D.</ce:indexed-name> <ce:surname>Grunwald</ce:surname> </author> <author seq="2"> <ce:initials>A.</ce:initials> <ce:indexed-name>Klauser A.</ce:indexed-name> <ce:surname>Klauser</ce:surname> </author> <author seq="3"> <ce:initials>S.</ce:initials> <ce:indexed-name>Manne S.</ce:indexed-name> <ce:surname>Manne</ce:surname> </author> <author seq="4"> <ce:initials>A.</ce:initials> <ce:indexed-name>Pleszkun A.</ce:indexed-name> <ce:surname>Pleszkun</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 25</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <pagerange first="122" last="131"/> </ref-volisspag> <ref-text>Barcelona, Spain</ref-text> </ref-info> <ref-fulltext>D. Grunwald, A. Klauser, S. Manne, A. Pleszkun, Confidence estimation for speculation control, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 122-131.</ref-fulltext> </reference> <reference id="14"> <ref-info> <ref-title> <ref-titletext>Trends in semiconductor memories</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031270791</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Katayama Y.</ce:indexed-name> <ce:surname>Katayama</ce:surname> </author> </ref-authors> <ref-sourcetitle>IEEE Micro</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="17"/> <pagerange first="10" last="17"/> </ref-volisspag> </ref-info> <ref-fulltext>Katayama Y. Trends in semiconductor memories. IEEE Micro. 17:1997;10-17.</ref-fulltext> </reference> <reference id="15"> <ref-info> <ref-title> <ref-titletext>Challenges, not roadblocks</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0342772441</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>E.</ce:initials> <ce:indexed-name>Killian E.</ce:indexed-name> <ce:surname>Killian</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="44" last="45"/> </ref-volisspag> </ref-info> <ref-fulltext>Killian E. Challenges, not roadblocks. Computer. 31:1998;44-45.</ref-fulltext> </reference> <reference id="16"> <ref-info> <ref-title> <ref-titletext>Selective eager execution on the polypath architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031594004</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.</ce:initials> <ce:indexed-name>Klauser A.</ce:indexed-name> <ce:surname>Klauser</ce:surname> </author> <author seq="2"> <ce:initials>A.</ce:initials> <ce:indexed-name>Paithankar A.</ce:indexed-name> <ce:surname>Paithankar</ce:surname> </author> <author seq="3"> <ce:initials>D.</ce:initials> <ce:indexed-name>Grunwald D.</ce:indexed-name> <ce:surname>Grunwald</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 25</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <pagerange first="250" last="259"/> </ref-volisspag> <ref-text>Barcelona, Spain</ref-text> </ref-info> <ref-fulltext>A. Klauser, A. Paithankar, D. Grunwald, Selective eager execution on the polypath architecture, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 250-259.</ref-fulltext> </reference> <reference id="17"> <ref-info> <ref-title> <ref-titletext>New direction for computer architecture research</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0032204608</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>C.E.</ce:initials> <ce:indexed-name>Kozyrakis C.E.</ce:indexed-name> <ce:surname>Kozyrakis</ce:surname> </author> <author seq="2"> <ce:initials>D.A.</ce:initials> <ce:indexed-name>Patterson D.A.</ce:indexed-name> <ce:surname>Patterson</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="24" last="32"/> </ref-volisspag> </ref-info> <ref-fulltext>Kozyrakis C.E., Patterson D.A. New direction for computer architecture research. Computer. 31:1998;24-32.</ref-fulltext> </reference> <reference id="18"> <ref-info> <ref-title> <ref-titletext>The performance potential of value and dependence prediction</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">21744451773</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.H.</ce:initials> <ce:indexed-name>Lipasti M.H.</ce:indexed-name> <ce:surname>Lipasti</ce:surname> </author> <author seq="2"> <ce:initials>J.P.</ce:initials> <ce:indexed-name>Shen J.P.</ce:indexed-name> <ce:surname>Shen</ce:surname> </author> </ref-authors> <ref-sourcetitle>Lect. Notes Comput. Sci.</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="1300"/> <pagerange first="1043" last="1052"/> </ref-volisspag> </ref-info> <ref-fulltext>Lipasti M.H., Shen J.P. The performance potential of value and dependence prediction. Lect. Notes Comput. Sci. 1300:1997;1043-1052.</ref-fulltext> </reference> <reference id="19"> <ref-info> <ref-title> <ref-titletext>Superspeculative microarchitecture for beyond AD 2000</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031233906</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.H.</ce:initials> <ce:indexed-name>Lipasti M.H.</ce:indexed-name> <ce:surname>Lipasti</ce:surname> </author> <author seq="2"> <ce:initials>J.P.</ce:initials> <ce:indexed-name>Shen J.P.</ce:indexed-name> <ce:surname>Shen</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="30"/> <pagerange first="59" last="66"/> </ref-volisspag> </ref-info> <ref-fulltext>Lipasti M.H., Shen J.P. Superspeculative microarchitecture for beyond AD 2000. Computer. 30:1997;59-66.</ref-fulltext> </reference> <reference id="20"> <ref-info> <ref-title> <ref-titletext>Value locality and load value prediction</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">2842554734</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.H.</ce:initials> <ce:indexed-name>Lipasti M.H.</ce:indexed-name> <ce:surname>Lipasti</ce:surname> </author> <author seq="2"> <ce:initials>C.B.</ce:initials> <ce:indexed-name>Wilkerson C.B.</ce:indexed-name> <ce:surname>Wilkerson</ce:surname> </author> <author seq="3"> <ce:initials>J.P.</ce:initials> <ce:indexed-name>Shen J.P.</ce:indexed-name> <ce:surname>Shen</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ASPLOS VII</ref-sourcetitle> <ref-publicationyear first="1996"/> <ref-volisspag> <pagerange first="138" last="147"/> </ref-volisspag> <ref-text>Cambridge, MA</ref-text> </ref-info> <ref-fulltext>M.H. Lipasti, C.B. Wilkerson, J.P. Shen, Value locality and load value prediction, in: Proceedings of the ASPLOS VII, Cambridge, MA, 1996, pp. 138-147.</ref-fulltext> </reference> <reference id="21"> <ref-info> <ref-title> <ref-titletext>Combining branch predictors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0003506711</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>McFarling S.</ce:indexed-name> <ce:surname>McFarling</ce:surname> </author> </ref-authors> <ref-sourcetitle>WRL Technical Notes TN-36</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-text>Digital Western Research Laboratory</ref-text> </ref-info> <ref-fulltext>S. McFarling, Combining branch predictors, WRL Technical Notes TN-36, Digital Western Research Laboratory, 1993.</ref-fulltext> </reference> <reference id="22"> <ref-info> <ref-title> <ref-titletext>Simultaneous multithreading and multimedia</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0042073882</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>H.</ce:initials> <ce:indexed-name>Oehring H.</ce:indexed-name> <ce:surname>Oehring</ce:surname> </author> <author seq="2"> <ce:initials>U.</ce:initials> <ce:indexed-name>Sigmund U.</ce:indexed-name> <ce:surname>Sigmund</ce:surname> </author> <author seq="3"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the Workshop on Multi-Threaded Execution, Architecture and Compilation</ref-sourcetitle> <ref-publicationyear first="1999"/> <ref-text>Orlando, FL</ref-text> </ref-info> <ref-fulltext>H. Oehring, U. Sigmund, T. Ungerer, Simultaneous multithreading and multimedia, in: Proceedings of the Workshop on Multi-Threaded Execution, Architecture and Compilation, Orlando, FL, 1999.</ref-fulltext> </reference> <reference id="23"> <ref-info> <ref-title> <ref-titletext>Improving the accuracy of dynamic branch prediction using branch correlation</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84976705456</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.-T.</ce:initials> <ce:indexed-name>Pan S.-T.</ce:indexed-name> <ce:surname>Pan</ce:surname> </author> <author seq="2"> <ce:initials>K.</ce:initials> <ce:indexed-name>So K.</ce:indexed-name> <ce:surname>So</ce:surname> </author> <author seq="3"> <ce:initials>J.T.</ce:initials> <ce:indexed-name>Rahmeh J.T.</ce:indexed-name> <ce:surname>Rahmeh</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ASPLOS V</ref-sourcetitle> <ref-publicationyear first="1992"/> <ref-volisspag> <pagerange first="76" last="84"/> </ref-volisspag> <ref-text>Boston, MA</ref-text> </ref-info> <ref-fulltext>S.-T. Pan, K. So, J.T. Rahmeh, Improving the accuracy of dynamic branch prediction using branch correlation, in: Proceedings of the ASPLOS V, Boston, MA, 1992, pp. 76-84.</ref-fulltext> </reference> <reference id="24"> <ref-info> <ref-title> <ref-titletext>Billion transistors, one uniprocessor, one chip</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031235595</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>Y.N.</ce:initials> <ce:indexed-name>Patt Y.N.</ce:indexed-name> <ce:surname>Patt</ce:surname> </author> <author seq="2"> <ce:initials>S.J.</ce:initials> <ce:indexed-name>Patel S.J.</ce:indexed-name> <ce:surname>Patel</ce:surname> </author> <author seq="3"> <ce:initials>M.</ce:initials> <ce:indexed-name>Evers M.</ce:indexed-name> <ce:surname>Evers</ce:surname> </author> <author seq="4"> <ce:initials>D.H.</ce:initials> <ce:indexed-name>Friendly D.H.</ce:indexed-name> <ce:surname>Friendly</ce:surname> </author> <author seq="5"> <ce:initials>J.</ce:initials> <ce:indexed-name>Stark J.</ce:indexed-name> <ce:surname>Stark</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="30"/> <pagerange first="51" last="57"/> </ref-volisspag> </ref-info> <ref-fulltext>Patt Y.N., Patel S.J., Evers M., Friendly D.H., Stark J. Billion transistors, one uniprocessor, one chip. Computer. 30:1997;51-57.</ref-fulltext> </reference> <reference id="25"> <ref-info> <ref-title> <ref-titletext>Trace processors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031374420</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>E.</ce:initials> <ce:indexed-name>Rotenberg E.</ce:indexed-name> <ce:surname>Rotenberg</ce:surname> </author> <author seq="2"> <ce:initials>Q.</ce:initials> <ce:indexed-name>Jacobson Q.</ce:indexed-name> <ce:surname>Jacobson</ce:surname> </author> <author seq="3"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Sazeides Y.</ce:indexed-name> <ce:surname>Sazeides</ce:surname> </author> <author seq="4"> <ce:initials>J.E.</ce:initials> <ce:indexed-name>Smith J.E.</ce:indexed-name> <ce:surname>Smith</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the MICRO-30</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <pagerange first="138" last="148"/> </ref-volisspag> <ref-text>Research Triangle Park, NC</ref-text> </ref-info> <ref-fulltext>E. Rotenberg, Q. Jacobson, Y. Sazeides, J.E. Smith, Trace processors, in: Proceedings of the MICRO-30, Research Triangle Park, NC, 1997, pp. 138-148.</ref-fulltext> </reference> <reference id="26"> <ref-info> <ref-title> <ref-titletext>Managing problems at high speed</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0013002870</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>P.I.</ce:initials> <ce:indexed-name>Rubinfeld P.I.</ce:indexed-name> <ce:surname>Rubinfeld</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="47" last="48"/> </ref-volisspag> </ref-info> <ref-fulltext>Rubinfeld P.I. Managing problems at high speed. Computer. 31:1998;47-48.</ref-fulltext> </reference> <reference id="27"> <ref-info> <ref-title> <ref-titletext>Efficiency and performance impact of value prediction</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">78149276203</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.</ce:initials> <ce:indexed-name>Rychlik B.</ce:indexed-name> <ce:surname>Rychlik</ce:surname> </author> <author seq="2"> <ce:initials>J.</ce:initials> <ce:indexed-name>Faistl J.</ce:indexed-name> <ce:surname>Faistl</ce:surname> </author> <author seq="3"> <ce:initials>B.</ce:initials> <ce:indexed-name>Krug B.</ce:indexed-name> <ce:surname>Krug</ce:surname> </author> <author seq="4"> <ce:initials>J.P.</ce:initials> <ce:indexed-name>Shen J.P.</ce:indexed-name> <ce:surname>Shen</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the PACT</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <pagerange first="148" last="154"/> </ref-volisspag> <ref-text>Paris, France</ref-text> </ref-info> <ref-fulltext>B. Rychlik, J. Faistl, B. Krug, J.P. Shen, Efficiency and performance impact of value prediction, in: Proceedings of the PACT, Paris, France,1998, pp. 148-154.</ref-fulltext> </reference> <reference id="28"> <ref-info> <ref-title> <ref-titletext>Identifying bottlenecks in multithreaded superscalar multiprocessors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84889036959</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>U.</ce:initials> <ce:indexed-name>Sigmund U.</ce:indexed-name> <ce:surname>Sigmund</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>Lect. Notes Comput. Sci.</ref-sourcetitle> <ref-publicationyear first="1996"/> <ref-volisspag> <voliss volume="1123"/> <pagerange first="797" last="800"/> </ref-volisspag> </ref-info> <ref-fulltext>Sigmund U., Ungerer T. Identifying bottlenecks in multithreaded superscalar multiprocessors. Lect. Notes Comput. Sci. 1123:1996;797-800.</ref-fulltext> </reference> <reference id="29"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0004204741</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.</ce:initials> <ce:indexed-name>Silc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> </author> <author seq="2"> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robic</ce:surname> </author> <author seq="3"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>Processor Architecture</ref-sourcetitle> <ref-publicationyear first="1999"/> <ref-text>Berlin: Springer</ref-text> </ref-info> <ref-fulltext>Šilc J., Robic B., Ungerer T. Processor Architecture. 1999;Springer, Berlin.</ref-fulltext> </reference> <reference id="30"> <ref-info> <ref-title> <ref-titletext>Trace processors: Moving to fourth-generation microarchitectures</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0031234685</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.E.</ce:initials> <ce:indexed-name>Smith J.E.</ce:indexed-name> <ce:surname>Smith</ce:surname> </author> <author seq="2"> <ce:initials>S.</ce:initials> <ce:indexed-name>Vajapeyam S.</ce:indexed-name> <ce:surname>Vajapeyam</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="30"/> <pagerange first="68" last="74"/> </ref-volisspag> </ref-info> <ref-fulltext>Smith J.E., Vajapeyam S. Trace processors: moving to fourth-generation microarchitectures. Computer. 30:1997;68-74.</ref-fulltext> </reference> <reference id="31"> <ref-info> <ref-title> <ref-titletext>Understanding the differences between value prediction and instruction reuse</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0032316241</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.</ce:initials> <ce:indexed-name>Sodani A.</ce:indexed-name> <ce:surname>Sodani</ce:surname> </author> <author seq="2"> <ce:initials>G.S.</ce:initials> <ce:indexed-name>Sohi G.S.</ce:indexed-name> <ce:surname>Sohi</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the MICRO-31</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-text>Dallas, TX</ref-text> </ref-info> <ref-fulltext>A. Sodani, G.S. Sohi, Understanding the differences between value prediction and instruction reuse, in: Proceedings of the MICRO-31, Dallas, TX, 1998.</ref-fulltext> </reference> <reference id="32"> <ref-info> <ref-title> <ref-titletext>Multiscalar: Another fourth-generation processor</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0009438621</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.S.</ce:initials> <ce:indexed-name>Sohi G.S.</ce:indexed-name> <ce:surname>Sohi</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <voliss volume="30"/> <pagerange first="72"/> </ref-volisspag> </ref-info> <ref-fulltext>Sohi G.S. Multiscalar: another fourth-generation processor. Computer. 30:1997;72.</ref-fulltext> </reference> <reference id="33"> <ref-info> <ref-title> <ref-titletext>Multiscalar processors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029182711</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.S.</ce:initials> <ce:indexed-name>Sohi G.S.</ce:indexed-name> <ce:surname>Sohi</ce:surname> </author> <author seq="2"> <ce:initials>S.E.</ce:initials> <ce:indexed-name>Breach S.E.</ce:indexed-name> <ce:surname>Breach</ce:surname> </author> <author seq="3"> <ce:initials>T.N.</ce:initials> <ce:indexed-name>Vijaykumar T.N.</ce:indexed-name> <ce:surname>Vijaykumar</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 22</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="414" last="425"/> </ref-volisspag> <ref-text>Santa Margherita Ligure, Italy</ref-text> </ref-info> <ref-fulltext>G.S. Sohi, S.E. Breach, T.N. Vijaykumar, Multiscalar processors, in: Proceedings of the ISCA 22, Santa Margherita Ligure, Italy, 1995, pp. 414-425.</ref-fulltext> </reference> <reference id="34"> <ref-info> <ref-title> <ref-titletext>Increasing work, pushing the clock</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0009598477</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.</ce:initials> <ce:indexed-name>Tremblay M.</ce:indexed-name> <ce:surname>Tremblay</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="31"/> <pagerange first="40" last="41"/> </ref-volisspag> </ref-info> <ref-fulltext>Tremblay M. Increasing work, pushing the clock. Computer. 31:1998;40-41.</ref-fulltext> </reference> <reference id="35"> <ref-info> <ref-title> <ref-titletext>Simultaneous multithreading: Maximizing on-chip parallelism</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029183524</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>D.M.</ce:initials> <ce:indexed-name>Tullsen D.M.</ce:indexed-name> <ce:surname>Tullsen</ce:surname> </author> <author seq="2"> <ce:initials>S.J.</ce:initials> <ce:indexed-name>Eggers S.J.</ce:indexed-name> <ce:surname>Eggers</ce:surname> </author> <author seq="3"> <ce:initials>H.M.</ce:initials> <ce:indexed-name>Levy H.M.</ce:indexed-name> <ce:surname>Levy</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 22</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="392" last="403"/> </ref-volisspag> <ref-text>Santa Margherita Ligure, Italy</ref-text> </ref-info> <ref-fulltext>D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, in: Proceedings of the ISCA 22, Santa Margherita Ligure, Italy, 1995, pp. 392-403.</ref-fulltext> </reference> <reference id="36"> <ref-info> <ref-title> <ref-titletext>Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029666641</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>D.M.</ce:initials> <ce:indexed-name>Tullsen D.M.</ce:indexed-name> <ce:surname>Tullsen</ce:surname> </author> <author seq="2"> <ce:initials>S.J.</ce:initials> <ce:indexed-name>Eggers S.J.</ce:indexed-name> <ce:surname>Eggers</ce:surname> </author> <author seq="3"> <ce:initials>J.S.</ce:initials> <ce:indexed-name>Emer J.S.</ce:indexed-name> <ce:surname>Emer</ce:surname> </author> <author seq="4"> <ce:initials>H.M.</ce:initials> <ce:indexed-name>Levy H.M.</ce:indexed-name> <ce:surname>Levy</ce:surname> </author> <author seq="5"> <ce:initials>J.L.</ce:initials> <ce:indexed-name>Lo J.L.</ce:indexed-name> <ce:surname>Lo</ce:surname> </author> <author seq="6"> <ce:initials>R.L.</ce:initials> <ce:indexed-name>Stamm R.L.</ce:indexed-name> <ce:surname>Stamm</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 23</ref-sourcetitle> <ref-publicationyear first="1996"/> <ref-volisspag> <pagerange first="191" last="202"/> </ref-volisspag> <ref-text>Philadelphia, PA</ref-text> </ref-info> <ref-fulltext>D.M. Tullsen, S.J. Eggers, J.S. Emer, H.M. Levy, J.L. Lo, R.L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, in: Proceedings of the ISCA 23, Philadelphia, PA, 1996, pp. 191-202.</ref-fulltext> </reference> <reference id="37"> <ref-info> <ref-title> <ref-titletext>Limited dual path execution</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0003884884</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.</ce:initials> <ce:indexed-name>Tyson G.</ce:indexed-name> <ce:surname>Tyson</ce:surname> </author> <author seq="2"> <ce:initials>K.</ce:initials> <ce:indexed-name>Lick K.</ce:indexed-name> <ce:surname>Lick</ce:surname> </author> <author seq="3"> <ce:initials>M.</ce:initials> <ce:indexed-name>Farrens M.</ce:indexed-name> <ce:surname>Farrens</ce:surname> </author> </ref-authors> <ref-sourcetitle>Technical Report CSE-TR 346-97</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-text>University of Michigan</ref-text> </ref-info> <ref-fulltext>G. Tyson, K. Lick, M. Farrens, Limited dual path execution. Technical Report CSE-TR 346-97, University of Michigan, 1997.</ref-fulltext> </reference> <reference id="38"> <ref-info> <ref-title> <ref-titletext>A compiler technique for speculative execution of alternative program paths targeting multithreaded architectures</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0343207128</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.</ce:initials> <ce:indexed-name>Unger A.</ce:indexed-name> <ce:surname>Unger</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> <author seq="3"> <ce:initials>E.</ce:initials> <ce:indexed-name>Zehendner E.</ce:indexed-name> <ce:surname>Zehendner</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the Yale Multithreaded Programming Workshop</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-text>New Haven, CT</ref-text> </ref-info> <ref-fulltext>A. Unger, T. Ungerer, E. Zehendner, A compiler technique for speculative execution of alternative program paths targeting multithreaded architectures, in: Proceedings of the Yale Multithreaded Programming Workshop, New Haven, CT, 1998.</ref-fulltext> </reference> <reference id="39"> <ref-info> <ref-title> <ref-titletext>Static speculation, dynamic resolution</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0009314677</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.</ce:initials> <ce:indexed-name>Unger A.</ce:indexed-name> <ce:surname>Unger</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> <author seq="3"> <ce:initials>E.</ce:initials> <ce:indexed-name>Zehendner E.</ce:indexed-name> <ce:surname>Zehendner</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the Seventh Workshop on Compilers for Parallel Computers</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <pagerange first="243" last="253"/> </ref-volisspag> <ref-text>Linkoping, Sweden</ref-text> </ref-info> <ref-fulltext>A. Unger, T. Ungerer, E. Zehendner, Static speculation, dynamic resolution, in: Proceedings of the Seventh Workshop on Compilers for Parallel Computers, Linkoping, Sweden, 1998, pp. 243-253.</ref-fulltext> </reference> <reference id="40"> <ref-info> <ref-title> <ref-titletext>Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0030644743</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>Vajapeyam S.</ce:indexed-name> <ce:surname>Vajapeyam</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Mitra T.</ce:indexed-name> <ce:surname>Mitra</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 24</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <pagerange first="1" last="12"/> </ref-volisspag> <ref-text>Denver, CO</ref-text> </ref-info> <ref-fulltext>S. Vajapeyam, T. Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, in: Proceedings of the ISCA 24, Denver, CO, 1997, pp. 1-12.</ref-fulltext> </reference> <reference id="41"> <ref-info> <ref-title> <ref-titletext>Task selection for the multiscalar architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0343206636</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>T.N.</ce:initials> <ce:indexed-name>Vijaykumar T.N.</ce:indexed-name> <ce:surname>Vijaykumar</ce:surname> </author> <author seq="2"> <ce:initials>G.S.</ce:initials> <ce:indexed-name>Sohi G.S.</ce:indexed-name> <ce:surname>Sohi</ce:surname> </author> </ref-authors> <ref-sourcetitle>J. Parallel Distr. Comput.</ref-sourcetitle> <ref-publicationyear first="1999"/> <ref-volisspag> <voliss volume="58"/> <pagerange first="132" last="158"/> </ref-volisspag> </ref-info> <ref-fulltext>Vijaykumar T.N., Sohi G.S. Task selection for the multiscalar architecture. J. Parallel Distr. Comput. 58:1999;132-158.</ref-fulltext> </reference> <reference id="42"> <ref-info> <ref-title> <ref-titletext>Alternative implementation of two-level adaptive branch prediction</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0026867221</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>T.-Y.</ce:initials> <ce:indexed-name>Yeh T.-Y.</ce:indexed-name> <ce:surname>Yeh</ce:surname> </author> <author seq="2"> <ce:initials>Y.N.</ce:initials> <ce:indexed-name>Patt Y.N.</ce:indexed-name> <ce:surname>Patt</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 19</ref-sourcetitle> <ref-publicationyear first="1992"/> <ref-volisspag> <pagerange first="124" last="134"/> </ref-volisspag> <ref-text>Gold Coast, Australia</ref-text> </ref-info> <ref-fulltext>T.-Y. Yeh, Y.N. Patt, Alternative implementation of two-level adaptive branch prediction, in: Proceedings of the ISCA 19, Gold Coast, Australia, 1992, pp. 124-134.</ref-fulltext> </reference> <reference id="43"> <ref-info> <ref-title> <ref-titletext>A comparision of dynamic branch predictors that use two levels of branch history</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0027307813</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>T.-Y.</ce:initials> <ce:indexed-name>Yeh T.-Y.</ce:indexed-name> <ce:surname>Yeh</ce:surname> </author> <author seq="2"> <ce:initials>Y.N.</ce:initials> <ce:indexed-name>Patt Y.N.</ce:indexed-name> <ce:surname>Patt</ce:surname> </author> </ref-authors> <ref-sourcetitle>In: Proceedings of the ISCA 20</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-volisspag> <pagerange first="257" last="266"/> </ref-volisspag> <ref-text>San Diego, CA</ref-text> </ref-info> <ref-fulltext>T.-Y. Yeh, Y.N. Patt, A comparision of dynamic branch predictors that use two levels of branch history, in: Proceedings of the ISCA 20, San Diego, CA, 1993, pp. 257-266.</ref-fulltext> </reference> </bibliography></tail></bibrecord></item></abstracts-retrieval-response>