
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Design errors/index.rst:3
msgid "Design errors"
msgstr "设计错误"
#: ../../source/SpinalHDL/Design errors/index.rst:12
msgid "Introduction"
msgstr "介绍"
#: ../../source/SpinalHDL/Design errors/index.rst:14
msgid ""
"The SpinalHDL compiler will perform many checks on your design to be sure "
"that the generated VHDL/Verilog will be safe for simulation and synthesis. "
"Basically, it should not be possible to generate a broken VHDL/Verilog "
"design. Below is a non-exhaustive list of SpinalHDL checks:"
msgstr ""
"SpinalHDL 编译器将对您的设计执行许多检查，以确保生成的 VHDL/Verilog 对于仿真和综合来说是安全的。基本上，应该不可能生成损坏的 "
"VHDL/Verilog 设计。以下是 SpinalHDL 检查的非详尽列表："
#: ../../source/SpinalHDL/Design errors/index.rst:18
msgid "Assignment overlapping"
msgstr "作业重叠"
#: ../../source/SpinalHDL/Design errors/index.rst:19
msgid "Clock crossing"
msgstr "时钟穿越"
#: ../../source/SpinalHDL/Design errors/index.rst:20
msgid "Hierarchy violation"
msgstr "违反等级制度"
#: ../../source/SpinalHDL/Design errors/index.rst:21
msgid "Combinatorial loops"
msgstr "组合循环"
#: ../../source/SpinalHDL/Design errors/index.rst:22
msgid "Latches"
msgstr "闩锁"
#: ../../source/SpinalHDL/Design errors/index.rst:23
msgid "Undriven signals"
msgstr "无驱动信号"
#: ../../source/SpinalHDL/Design errors/index.rst:24
msgid "Width mismatch"
msgstr "宽度不匹配"
#: ../../source/SpinalHDL/Design errors/index.rst:25
msgid "Unreachable switch statements"
msgstr "无法访问的 switch 语句"
#: ../../source/SpinalHDL/Design errors/index.rst:27
msgid ""
"On each SpinalHDL error report, you will find a stack trace, which can be "
"useful to accurately find out where the design error is. These design checks"
" may look like overkill at first glance, but they becomes invaluable as soon"
" as you start to move away from the traditional way of doing hardware "
"description."
msgstr ""
"在每个 SpinalHDL "
"错误报告中，您都会找到堆栈跟踪，这对于准确找出设计错误在哪里非常有用。乍一看，这些设计检查可能看起来有点矫枉过正，但一旦您开始放弃传统的硬件描述方式，它们就变得非常宝贵。"
