--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml tester_ram_interna.twx tester_ram_interna.ncd -o
tester_ram_interna.twr tester_ram_interna.pcf

Design file:              tester_ram_interna.ncd
Physical constraint file: tester_ram_interna.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_i to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
ena_o            |    6.668(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-8> |    7.127(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-9> |    7.129(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-10>|    7.403(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-11>|    8.397(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-12>|    7.542(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-13>|    9.170(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-14>|    7.467(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-15>|    8.146(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-16>|    7.869(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-17>|    7.116(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-18>|    7.048(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-19>|    7.444(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-20>|    8.318(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-21>|    8.547(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-22>|    9.379(R)|clk_i_BUFGP       |   0.000|
pos_leida<1><-23>|    8.189(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-8> |    7.401(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-9> |    7.990(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-10>|    7.872(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-11>|    8.346(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-12>|    7.021(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-13>|    9.126(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-14>|    7.568(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-15>|    7.928(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-16>|    7.331(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-17>|    7.514(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-18>|    7.189(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-19>|    8.206(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-20>|    7.295(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-21>|    8.304(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-22>|    7.839(R)|clk_i_BUFGP       |   0.000|
pos_leida<2><-23>|    8.149(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-8> |    7.982(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-9> |    7.097(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-10>|    7.944(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-11>|    7.681(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-12>|    7.428(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-13>|    7.920(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-14>|    8.223(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-15>|    7.299(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-16>|    7.347(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-17>|    7.712(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-18>|    8.380(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-19>|    8.311(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-20>|    8.560(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-21>|    8.204(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-22>|    8.117(R)|clk_i_BUFGP       |   0.000|
pos_leida<3><-23>|    7.527(R)|clk_i_BUFGP       |   0.000|
ram_int_refresh  |    8.520(R)|clk_i_BUFGP       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   11.810|         |         |         |
rst_i          |   10.067|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    3.596|         |         |         |
rst_i          |    5.820|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 09 01:40:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



