# Verilog

Here i upload the codes i devloped in verilog
