INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch
INFO: [VRFC 10-2458] undeclared symbol add_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:38]
INFO: [VRFC 10-2458] undeclared symbol mux_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:40]
INFO: [VRFC 10-2458] undeclared symbol pc_out_wire, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:47]
WARNING: [VRFC 10-2938] 'add_out_wire' is already implicitly declared on line 38 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:64]
WARNING: [VRFC 10-2938] 'pc_out_wire' is already implicitly declared on line 47 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:65]
WARNING: [VRFC 10-2938] 'mux_out_wire' is already implicitly declared on line 40 [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch.v:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iFetch_test
INFO: [VRFC 10-2458] undeclared symbol clk_plus_1, assumed default net type wire [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/1_fetch/iFetch_test.sv:23]
