{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "dc9a02ef",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import requests"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "b25964de",
   "metadata": {},
   "outputs": [],
   "source": [
    "headers = {\n",
    "    'User-Agent':\n",
    "    'Mozilla/5.0 (Windows NT 10.0; Win64; x64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/88.0.4324.146 Safari/537.36'\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "cc41bd09",
   "metadata": {},
   "outputs": [],
   "source": [
    "url = \"https://mp.weixin.qq.com/mp/profile_ext?action=home&__biz=MzUyNDExMzM2Mg==#wechat_redirect\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "c021c975",
   "metadata": {},
   "outputs": [],
   "source": [
    "jsondata = requests.get(url=url, headers=headers).text"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "2ac029d6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'<!DOCTYPE HTML>\\n<html>\\n\\t<meta charset=\"utf-8\">\\n\\t<head>\\n\\t\\t<title>验证</title>\\n\\t\\t<meta charset=\"utf-8\">\\n\\t\\t<meta id=\"viewport\" name=\"viewport\" content=\"width=device-width,initial-scale=1.0,maximum-scale=1.0,user-scalable=0\" />\\n\\t</head>\\n\\t<style>\\n\\t\\tbody{\\n\\t\\t\\tmargin:0;\\n\\t\\t\\tpadding:10px;\\n\\t\\t\\tbackground-color:#E1E0DE;\\n\\t\\t\\tfont:12px/18px \"Lucida Grande\", \"Lucida Sans Unicode\", Helvetica, Arial, Verdana, sans-serif;\\n\\t\\t}\\n\\t\\tp{\\n\\t\\t\\tfont-size:16px;\\n\\t\\t\\tline-height:1.3em;\\n\\t\\t\\tcolor:#000;\\n\\t\\t\\ttext-align:center;\\n\\t\\t\\tfont-weight:bold;\\n\\t\\t\\ttext-shadow:0px 1px 0px #EFEFED;\\n\\t\\t\\tmargin:0px;\\n\\t\\t\\tmargin-top:20px;\\n\\t\\t\\tmargin-bottom:18px;\\n\\t\\t}\\n\\t</style>\\n\\n\\t<body>\\n\\t\\t\\t\\t\\t\\t\\t\\t<p>请在微信客户端打开链接。</p>\\t\\t\\t\\t<script>\\n\\t\\t\\t(function(){\\n\\n\\t\\t\\t\\tdocument.addEventListener(\\'WeixinJSBridgeReady\\', function onBridgeReady() {\\n\\t\\t\\t\\t\\tvar appId = \\'\\',\\n\\t\\t\\t\\t\\t\\timgUrl = \\'\\'\\n\\t\\t\\t\\t\\t\\tlink = \\'http://mp.weixin.qq.com/mp/conference/default/share\\',\\n\\t\\t\\t\\t\\t\\ttitle = \\'失效的验证页面\\'\\n\\t\\t\\t\\t\\t\\tdesc = \\'你暂无权限查看此页面内容。\\',\\n\\t\\t\\t\\t\\t\\tcontent = \\'#微信分享#，你暂无权限查看此页面内容。\\';\\n\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tWeixinJSBridge.on(\\'menu:share:appmessage\\', function(argv){\\n\\t\\t\\t\\t\\t\\tWeixinJSBridge.invoke(\\'sendAppMessage\\',{\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"appid\":appId,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"img_url\":imgUrl,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"img_width\":\"640\",\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"img_height\":\"640\",\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"link\":link,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"desc\":desc,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"title\":title\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  }, function(res) {})\\n\\t\\t\\t\\t\\t});\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tWeixinJSBridge.on(\\'menu:share:timeline\\', function(argv){\\n\\t\\t\\t\\t\\t\\tWeixinJSBridge.invoke(\\'shareTimeline\\',{\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"img_url\":imgUrl,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"img_width\":\"640\",\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"img_height\":\"640\",\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"link\":link,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"desc\": desc,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"title\":title\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  }, function(res) {\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  });\\n\\t\\t\\t\\t\\t});\\n\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tvar weiboContent = \\'\\';\\n\\t\\t\\t\\t\\tWeixinJSBridge.on(\\'menu:share:weibo\\', function(argv){\\n\\t\\t\\t\\t\\t\\tWeixinJSBridge.invoke(\\'shareWeibo\\',{\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"content\":content,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  \"url\":link,\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  }, function(res) {\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  });\\n\\t\\t\\t\\t\\t});\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tWeixinJSBridge.call(\\'hideOptionMenu\\');\\n\\t\\t\\t\\t}, false);\\n\\t\\t\\t})();\\n\\t\\t</script>\\n\\t</body>\\n</html>\\n'"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "jsondata"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "48a01cac",
   "metadata": {},
   "outputs": [],
   "source": [
    "from bs4 import BeautifulSoup"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "20164344",
   "metadata": {},
   "outputs": [],
   "source": [
    "soup= BeautifulSoup(open(\"IEEE31a.html\", encoding=\"utf-8\"),features=\"html.parser\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "b7b40db4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<ul style=\"\">\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/koefdcgy\">第一章 SystemVerilog导论</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/e7cymaut\">第二章\n",
       "            文本值</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vwye00wz\">2.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qkfqjfma\">2.2 文本值语法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6op33e65\">2.3 整数和逻辑文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vk8qbdyp\">2.4 实数文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qktymvkz\">2.5 时间文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nfd8szzj\">2.6 字符串文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3w0rldfa\">2.7 数组文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ffuip43r\">2.8 结构体文本</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/gsu8lncj\">第三章\n",
       "            数据类型</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pby2qsoh\">3.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/deltd7eu\">3.2 数据类型语法</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/qwnskxhw\">3.3 整数数据类型</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/0nivmkij\">3.3.1 integral类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jirqvokh\">3.3.2 两态（两值）与四态（四值）数据类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/az4ibuuc\">3.3.3 有符号与无符号数据类型</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/p1ay3sbu\">3.4 real与shortreal数据类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hxhvbkcx\">3.5 void数据类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bxbkbcfh\">3.6 chandle数据类型</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/dwfpm6qm\">3.7 string数据类型</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nqftqjqa\">3.7.1 len()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wz2bkzlx\">3.7.2 putc()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vd7nsgzm\">3.7.3 getc()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jfhzpqh1\">3.7.4 toupper()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4mgllskh\">3.7.5 tolower()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oj8denbc\">3.7.6 compare()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yet2uoni\">3.7.7 icompare()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/r94f15bq\">3.7.8 substr(int i, int j)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/j5h3tfqp\">3.7.9 atoi(), atohex(), atooct(), atobin()</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vzxrupcn\">3.7.10 atoreal()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/avsgedzd\">3.7.11 itoa()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7zo6aoiq\">3.7.12 hextoa()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/x9zqaoca\">3.7.13 octtoa()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sjtws1wp\">3.7.14 bintoa()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3kdarwsm\">3.7.15 realtoa()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/korj14nx\">3.8 event数据类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mjjgyqnw\">3.9 用户定义的类型</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/rxijov0r\">3.10 枚举</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qo7oxmd3\">3.10.1 将新的数据类型定义成枚举类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bgr1icz8\">3.10.2 枚举类型的排列</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wjp5wxsz\">3.10.3 类型检查</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/uadlanxo\">3.10.4 数值表达式中的枚举类型</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sgm9athc\">3.10.4.1 first()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/q1cnxice\">3.10.4.2 last()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gqpswrub\">3.10.4.3 next()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/klc7msu1\">3.10.4.4 prev()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/stu6xyvk\">3.10.4.5 num()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3c1ctxwe\">3.10.4.6 name()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/t9hesa6x\">3.10.4.7 使用枚举类型的方法</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nqkmynqg\">3.11 结构体与联合体</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vjbpgcma\">3.12 类</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wqzv6hrn\">3.13 单一类型与集合类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/moa4zc50\">3.14 强制类型转换</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ilsrlsi4\">3.15 $cast动态强制类型转换</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y6nlgfel\">3.16 位流强制类型转换</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/of7bwjof\">第四章\n",
       "            数组</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bo3k4lnf\">4.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lho1tbof\">4.2 压缩与非压缩数组</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/r0k8df06\">4.3 多维数组</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/k0bzumhh\">4.4 数组的索引与分片</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9adzovda\">4.5 数组查询函数</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fqphfakd\">4.6 动态数组</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y7hyutte\">4.6.1 new[]</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/snwiwbhe\">4.6.2 size()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e2qbs5ug\">4.6.3 delete()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ppqdfs0c\">4.7 数组赋值</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tkjucnd5\">4.8 将数组作为自变量</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/lcx2uqpu\">4.9 联合数组</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sgfwphs2\">4.9.1 通配符索引类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/do54rten\">4.9.2 字符串索引</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vxqtu91d\">4.9.3 类索引</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4m0nyspu\">4.9.4 integer（或int）索引</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aro3wq97\">4.9.5 有符号的压缩数组</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/iqjianxx\">4.9.6 无符号压缩数组或压缩结构体</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/z8ylupii\">4.9.7 其它用户定义类型</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/rkhcodz1\">4.10 联合数组方法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/p9wdkz7k\">4.10.1 num()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/b3euvxwp\">4.10.2 delete()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8jxjjse4\">4.10.3 exists()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ldiedyro\">4.10.4 first()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/arojvi6s\">4.10.5 last()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aqgx2wvr\">4.10.6 next()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9jegiwqj\">4.10.7 prev()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xpyslevd\">4.11 联合数组赋值</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zw7vej6r\">4.12 联合数组自变量</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qygw6cja\">4.13 联合数组文本</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/argwf45u\">4.14 队列</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/u2bfwraq\">4.14.1 队列操作符</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/l1hwgrii\">4.14.2 队列方法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cxdocdfi\">4.14.2.1 size()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2yfenrii\">4.14.2.2 insert()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/icqczncx\">4.14.2.3 delete()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/u1qpa0ne\">4.14.2.4 pop_front()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/z1ydf6en\">4.14.2.5 pop_back()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lizn0ahc\">4.14.2.6 push_front()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/arptrpst\">4.14.2.7 push_back()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/l8wyew6u\">4.15 数组处理方法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kjcu8guz\">4.15.1 数组定位符方法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jkuzicfa\">4.15.2 数组排序方法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nlmixhie\">4.15.3 数组缩减方法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gf4h2jcc\">4.15.4 迭代器索引查询</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/iejf6nb9\">第五章\n",
       "            数据声明</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/53jsuqk8\">5.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/d47kmoyy\">5.2 数据声明语法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pjawqwt7\">5.3 常量</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/go8z9rbo\">5.4 变量</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kp0wnklr\">5.5 作用范围与生命周期</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/r63aqdkc\">5.6 线网、reg、与logic</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qixrt3lw\">5.7 信号别名</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/u9v6qzxg\">5.8 类型兼容性</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hig4dpku\">5.8.1 等价类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sigkyujt\">5.8.2 赋值兼容</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/c0ligvgb\">5.8.3 强制转换兼容</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1cupqxxm\">5.8.4 类型非兼容性</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/x1udebcf\">第六章\n",
       "            属性</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ntuy2yde\">6.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lovt6rjc\">6.2 缺省属性类型</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/2p3le6by\">第七章\n",
       "            操作符与表达式</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/iqtjlutc\">7.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ohwhvbuj\">7.2 操作符语法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ix2awx9q\">7.3 赋值操作符</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ej6lqif7\">7.4 对logic和bit类型的操作</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fzw19cw5\">7.5 通配等式与通配不等式</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/z4xg7l6u\">7.6 实操作符</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pyayx2om\">7.7 尺寸</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/elxthjsh\">7.8 符号</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/prked9hj\">7.9 操作符优先级与关联性</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/bdk2j0yw\">7.10 内建方法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vfnowkzt\">7.10.1 内建包</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/txcukmyx\">7.11 静态前缀</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oqp96gcr\">7.12 串联</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jqzwam87\">7.13 非压缩数组表达式</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hncblbfi\">7.14 结构体表达式</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zsilngfy\">7.15 标签联合体表达式与成员访问</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/okn3nmjp\">7.16 集合表达式</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rrhbrtth\">7.17 操作符过载</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cmpgnn9p\">7.18 流操作符（压缩/非压缩）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yjx9kt6q\">7.18.1 将动态尺寸的数据位流化</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bfidmvre\">7.19 条件操作符</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/g3qajx7u\">7.20 集合成员资格</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/jhenfwm6\">第八章\n",
       "            过程语句和控制流</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zgcvrlmg\">8.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ukgunvpi\">8.2 语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rzcofkvd\">8.3 阻塞赋值与无阻塞赋值</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/chfol1is\">8.4 选择语句</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/c66iqqfv\">8.4.1 模式匹配</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/eanxh2zi\">8.4.1.1 case语句中的模式匹配</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2lqp5fqm\">8.4.1.2 if语句中的模式匹配</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vqao9ltj\">8.4.1.3 条件表达式中的模式匹配</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ozsihfdr\">8.5 循环语句</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lv4aw7sf\">8.5.1 do…while循环</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ptlvhy8m\">8.5.2 循环的增强</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/up4n14hk\">8.5.3 foreach循环</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xl80jlny\">8.6 跳转语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pps0befv\">8.7 final块</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/usmrjtki\">8.8 命名块与语句标签</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/elxh96wc\">8.9 disable</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/pygdmu52\">8.10 事件控制</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bvcyqj63\">8.10.1 序列事件</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kheqhdni\">8.11 电平敏感的序列控制</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/913rig7a\">8.12 过程赋值与解赋值的移除</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/1ap1w1cq\">第九章\n",
       "            进程</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ua3ciphz\">9.1 简介（一般信息）</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/hozwfdmj\">9.2 组合逻辑</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/u9vv7ks5\">9.2.1 隐含的always_comb敏感性</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ilcq4aji\">9.3 锁存逻辑</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/enlxcd1c\">9.4 时序逻辑</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3sdxfyoq\">9.5 连续赋值</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tcph8yrp\">9.6 fork…join</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fpm3yd6t\">9.7 进程执行线程</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/zsio9r72\">9.8 进程控制</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xomuakcy\">9.8.1 wait fork</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vehkncc6\">9.8.2 disable fork</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ybdllkbh\">9.9 精细的进程控制</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/tfcwg5vp\">第十章\n",
       "            任务与函数</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sln8qlan\">10.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e8gfs9l5\">10.2 任务</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/3sqeo9bi\">10.3 函数</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kobogqvo\">10.3.1 返回值与void函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xygh0evn\">10.3.2 丢弃函数返回值</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/1v3jm2r8\">10.4 任务与函数的参数传递</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9ojuuzin\">10.4.1 通过值传递</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fyngmrtk\">10.4.2 通过引用传递</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3zmbb9hi\">10.4.3 缺省参数值</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/taaask1l\">10.4.4 通过名字传递参数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ec1t0rkq\">10.4.5 可选的参数列表</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kobdmb70\">10.5 导入与导出函数</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/3mh2xsdo\">第十一章\n",
       "            类</a>\n",
       "<ul style=\"display: none;\">\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zntuiwyx\">11.1 简介</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xm4gzutx\">11.2 语法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bjzae9cu\">11.3 概述</a></li>\n",
       "<li><a class=\"active\" href=\"https://www.wenjiangs.com/doc/01akrd2u\">11.4 对象（类实例）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pwvn8uzt\">11.5 对象属性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7aw7ctpe\">11.6 对象方法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wzeopygr\">11.7 构造器</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ns0dnt8y\">11.8 静态类属性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qhuehqgd\">11.9 静态方法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ma3yl2tq\">11.10 this</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/eeuo7one\">11.11 赋值、重命名与拷贝</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1q9f7rfu\">11.12 继承与子类</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/l1hhsmla\">11.13 过载成员</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6rygiizw\">11.14 super</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/l9qxkvjy\">11.15 强制类型转换</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/b2swwi8g\">11.16 串接构造器</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wkeeuej0\">11.17 数据隐藏与封装</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pbfgejyp\">11.18 常量类属性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ngveo9nq\">11.19 抽象类与虚拟方法</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dbidodyp\">11.20 多态性：动态方法查找</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xri1mw6g\">11.21 类范围解析操作符 ::</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/z93nvzdy\">11.22 块外声明</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fqt0hgzn\">11.23 参数化的类</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mw0xjzsh\">11.24 typedef类</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xw2tu1kn\">11.25 类与结构体</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/znpkpqsm\">11.26 内存管理</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/6fxmwwg7\">第十二章\n",
       "            随机约束</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/adefjhib\">12.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yzghnbrs\">12.2 概述</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/cglmq2ms\">12.3 随机变量</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7y29tqcm\">12.3.1 rand修饰符</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bzb4gd9u\">12.3.2 randc修饰符</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/t9nx4xjn\">12.4 约束块</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6ahx4ufe\">12.4.1 外部约束块</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6swawga0\">12.4.2 继承</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/axu7yvxn\">12.4.3 集合成员资格</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/odzifnik\">12.4.4 分布</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sahhckio\">12.4.5 蕴含</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4b89qknh\">12.4.6 if…else约束</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3gn2xsut\">12.4.7 迭代约束</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yuoszlwk\">12.4.8 全局约束</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/t9pzsxgr\">12.4.9 变量排序</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1nclttmd\">12.4.10 静态约束块</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/eimmhfju\">12.4.11 约束中的函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9n25todc\">12.4.12 约束守卫者</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/1jcglu4j\">12.5 随机化方法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6dcs7ojg\">12.5.1 randomize()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dhmuqnc8\">12.5.2\n",
       "                            pre<em>randomize()与post</em>randomize()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/b8la01pg\">12.5.3 随机化方法注意事项</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sbuqzm2d\">12.6 内联约束 — randomize() with</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pjyejpwk\">12.7 使用rand_mode()关闭随机变量</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jvq87u1c\">12.8 使用constraint_mode()控制约束</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/itweojcy\">12.9 动态的约束修改</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/het6zeds\">12.10 内联随机变量控制</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xsemszsm\">12.10.1 内联约束检查器</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/n9cwpevd\">12.11 范围变量的随机化 — std::randomize()</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nm0kacvb\">12.11.1 为范围变量添加约束 — std::randomize() with</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/6xllkyig\">12.12 随机数系统函数与方法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qilumifz\">12.12.1 $urandom</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1jmvwkpd\">12.12.2 $urandom_range()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ig5alew0\">12.12.3 srandom()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tpfxljpo\">12.12.4 get_randstate()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5kyq2boy\">12.12.5 set_randstate()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/xzqxu5f3\">12.13 随机稳定性</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1e26syxd\">12.13.1 随机稳定性的特性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fecruc80\">12.13.2 线程稳定性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/n9tyii8c\">12.13.3 对象稳定性</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/k4rcbm81\">12.14 为随机化手工设置种子</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ptc9m0zc\">12.15 随机加权的条件 — randcase</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/mjq8u6ch\">12.16 随机序列产生 — randsequence</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yj3sgpxn\">12.16.1 随机生成式权重</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9upivesz\">12.16.2 If…else生成式语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mux111fb\">12.16.3 case生成式语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/twdf5cyh\">12.16.4 repeat生成式语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dggc26o9\">12.16.5 交叉生成式 — rand join</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y7ecpb0j\">12.16.6 中止生成式 — break和return</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8fessb0i\">12.16.7 生成式间的值传递</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/m4ttsdf3\">第十三章\n",
       "            进程间的同步与通信</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3ehg3xpr\">13.1 简介（一般信息）</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/h1xh2ybx\">13.2 semaphore</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y4n3ytba\">13.2.1 new()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jmgsedvv\">13.2.2 put()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2njvc7ge\">13.2.3 get()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jif5uyk3\">13.2.4 try_get()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fc7ot4td\">13.3 mailbox</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rah73itz\">13.3.1 new()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3qswritx\">13.3.2 num()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dqilmeb8\">13.3.3 put()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7ptz1kfq\">13.3.4 try_put()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/o1fiigq1\">13.3.5 get()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/shvhiu8i\">13.3.6 try_get()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/l9ixnisf\">13.3.7 peek()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zbk9l34z\">13.3.8 try_peek()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5gwqqp1t\">13.4 参数化的mailbox</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/txgkmrc2\">13.5 事件</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/slqgtlfx\">13.5.1 触发一个事件</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1w3lmxns\">13.5.2 无阻塞的事件触发</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wmrmmxfp\">13.5.3 等待一个事件</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fc2d6dkr\">13.5.4 稳固的触发：触发特性</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/knphfs62\">13.6 事件排序：wait_order()</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/yuuytym5\">13.7 事件变量</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hlemmrti\">13.7.1 合并事件</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lwtpfyo8\">13.7.2 回收事件</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rtcazacv\">13.7.3 事件比较</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/nqjkm0ye\">第十四章\n",
       "            调度语义</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/b5if1pqg\">14.1 硬件模型的执行及其验证环境</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y3x8qs33\">14.2 事件仿真</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/xpfnmabv\">14.3 分层的事件调度器</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xskwv2o9\">14.3.1 SystemVerilog仿真参考算法</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jejuxqix\">14.4 PLI回调控制点</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/lcwlo7v6\">第十五章\n",
       "            时钟控制块</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2vu3p1da\">15.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qo7v0kao\">15.2 时钟控制块声明</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/crkpq1fb\">15.3 输入时滞与输出时滞</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1ugly07a\">15.4 层次化的表达式</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bhemfyp6\">15.5 多时钟控制块中的信号</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gyzkdhih\">15.6 时钟控制块的作用范围和生命周期</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ur9pxobj\">15.7 多时钟控制块的例子</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tyrp3uqg\">15.8 接口与时钟控制块</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pll8j7en\">15.9 时钟控制块事件</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xihjjvxc\">15.10 周期延时：##</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/av2ft5yz\">15.11 缺省时钟控制</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5c670zbg\">15.12 输入采样</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hvizjd4g\">15.13 同步的事件</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/rdusdrsc\">15.14 同步的驱动</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vgtz3zkd\">15.14.1 驱动和无阻塞赋值</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yvuhf1dv\">15.14.2 驱动值解析</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/6vljoesb\">第十六章\n",
       "            程序块</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yvstxp7u\">16.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9xv7urai\">16.2 程序结构</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xbydbsxx\">16.3 多个程序</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/27uvsmi4\">16.4 消除测试平台的竞争</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lihshrth\">16.4.1 零时滞时钟控制块竞争</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nwyuqatj\">16.5 阻塞周期/事件模式下的任务</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/uch1wl7q\">16.6 程序控制任务</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/m32x1zpu\">16.6.1 $exit()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/lgqefx91\">第十七章\n",
       "            断言</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bghxjovi\">17.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/feefz1fa\">17.2 即时断言</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/btagqcor\">17.3 并发断言概述</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/d8yi93bn\">17.4 布尔表达式</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vccixypm\">17.4.1 操作数类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2gyykodb\">17.4.2 变量</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qqtkc75m\">17.4.3 操作符</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/loo1jixv\">17.5 序列</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vbnzncly\">17.6 声明序列</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/vcpclzfy\">17.7 序列操作</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ciikmoah\">17.7.1 操作符优先级</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hbi72h4b\">17.7.2 序列中的复制</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ygxlpf1r\">17.7.3 采样值函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kzskipwv\">17.7.4 与操作</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hprrinvr\">17.7.5 交集（具有长度限制的与操作）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ik5i7pym\">17.7.6 或操作</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sir9tdsp\">17.7.7 first_match操作</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tai9d7wt\">17.7.8 序列上的条件</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y1bzanwo\">17.7.9 包含在另外一个序列中的序列</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ylfjt7p7\">17.7.10 一个序列结束点的检测和使用</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e1p0asv9\">17.8 处理一个序列中的数据</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2u3rocts\">17.9 在一个序列匹配时调用子程序</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9vtuyn8o\">17.10 系统函数</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/hwamxbyl\">17.11 声明特性</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bdrl4xyg\">17.11.1 蕴含</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mxpe5tfs\">17.11.2 特性的例子</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ji3xtk4a\">17.11.3 递归特性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hltl2jhe\">17.11.4 有限长度与无限长度行为</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vwqb5ccv\">17.11.5 Non-degeneracy</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/1ydclgbc\">17.12 多时钟的支持</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lm2f0xwk\">17.12.1 多时钟控制序列</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8dbgu4vl\">17.12.2 多时钟控制特性</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/72wxwcbf\">17.12.3 时钟流</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9fkmzpwf\">17.12.4 例子</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hatpaopp\">17.12.5 在多时钟语境中检测和使用一个序列的结束点</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/y1ez5a1k\">17.13 并发断言</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nrh2yaux\">17.13.1 断言语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nch1xlah\">17.13.2 假设语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tvqsreha\">17.13.3 覆盖语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/b0w7pmvq\">17.13.4 在过程化代码外部使用并发断言语句</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xcsck0p6\">17.13.5 在过程化代码中嵌入并发断言</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/g3rtlv5m\">17.14 时钟解析</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/izdojfqd\">17.14.1 在多时钟控制特性中的时钟解析</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nys5jwlg\">17.15 将特性绑定到作用域或实例</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jnzgak0l\">17.16 expect语句</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/uwccghsh\">第十八章\n",
       "            层次</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4kykny3n\">18.1 简介（一般信息）</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/cmzfcnxp\">18.2 包</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y6802q5y\">18.2.1 引用包中的数据</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/f2zfdbyr\">18.2.2 搜索顺序规则</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cwczzdrf\">18.3 编译单元的支持</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/isek5o2n\">18.4 顶层实例</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bfadztnm\">18.5 模块声明</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7qqz8pr2\">18.6 嵌套的模块</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3x6dytxw\">18.7 外部模块</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/o8otcg7u\">18.8 端口声明</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ffhmdcny\">18.9 端口表达式列表</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ewe5nsim\">18.10 时间单位与精度</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/rxcvw95n\">18.11 模块实例</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/imkgz9sb\">18.11.1 Instantiation using positional port\n",
       "                            connections</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/psnxgjjr\">18.11.2 Instantiation using named port\n",
       "                            connections</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nrxdviog\">18.11.3 Instantiation using implicit .name port\n",
       "                            connections</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gqeessm0\">18.11.4 Instantiation using implicit .* port\n",
       "                            connections</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/t47pfqxv\">18.12 端口连接规则</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oeeped0m\">18.12.1 变量的端口连接规则</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/46b1sm4f\">18.12.2 线网的端口连接规则</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/agdltmr6\">18.12.3 接口的端口连接规则</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ovsrupmp\">18.12.4 兼容的端口类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cmu3eran\">18.12.5 非压缩数组端口与实例数组</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wtpuigju\">18.13 命名空间</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/x1gwlvhl\">18.14 层次化的名字</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/98q5fkfs\">第十九章\n",
       "            接口</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7fq7a6pi\">19.1 简介（一般信息）</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/zpcqp0jz\">19.2 接口语法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7psd6j4b\">19.2.1 Example without using interfaces</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rbuzp0od\">19.2.2 Interface example using a named\n",
       "                            bundle</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/0fnxgtnz\">19.2.3 Interface example using a generic\n",
       "                            bundle</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hwggziq7\">19.3 接口中的端口</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/z2hqearx\">19.4 modport</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/0pgl79dh\">19.4.1 An example of a named port bundle</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gbmt9qr3\">19.4.2 An example of connecting a port\n",
       "                            bundle</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/48a2ociv\">19.4.3 An example of connecting a port bundle\n",
       "                            to a generic interface</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mtkaxorr\">19.4.4 Modport expressions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bobqwvwg\">19.4.5 Clocking blocks and modports</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/f1uzwxww\">19.5 接口与specify块</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/baoowgej\">19.6 接口中的任务与函数</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/au1n4nnq\">19.6.1 An example of using tasks in an\n",
       "                            interface</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vaeku5ym\">19.6.2 An example of using tasks in\n",
       "                            modports</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mzsfxpbl\">19.6.3 An example of exporting tasks and\n",
       "                            functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gkbsotf7\">19.6.4 An example of multiple task exports</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nj3iohum\">19.7 参数化接口</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/y39nbnyx\">19.8 虚拟接口</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6fzmu7h3\">19.8.1 Virtual interfaces and clocking\n",
       "                            blocks</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ffdgugpq\">19.8.2 Virtual interfaces modports and clocking\n",
       "                            blocks</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/arqpiypq\">19.9 对接口对象的访问</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/itfgwmdp\">第二十章\n",
       "            覆盖</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jrleptrc\">20.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/i2f53adz\">20.2 定义覆盖模型：covergroup</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ijcwebhe\">20.3 在类中使用covergroup</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ybfyym8i\">20.4 定义覆盖点</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/prqvpjrc\">20.4.1 Specifying bins for transitions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aqa9to7r\">20.4.2 Automatic bin creation for coverage\n",
       "                            points</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/roh54qmc\">20.4.3 Wildcard specification of coverage point\n",
       "                            bins</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/htmw02nq\">20.5 Defining cross coverage</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zqmk68dg\">20.5.1 Example of user-defined cross coverage\n",
       "                            and select expressions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/x2oghmm1\">20.5.2 Excluding cross products</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sztnhvgq\">20.5.3 Specifying Illegal cross products</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/6x68cs9f\">20.6 Specifying coverage options</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yrrwqii6\">20.6.1 Covergroup Type Options</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/al9qsa2b\">20.7 Predefined coverage methods</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/x91vtcsv\">20.8 Predefined coverage system tasks and functions</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kvsqhyjv\">20.9 Organization of option and type_option members</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fpyrxw7z\">第二十一章\n",
       "            参数</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oeqmlsmm\">21.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zawmkgph\">21.2 参数声明语法</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/unwxgpgz\">第二十二章\n",
       "            配置库</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qy0rmu3h\">22.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nrockio1\">22.2 库</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-down\"></i><a href=\"https://www.wenjiangs.com/doc/ho3t1kw6\">第二十三章\n",
       "            系统任务与系统函数</a>\n",
       "<ul style=\"display: block;\">\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fkg4q3ds\">23.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oshdryha\">23.2 确立时的typeof函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2kdkdbnq\">23.3 typename函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xutzczbd\">23.4 表达式尺寸系统函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/b0bwnwwy\">23.5 范围系统函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9a5weqqr\">23.6 Shortreal转换</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uqboxqdq\">23.7 数组查询系统函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kphw6a0g\">23.8 断言严重性系统任务</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mvqctrce\">23.9 断言控制系统任务</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hk8wc3hv\">23.10 断言系统函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bwan1yoc\">23.11 随机数系统函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vlmutr8d\">23.12 程序控制</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xkl51zra\">23.13 覆盖系统函数</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/61tj1fiv\">23.14 对Verilog-2001系统任务的增强</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/d06t6dyq\">23.15 $readmemb与$readmemh</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/htvttnjj\">23.15.1 读取压缩的数据</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lijul5h0\">23.15.2 读取两态类型</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/tpxrolem\">23.16 $writememb and $writememh</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ws0g4lpr\">23.16.1 Writing packed data</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ljy7syev\">23.16.2 Writing 2-state types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/syffcflm\">23.16.3 Writing addresses to output file</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sllaibx6\">23.17 File format considerations for multi-dimensional\n",
       "                    unpacked arrays</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tmkt0djs\">23.18 System task arguments for multi-dimensional\n",
       "                    unpacked arrays</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sutq9w2r\">第二十四章 VCD数据</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/bkhwrgip\">第二十五章\n",
       "            编译器指令</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nquqmfa8\">25.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/w81ixrgz\">25.2 `define宏</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2bzfhbto\">25.3 `include</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/vw8zd772\">第二十六章\n",
       "            考虑从SystemVerilog中删除的功能</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nlu5box3\">26.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rvk1d0sh\">26.3 过程赋值与解赋值语句</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/oycmlou8\">第二十七章\n",
       "            直接编程接口（DPI）</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/lyfabskw\">27.1 概述</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jejxmvtb\">27.1.1 Tasks and functions</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/bdmmnjlw\">27.1.2 Data types</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jcwhbnlb\">27.1.2.1 Data representation</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/rj3zfa7j\">27.2 Two layers of the DPI</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fv1zrlpm\">27.2.1 DPI SystemVerilog layer</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/v9mke9cb\">27.2.2 DPI foreign language layer</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/w3net0gq\">27.3 Global name space of imported and exported\n",
       "                    functions</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ueb6lbmb\">27.4 导入的任务和函数</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fl9szyrq\">27.4.1 Required properties of imported tasks\n",
       "                            and functions — semantic constraints</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/df0wsdhk\">27.4.1.1 Instant completion of imported\n",
       "                                    functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wmaby9qo\">27.4.1.2 input, output and inout\n",
       "                                    arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fmcyqxrf\">27.4.1.3 Special properties pure and\n",
       "                                    context</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/juvypjm8\">27.4.1.4 Memory management</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fae0ptx1\">27.4.1.5 Reentrancy of imported\n",
       "                                    tasks</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/woalj7au\">27.4.1.6 C++ exceptions</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7olp5knv\">27.4.2 Pure functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fzhkudfn\">27.4.3 Context tasks and functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1sqthgg7\">27.4.4 Import declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pxvdkwdl\">27.4.5 Function result</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/dbtxvcaz\">27.4.6 形式参数的类型</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fsvin6rl\">27.4.6.1 开放数组</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fxcvhfoh\">27.5 Calling imported functions</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/q7dmomlb\">27.5.1 Argument passing</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gpfspuqe\">27.5.1.1 “What You Specify Is What You\n",
       "                                    Get” principle</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/btd57kia\">27.6 Exported functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8zpyuaew\">27.7 Exported tasks</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yfmlgxsz\">27.8 Disabling DPI tasks and functions</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/cgypqmdj\">第二十八章\n",
       "            SystemVerilog断言API</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/37exng0n\">28.1 需求</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hh1uxur4\">28.1.1 命名约定</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/nneqlhqw\">28.2 Extensions to VPI enumerations</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uazxh2pq\">28.2.1 Object types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fh2lqqbd\">28.2.2 Object properties</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3zjmflmt\">28.2.3 Callbacks</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ypeobmzo\">28.2.4 Control constants</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/xwemuxgp\">28.3 Static information</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7hjqwvqe\">28.3.1 Obtaining assertion handles</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bzgj40nm\">28.3.2 Obtaining static assertion\n",
       "                            information</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lykmm0dn\">28.3.2.1 Using\n",
       "                            vpi<em>get</em>assertion_info</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/u5zwkodb\">28.3.2.2 Extending vpi<em>get() and\n",
       "                                vpi</em>get_str()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/serfgmjp\">28.4 Dynamic information</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gy9vbu9w\">28.4.1 Placing assertion system callbacks</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8ithglla\">28.4.2 Placing assertions callbacks</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/k284vkmj\">28.5 Control functions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xzyk7tpq\">28.5.1 Assertion system control</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/d7ysoway\">28.5.2 Assertion control</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/j2a295oe\">第二十九章\n",
       "            SystemVerilog覆盖API</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/0mt7pbcd\">29.1 需求</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ktzig8ju\">29.1.1 SystemVerilog API</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1tbub9fl\">29.1.2 Naming conventions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/spfg0zyk\">29.1.3 Nomenclature</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/p6arsdlz\">29.2 SystemVerilog real-time coverage access</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/d0uo84kz\">29.2.1 Predefined coverage constants in\n",
       "                            SystemVerilog</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/b0s2x3fv\">29.2.2 Built-in coverage access system\n",
       "                            functions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/thcf6dxu\">29.2.2.1 $coverage_control</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/boaghoen\">29.2.2.2 $coverage<em>get</em>max</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/atjwnnnp\">29.2.2.3 $coverage_get</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zaeukzry\">29.2.2.4 $coverage_merge</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/0avtfgow\">29.2.2.5 $coverage_save</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/wp7od50d\">29.3 FSM recognition</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dvqz0lem\">29.3.1 Specifying the signal that holds the\n",
       "                            current state</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gzpwijxr\">29.3.2 Specifying the part-select that holds\n",
       "                            the current state</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/0u2rekzg\">29.3.3 Specifying the concatenation that holds\n",
       "                            the current state</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lmou1mic\">29.3.4 Specifying the signal that holds the\n",
       "                            next state</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vtmyazw8\">29.3.5 Specifying the current and next state\n",
       "                            signals in the same declaration</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/minhfv6q\">29.3.6 Specifying the possible states of the\n",
       "                            FSM</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/buu6zxrx\">29.3.7 Pragmas in one-line comments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pjzse8sg\">29.3.8 Example</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/i1x8wlpq\">29.4 VPI coverage extensions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aqgzlbau\">29.4.2 Extensions to VPI enumerations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sjtx1qyy\">29.4.3 Obtaining coverage information</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kkhf4dl1\">29.4.4 Controlling coverage</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/grhsw3ry\">第三十章\n",
       "            SystemVerilog数据读API</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/btkfrmbb\">30.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/21pghucq\">30.2 需求</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/lopndfmz\">30.3 Extensions to VPI enumerations</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ink5jzbe\">30.3.1 Object types</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ceh3txgl\">30.3.2 Object properties</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fef3ia6u\">30.3.2.1 Static info</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/eddnetna\">30.3.2.2.1 Control\n",
       "                                            constants</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vupie3te\">30.3.3 System callbacks</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/9ykxkj6y\">30.4 VPI object type additions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/m3ph3aox\">30.4.1 Traverse object</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/vp6eapac\">30.4.2 VPI collection</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y75gviuq\">30.4.2.1 Operations on collections</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rpkbai2j\">30.5 Object model diagrams</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oyibycpn\">30.6 Usage extensions to VPI routines</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gzbp2luv\">30.7 VPI routines added in SystemVerilog</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/5p6ahb9n\">30.8 Reading data</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zdotoww4\">30.8.1 VPI read initialization and load access\n",
       "                            initialization</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nzvqvspr\">30.8.2 Object selection for traverse access</a>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ptoosacs\">30.8.3 Optionally loading objects</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jpblllzl\">30.8.3.2 Iterating the object\n",
       "                                    collection for its member objects</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fimsn7j3\">30.8.3.1 Iterating the design for the\n",
       "                                    loaded objects</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/gplcnfsh\">30.8.4 Reading an object</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7yqixdnt\">30.8.4.2 Jump Behavior</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hcpkctrw\">30.8.4.3 Dump off regions</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6wnqzqtu\">30.8.5 Sample code using object (and traverse)\n",
       "                            collections</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jd4h6btx\">30.8.6 Object-based traversal</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vq2fe0va\">30.8.7 Time-ordered traversal</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pcbcrdgd\">30.9 Optionally unloading the data</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lmvre92o\">30.10 Reading data from multiple databases and/or\n",
       "                    different read library providers</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/p4suk3bd\">30.11 VPI routines extended in SystemVerilog</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uqt9ptfg\">30.12 VPI routines added in SystemVerilog</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/11rnoinm\">30.12.1 VPI reader routines</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/iogcwtsz\">第三十一章\n",
       "            SystemVerilog VPI Object Model</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pdus7gaj\">31.1 简介（一般信息）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xvijy64t\">31.2 Instance</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sbmzmyum\">31.3 Interface</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zi68bz4k\">31.4 Program</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ccu2dpb7\">31.5 Module (supersedes IEEE 1364-2001 26.6.1)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dlutmxil\">31.6 Modport</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gqakp9fr\">31.7 Interface tf decl</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/usnd3yf2\">31.8 Ports (supersedes IEEE 1364-2001 26.6.5)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vtwxqflw\">31.9 Ref Obj</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lb3ksbab\">31.9.1 Examples</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9n8ciyb6\">31.10 Variables (supersedes IEEE 1364-2001 section\n",
       "                    26.6.8)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xaygrxfr\">31.11 Var Select (supersedes IEEE 1364-2001 26.6.8)</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2hc1g7q0\">31.12 Typespec</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ecjkoiqf\">31.13 Variable Drivers and Loads (supersedes IEEE\n",
       "                    1364-2001 26.6.23)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fhvqx0tw\">31.14 Instance Arrays (supersedes IEEE 1364-2001\n",
       "                    26.6.2)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zkgodhu0\">31.15 Scope (supersedes IEEE 1364-2001 26.6.3)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/q9qhe4uk\">31.16 IO Declaration (supersedes IEEE 1364-2001\n",
       "                    26.6.4)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aqkcpbgc\">31.17 Clocking Block</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rzwhi7bh\">31.18 Class Object Definition</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nz8n7cqp\">31.19 Constraint, constraint ordering,\n",
       "                    distribution,</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bnteznoz\">31.20 Constraint expression</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ssmkmh36\">31.21 Class Variables</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/glghgbff\">31.22 Structure/Union</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dm3igsdl\">31.23 Named Events (supersedes IEEE 1364-2001\n",
       "                    26.6.11)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/maulbbrb\">31.24 Task, Function Declaration (supersedes IEEE\n",
       "                    1364-2001 26.6.18)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/s7amwcti\">31.25 Alias Statement</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ort5xoec\">31.25.1 Examples</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/y52xjswq\">31.26 Frames (supersedes IEEE 1364-2001 26.6.20)</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cpkwiksu\">31.27 Threads</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/abzegsvg\">31.28 tf call (supersedes IEEE 1364-2001 26.6.19)</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vyxziorz\">31.29 Module path, path term (supersedes IEEE 1364-2001\n",
       "                    26.6.15)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5efvz9ii\">31.30 Concurrent assertions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wsqz6xw8\">31.31 Property Decl</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/puepkncw\">31.32 Property Specification</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2uocnj2h\">31.33 Multiclock Sequence Expression</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e3qk7gdn\">31.34 Sequence Declaration</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yls7ssdn\">31.35 Sequence Expression</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oczoumxu\">31.36 Attribute (supersedes IEEE 1364-2001 26.6.42)</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4zrpqtj9\">31.37 Atomic Statement (supersedes IEEE 1364-2001\n",
       "                    26.6.27)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sgduzhll\">31.38 If, if else, return, case, do while (supersedes\n",
       "                    IEEE 1364-2001 26.6.35, 26.6.36)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/edbpsrum\">31.39 waits, disables, expect, foreach (supersedes IEEE\n",
       "                    1364 26.6.38)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xynye1nb\">31.40 Simple expressions (supersedes IEEE 1364-2001\n",
       "                    26.6.25)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uanx6dbd\">31.41 Expressions (supersedes IEEE 1364-2001\n",
       "                    26.6.26)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/akt3pujb\">31.42 Event control (supersedes IEEE 1364-2001\n",
       "                    26.6.30)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/golvk2lr\">31.43 Event stmt (supersedes IEEE 1364-2001\n",
       "                    26.6.27)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bnlbru83\">31.44 Process (supersedes IEEE 1364-2001 26.6.27)</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mpawdjt5\">31.45 Assignment (supersedes IEEE 1364-2001\n",
       "                    26.6.28)</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/cjazmhkz\">附录A\n",
       "            形式语法</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ipoj3ryp\">A.1 源文本</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nc99kqlx\">A.1.1 库源文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/drodsuwh\">A.1.2 配置源文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7v74ifwq\">A.1.3 模块和原语源文本</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ohbjup4v\">A.1.4 模块参数和端口</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ihwydnsn\">A.1.5 模块条目</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pwjccegg\">A.1.6 接口条目</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bpbof7ay\">A.1.7 程序条目</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yhguxior\">A.1.8 类条目</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xmrsykgh\">A.1.9 Constraints</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/x2w45aby\">A.1.10 Package items</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/5hrdyx9i\">A.2 声明</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/i1ovuzyf\">A.2.1 声明类型</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xbg2avtx\">A.2.1.1 模块参数声明</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/66pakuho\">A.2.1.2 Port declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e5rtc4jf\">A.2.1.3 Type declarations</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/jkgevtj6\">A.2.2 Declaration data types</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/culhfr6p\">A.2.2.1 Net and variable types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/atc3x0hr\">A.2.2.2 Strengths</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lqhhyitt\">A.2.2.3 Delays</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ls7uxj7s\">A.2.3 Declaration lists</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cb2sd0um\">A.2.4 Declaration assignments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6w0hex6k\">A.2.5 Declaration ranges</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rf4edhki\">A.2.6 Function declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/s9ozhqin\">A.2.7 Task declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1mkzqtrs\">A.2.8 Block item declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/itl8ztnk\">A.2.9 Interface declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ha4roav8\">A.2.10 Assertion declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pqxnnnv9\">A.2.11 Covergroup declarations</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/arwoogrp\">A.3 Primitive instances</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5xkbudcr\">A.3.1 Primitive instantiation and instances</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nchbyzj2\">A.3.2 Primitive strengths</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vdjh3sou\">A.3.3 Primitive terminals</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sbq1s3vs\">A.3.4 Primitive gate and switch types</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/kgaq2ccf\">A.4 Module, interface and generated instantiation</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/tacwkfjv\">A.4.1 Instantiation</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5ue2rwmi\">A.4.1.1 Module instantiation</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/t2nub8yc\">A.4.1.2 Interface instantiation</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hb1j1juc\">A.4.1.3 Program instantiation</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ffwzv52m\">A.4.2 Generated instantiation</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xs6mnx2b\">A.4.2.1 Generated module\n",
       "                                    instantiation</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ltizbnl9\">A.4.2.2 Generated interface\n",
       "                                    instantiation</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/dwpivg4y\">A.5 UDP declaration and instantiation</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uxyfvygj\">A.5.1 UDP declaration</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hqx0mjwb\">A.5.2 UDP ports</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zxc2gr38\">A.5.3 UDP body</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fkptt4zd\">A.5.4 UDP instantiation</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/n8nqlijo\">A.6 Behavioral statements</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e25vjh8k\">A.6.1 Continuous assignment and net alias\n",
       "                            statements</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kz7oqqc2\">A.6.2 Procedural blocks and assignments</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/c2y5md8f\">A.6.3 Parallel and sequential blocks</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ztrfbh6b\">A.6.4 Statements</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bvhkcohz\">A.6.5 Timing control statements</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tdj4psbp\">A.6.6 Conditional statements</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/5nq8llbm\">A.6.7 Case statements</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mtsqexyt\">A.6.7.1 Patterns</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/nwplrlxr\">A.6.8 Looping statements</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kn6ajwhu\">A.6.9 Subroutine call statements</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/9wceujf0\">A.6.10 Assertion statements</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rd7cohda\">A.6.11 Clocking block</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pmr6khns\">A.6.12 Randsequence</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ro91kluz\">A.7 Specify section</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/meukbcj5\">A.7.1 Specify block declaration</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wurtfakt\">A.7.2 Specify path declarations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kb29viqx\">A.7.3 Specify block terminals</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lefr3grx\">A.7.4 Specify path delays</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/aeuineuq\">A.7.5 System timing checks</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gqha9xqz\">A.7.5.1 System timing check\n",
       "                                    commands</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jquqmnoa\">A.7.5.2 System timing check command\n",
       "                                    arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/5hazpxcl\">A.7.5.3 System timing check event\n",
       "                                    definitions</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/l0atha7q\">A.8 Expressions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lxanhoyd\">A.8.1 Concatenations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/65mwlqic\">A.8.2 Subroutine calls</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kuux0xgr\">A.8.3 Expressions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uifdnpah\">A.8.4 Primaries</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/96ifi6tb\">A.8.6 Operators</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hbdkpngd\">A.8.7 Numbers</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oeqfrinv\">A.8.8 Strings</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/h1lvr5ro\">A.9 General</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/24lt72ke\">A.9.1 Attributes</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8oorzhcv\">A.9.2 Comments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rf8ze4cc\">A.9.3 Identifiers</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2jd6iiuy\">A.9.4 White space</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7skqzdur\">A.10 Footnotes (normative)</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7djcispt\">附录B 关键字</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/xmrhactq\">附录C\n",
       "            标准包</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ckg7ttba\">C.1 semaphore</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/czih6wfo\">C.2 mailbox</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/axe0qnoa\">C.3 randomize</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hrnlf507\">C.4 进程</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/rhw3eoct\">附录D\n",
       "            链表</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rn8pfk1t\">D.1 List definitions</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/xabq8pqd\">D.2 List declaration</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bapcucjo\">D.2.1 Declaring list variables</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ywekaiyb\">D.2.2 Declaring list iterators</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/iww2w7zr\">D.3 Linked list class prototypes</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1mslwskc\">D.3.1 List_Iterator class prototype</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/i91zbzex\">D.3.2 List class prototype</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/s1hoirlp\">D.4 List_Iterator methods</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lgca5x6l\">D.4.1 next()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uqf8g7op\">D.4.2 prev()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ydlim6qe\">D.4.3 eq()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/xqu4bay1\">D.4.4 neq()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qcz7mobp\">D.4.5 data()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/hwepbgwr\">D.5 List methods</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oiiebkzh\">D.5.1 size()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ocuvqqtb\">D.5.2 empty()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sft9tvyt\">D.5.3 push_front()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/x6awym2r\">D.5.4 push_back()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/0dvyfthz\">D.5.5 front()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ib8u0q34\">D.5.6 back()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tgojdcfn\">D.5.7 pop_front()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bl9ovdpa\">D.5.8 pop_back()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/88nmkhw7\">D.5.9 start()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/oq9ho6jv\">D.5.10 finish()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bbybblql\">D.5.11 insert()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ayzdvays\">D.5.12 insert_range()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qnqiuglf\">D.5.13 erase()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/mwzj4mbu\">D.5.14 erase_range()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ucziknrb\">D.5.15 set()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gjr6zwo9\">D.5.16 swap()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/8sdkwdqy\">D.5.17 clear()</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kexdzped\">D.5.18 purge()</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/vm7prmkd\">附录E DPI\n",
       "            C-layer</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/81gezqf3\">E.1 概述</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/q7brcpkw\">E.2 Naming conventions</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/fetxrmhn\">E.3 Portability</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2kjuxrau\">E.3.1 Binary compatibility</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tvm809zv\">E.3.2 Source-level compatibility</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/crgyeorg\">E.4 Include files</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rqrvhgqz\">E.4.1 svdpi.h include file</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jskmp8k9\">E.4.2 svdpi_src.h include file</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/dpjj4fku\">E.5 Semantic constraints</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/inuroqou\">E.5.1 Types of formal arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rpzrhg1n\">E.5.2 input arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/rsxiyyza\">E.5.3 output arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fdb0hajs\">E.5.5 context and non-context tasks and\n",
       "                            functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1mxmy5fb\">E.5.6 pure functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ipj2ggad\">E.5.7 Memory management</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/hhqbnekn\">E.6 Data types</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ehnq0nmr\">E.6.1 Limitations</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7v4knflx\">E.6.2 Duality of types: SystemVerilog types vs.\n",
       "                            C types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kc32mdqe\">E.6.3 Data representation</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gsp2xyjk\">E.6.4 Basic types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uai8n2zc\">E.6.5 Normalized ranges</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/67kd0orr\">E.6.6 Mapping between SystemVerilog ranges and\n",
       "                            normalized ranges</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ow1uvbbe\">E.6.7 Canonical representation of packed\n",
       "                            arrays</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/wzapyqnd\">E.7 Argument passing modes</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ni4yvaxe\">E.7.1 Overview</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2urjrxm6\">E.7.2 Calling SystemVerilog tasks and functions\n",
       "                            from C</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/yf0mwhlw\">E.7.4 Argument passing by reference</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aptunlqt\">E.7.5 Allocating actual arguments for\n",
       "                            SystemVerilog-specific types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hhkwp8c1\">E.7.6 Argument passing by handle—open\n",
       "                            arrays</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/fyhwzjuf\">E.7.7 input arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wwgmlmjr\">E.7.8 inout and output arguments</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ypfqll9w\">E.7.9 Function result</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/e0wwz9yi\">E.8 Context tasks and functions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vpcgocab\">E.8.1 Overview of DPI and VPI context</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/470lazh3\">E.8.2 Context of imported and export tasks and\n",
       "                            functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/aomhovsd\">E.8.3 Working with DPI context tasks and\n",
       "                            functions in C code</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/uw7bbrkz\">E.8.4 Example 1 — Using DPI context\n",
       "                            functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hh1fbvax\">E.8.5 Relationship between DPI and VPI/PLI\n",
       "                            interfaces</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/takymzrx\">E.9 Include files</a>\n",
       "<ul>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/ajwutek2\">E.9.1 Binary compatibility include file\n",
       "                            svdpi.h</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/25yy3yeg\">E.9.1.1 Scalars of type bit and\n",
       "                                    logic</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vnp6llrs\">E.9.1.2 Canonical representation of\n",
       "                                    packed arrays</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/stdrmte1\">E.9.1.3 Implementation-dependent\n",
       "                                    representation</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qpy8oydv\">E.9.1.4 Translation between the actual\n",
       "                                    representation and the canonical representation</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/hj624upo\">E.9.2 Source-level compatibility include file\n",
       "                            svdpi_src.h</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vmcf8zwr\">E.9.3 Example 2 — binary compatible\n",
       "                            application</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/6wu923t3\">E.9.4 Example 3— source-level compatible\n",
       "                            application</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/grl8uylj\">E.10 Arrays</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/caha1ybn\">E.10.1 Multidimensional arrays</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pyb1tozc\">E.10.2 Direct access to unpacked arrays</a>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/xnr9sth8\">E.10.3 Access to packed arrays via canonical\n",
       "                            representation</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/21dnztl7\">E.10.3.1 Bit selects</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qxospb81\">E.10.3.2 Part selects</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/lae8twjn\">E.11 Open arrays</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/7frettvs\">E.11.1 Actual ranges</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tyvakpe5\">E.11.2 Array querying functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/inz6zm7x\">E.11.3 Access functions</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/wz9wdeiq\">E.11.4 Access to the actual representation</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vptkji3j\">E.11.5 Access to elements via canonical\n",
       "                            representation</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4pienizl\">E.11.6 Access to scalar elements (bit and\n",
       "                            logic)</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3o2jllha\">E.11.7 Access to array elements of other\n",
       "                            types</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/glayamau\">E.11.8 Example 4— two-dimensional open\n",
       "                            array</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/vxe7d9uo\">E.11.9 Example 5 — open array</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ww57bf2s\">E.11.10 Example 6 — access to packed arrays</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tynqduiy\">E.11.11 Example 7 — binary compatible calls of\n",
       "                            exported functions</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/pqougwls\">附录F\n",
       "            包含文件</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jysuta0k\">F.1 Binary-level compatibility include file svdpi.h</a>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qfk6pz05\">F.2 源级兼容性包含文件svdpi_src.h</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/8zffjlst\">附录G\n",
       "            包含外部语言代码</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/2y0slils\">G.1 Location independence</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/3ag946em\">G.2 Object code inclusion</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ngasx4w4\">G.2.1 Bootstrap file</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jq712e6z\">G.2.2 Examples</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/7r7xnom0\">附录H\n",
       "            并发断言的形式语义</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/odgzdjuf\">H.1 简介</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/kvibms44\">H.2 抽象语法</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/kowvssgi\">H.2.1 Abstract grammars</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/okqyajlk\">H.2.2 Notations</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/gbdgyhuf\">H.2.3 Derived forms</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lmxfd6uo\">H.2.3.1 Derived non-overlapping\n",
       "                                    implication operator</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qdat4kmc\">H.2.3.2 Derived consecutive repetition\n",
       "                                    operators</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1fgfmlcb\">H.2.3.3 Derived delay and concatenation\n",
       "                                    operators</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cngeapfr\">H.2.3.4 Derived non-consecutive\n",
       "                                    repetition operators</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gkrc9wzu\">H.2.3.5 Other derived operators</a>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/gi1yshxl\">H.3 语义</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cjuiuxdh\">H.3.1 Rewrite rules for clocks</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/bz1ykxjw\">H.3.2 Tight satisfaction without local\n",
       "                            variables</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/nq7vrxzy\">H.3.3 Satisfaction without local variables</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/txxdsldh\">H.3.3.1 Neutral satisfaction</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jkrvurqb\">H.3.3.2 Weak and strong satisfaction by\n",
       "                                    finite words</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/dica1fhg\">H.3.4 Local variable flow</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/4wzgzr11\">H.3.5 Tight satisfaction with local\n",
       "                            variables</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/efsq1bcs\">H.3.6 Satisfaction with local variables</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cs37q0tp\">H.3.6.1 Neutral satisfaction</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/lv2ib62a\">H.3.6.2 Weak and strong satisfaction by\n",
       "                                    finite words</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>\n",
       "</li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i><a href=\"https://www.wenjiangs.com/doc/e7vr9wvt\">H.4 Extended Expressions</a>\n",
       "<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/tgspwj8i\">H.4.1 Extended booleans</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ankg7i32\">H.4.2 Past</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qygxaw7o\">H.5 Recursive Properties</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ovhtq3xv\">附录I sv<em>vpi</em>user.h</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ftlzlmut\">附录J 术语表</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/czlkoase\">附录K 参考书目</a></li>\n",
       "<li class=\"hasChildren\"><i class=\"wjsp wjsp-ptz-right\"></i>其他<ul>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ob1sziwt\">集合</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ktyph99r\">断言</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/baccleaw\">Bit-stream</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/1rhvk6xl\">Canonical representation</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ktruvs1r\">Constant</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zukuanui\">Context imported task</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/qrdvphol\">Disable protocol</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e25ezldj\">DPI</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sxqfxewc\">Dynamic</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/taxuupap\">Elaboration</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/avhisje3\">枚举类型</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/k2sqpd63\">Exported task</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/n8imdbuy\">Imported task</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/v5qlmcgo\">Interface</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/cct2lnyq\">Integral</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/zel1rmyc\">LRM</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/ebbv5p4i\">Open array</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/gf32m4qs\">Packed array</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jh7vagel\">进程</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3nxftcbh\">信号</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/jhrxc1mr\">单一类型（Singular）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/e8g03bqs\">SystemVerilog</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/pejdidtj\">非压缩数组（Unpacked array）</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/3jkg1wed\">Verilog</a></li>\n",
       "<li><a href=\"https://www.wenjiangs.com/doc/sdbsfgcj\">VPI</a></li>\n",
       "</ul>\n",
       "</li>\n",
       "</ul>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "soup"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "ddde3b00",
   "metadata": {},
   "outputs": [
    {
     "ename": "TypeError",
     "evalue": "'NoneType' object is not callable",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-10-67b9420cef58>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m()\u001b[0m\n\u001b[1;32m----> 1\u001b[1;33m \u001b[0msoup\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mfindall\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;34m\"li\"\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;31mTypeError\u001b[0m: 'NoneType' object is not callable"
     ]
    }
   ],
   "source": [
    "soup.findall(\"li\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "202c6a0c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************************************************************\n"
     ]
    }
   ],
   "source": [
    "div_li_all = []\n",
    "for div in soup.li:\n",
    "    if len(div)>1:\n",
    "        div_li_all.append(li)\n",
    "    print(\"*\" * 100)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "2a388af3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[]"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "div_li_all"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 153,
   "id": "66d7d51e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n",
      "****************************************************\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "[[1,\n",
       "  '2023年4月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489246&idx=1&sn=4d92d12555e03f3dfb3d50ba15e51b52&chksm=4d9d081990c904c04e2fdf1994a1d1ec6ef73864abc8450436917b1af81437f06e115bb72410&scene=27#wechat_redirect',\n",
       "  '重磅新书上市，带你看看了不起的芯片！',\n",
       "  '千呼万唤始出来，我的第一本书《了不起的芯片》今天正式和大家见面啦!任何一本书的背后都有一段不为人知的曲折故事'],\n",
       " [2,\n",
       "  '2023年4月10日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489229&idx=1&sn=8e9bbd4f4147e864fc3a07722fa1ce16&chksm=69b9090b9cc504d3118a9d813fab6663286bc037d9ea0e8278120a8c0511dfe2e15746a0acc8&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【168】仿真时为什么顶层不例化',\n",
       "  '本文示例大家使用Verilog或者SystemVerilog进行编程时遇到的各种实例（隐式实例和显式实例）',\n",
       "  '原创'],\n",
       " [3,\n",
       "  '2023年4月9日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489218&idx=1&sn=b560f6c62e2a764d6a1831e85cee307e&chksm=e83808053c650cd47a053001129c61e39a692e6acaacd062b4fa838ff1e92123ad0678383cfb&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【167】SystemVerilog中调用方法时方法名后的括号到底要不要',\n",
       "  '\\u200b在编写设计验证环境时，经常会用到各种各样的方法，并且有的方法在定义时如果没有指定任何参数，在调用时经常会将方法名后的括号给省略了，而有的方法如果把括号省略了那么将会导致编译错误，本文将针对方法调用时方法名后的括号到底要不要进行示例说明。',\n",
       "  '原创'],\n",
       " [4,\n",
       "  '2023年4月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489197&idx=1&sn=c97c30745489e595a097e5ba7223cddc&chksm=ec3c583a98c10cbbe385dc1aa1a11a4dfb39fc555b80a112323759f99d1dfda44395a5a724e0&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【166】SystemVerilog中的ignore_bins和bin的default',\n",
       "  '本文将通过示例说明ignore_bins和仓的取值范围设为default之间的区别。',\n",
       "  '原创'],\n",
       " [5,\n",
       "  '2023年3月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489152&idx=1&sn=6dfe45b06de2feb640955d6f62e9ebf8&chksm=ed3d084790c90e94a73169ba67e293d23cd2cf6b16e618be33f26468cbefc21be35a6f8ea4d9&scene=27#wechat_redirect',\n",
       "  '【ICer相关的琐事】',\n",
       "  '记录分享些与ICer相关的一些身边事，轻松的工作',\n",
       "  '原创'],\n",
       " [6,\n",
       "  '2023年3月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489147&idx=1&sn=52f8f170f8adf59542efa2725d769d19&chksm=60b050e4346d0e6fada99fb0cd2a45394cfc466c5a35e55881fed37a6a393493c16d04dbe001&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【165】SystemVerilog中的关联数组那些事儿',\n",
       "  '在SystemVerilog中，我们知道可以使用动态数组实现数组元素个数的动态分配，即随用随分，其中元素在数',\n",
       "  '原创'],\n",
       " [7,\n",
       "  '2023年3月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489090&idx=1&sn=1b847143cb8706d5b41a6c1533f6937a&chksm=69b941ccb4ed0c545402e35febb6887346b818c0f888c81b9a3e313bb58fb2c64bb6c1c5a3ae&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【164】size()和$size到底用哪个',\n",
       "  '在使用SystemVerilog或者UVM进行编码的过程中，经常会用到数组（包括队列等），为了获取到数组中元素的个数，经常会用到“$size(数组名)”和“数组名.size”两种方式，这两种方式有什么样的区别呢？本文通过示例进行说明。',\n",
       "  '原创'],\n",
       " [8,\n",
       "  '2023年2月26日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489031&idx=1&sn=4c81fc723a002e5e8c17d23da944b3b2&chksm=fa3312bacd449bac0089528a3d2495075eb7fbb0e29e003960c5f970ec432cb4b3aa5da6b220&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【163】randc随机为什么随机值重复了',\n",
       "  '一般情况下，randc修饰的变量只能在一次仿真中具有“周期性”随机特性。然而在某些情况下我们发现randc变量在一次仿真中并没有周期性随机完所有可能值，随机值就已经出现了重复，这到底是为什么呢？是不是仿真器失踏咧？本文示例说明。',\n",
       "  '原创'],\n",
       " [9,\n",
       "  '2023年1月22日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247489017&idx=1&sn=c3262c151c826a792f97303bc6a13fcd&chksm=fa331144cd44985229e7ebb851912a59f5c46fe8afe3c78d1420f4b96e06150522cbdd815977&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【162】进程（线程）精细化控制中方法的使用',\n",
       "  '本文示例SystemVerilog中process中常用方法的使用。',\n",
       "  '原创'],\n",
       " [10,\n",
       "  '2023年1月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488967&idx=1&sn=4112189a36ff02448a60a23fb6d74f9c&chksm=fa33117acd44986c2c22ba492f1a51017535d61adc7e18c67ebb7e83cc7edc7ccf550fec16bd&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【161】soft约束居然也要disable',\n",
       "  '本文通过示例说明SystemVerilog中的软约束如何disable',\n",
       "  '原创'],\n",
       " [11,\n",
       "  '2022年11月27日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488922&idx=1&sn=23ee5e4b1261ee4fb3c13ce104331c6a&chksm=fa331127cd449831197cfa86186b003c81423ae2e5b7e421c0210461067c2fe2b6c6dc905711&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【160】SystemVerilog中ifndef如何避免重复编译',\n",
       "  '`ifndef是SystemVerilog/Verilog中的一种条件编译命令，可以认为其是\"if not\\n                        defined\"的缩写，他们主要用来根据其后的宏是否存在于当前编译空间从而进行分支选择，本文示例ifndef几种常见用法。',\n",
       "  '原创'],\n",
       " [12,\n",
       "  '2022年11月26日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488879&idx=1&sn=d23e131d0a91e8ea7195cc51484f6de2&chksm=fa3311d2cd4498c42ab8c72e1e048d0e5947be8ae10f83fc613c66768cac7d08b2430f883b1d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【159】SystemVerilog/Verilog中的各种延迟模型之模块路径延迟',\n",
       "  'SystemVerilog/Verilog中提供了两种类型的延迟用以模拟信号经过模型时的传输延迟,这两种延迟分别是：分布延迟(Distributed Delay)和模块路径延迟(Module\\n                        Path Delay).本文进行示例说明.',\n",
       "  '原创'],\n",
       " [13,\n",
       "  '2022年11月25日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488830&idx=1&sn=b62a48f556c1a6e70efeb634e27773bb&chksm=fa331183cd449895fa7085a463cfcac62c575b515bee072213e1e8f71b63a94c49d5591151fa&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【159】SystemVerilog/Verilog中的各种延迟模型之分布延迟',\n",
       "  'SystemVerilog/Verilog中提供了两种类型的延迟用以模拟信号经过模型时的传输延迟,这两种延迟分别是：分布延迟(Distributed Delay)和模块路径延迟(Module\\n                        Path Delay).本文进行示例说明.',\n",
       "  '原创'],\n",
       " [14,\n",
       "  '2022年11月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488788&idx=1&sn=1141374fb7bc2b7d4777f5f9c16cf04a&chksm=fa3311a9cd4498bf51208fcf532aba90736d2124466016670bb09a84417727d23a4b6d9bd413&scene=27#wechat_redirect',\n",
       "  '硅芯思见：凭啥他那的工资比我高？',\n",
       "  '对于广大的求职朋友来说，大家又不是搞慈善，薪酬肯定会很关心的，但是高薪酬不是给每个人的，因为都高相当于没高，',\n",
       "  '原创'],\n",
       " [15,\n",
       "  '2022年11月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488784&idx=1&sn=afaf196264e4a630769753d26db8e8d6&chksm=fa3311adcd4498bb28a67e8557b581f0eb9e5bc3488061929f84a529e9f5a827fbfdcb8a1f14&scene=27#wechat_redirect',\n",
       "  '硅芯思见：面试失利，如何重新做人',\n",
       "  '可能有朋友在面试的过程中感觉屡战屡败，极大地打击了大家的自信心，可能有些人都会对自己产生怀疑或者自闭，其实没',\n",
       "  '原创'],\n",
       " [16,\n",
       "  '2022年11月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488780&idx=1&sn=d5ae14bd6b35fbc03ea27f2877c2d7cb&chksm=fa3311b1cd4498a73ccdec30a946829238189d3847ec4cec842eb5913fc6436e83349be909d3&scene=27#wechat_redirect',\n",
       "  '硅芯思见：面试感觉良好，但是谁动了我的offer',\n",
       "  '有些朋友，可能面试过后感觉良好，觉得跟面试官聊的标签不错，整个过程你个人觉得彼此的感觉应该都很满意，结果等了N长时间offer不知道去哪里了',\n",
       "  '原创'],\n",
       " [17,\n",
       "  '2022年11月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488776&idx=1&sn=c4cd398d1f88d7c2f621843e4d4d5897&chksm=fa3311b5cd4498a38730aa62c6abb8459d608160b7196e5227be78f2426bdf58b3e9362e0198&scene=27#wechat_redirect',\n",
       "  '硅芯思见：满手offer，是选择大厂还是小厂',\n",
       "  '不管是社招还是校招，总有些牛人能够offer拿的手疼，有大厂的也有小公司的，乱花渐欲迷人眼，多的都快分不清谁',\n",
       "  '原创'],\n",
       " [18,\n",
       "  '2022年11月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488771&idx=1&sn=657d5a4e0ded805d3438fcfc4ea355cf&chksm=fa3311becd4498a83c194be5447bfe953f3d2de7e036df826332a45ca7ba3c7d97093cb4de0d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【158】SystemVerilog中的$timeformat是干啥的',\n",
       "  '本文示例$timeformat其中的各参数是干什么的，以及该任务如何使用',\n",
       "  '原创'],\n",
       " [19,\n",
       "  '2022年10月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488725&idx=1&sn=769fb1d91a22c1e4b4d1062997e4abf7&chksm=fa331068cd44997e2b28cd187c19e15d71c27dd6e16af61581d6a668189f570c5b1781c005e3&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【157】SystemVerilog中的time、time的一些事儿',\n",
       "  '本文示例SystemVerilog中$time\\\\$stime\\\\$realtime使用上的差异，以及他们与仿真时间之间的关系',\n",
       "  '原创'],\n",
       " [20,\n",
       "  '2022年10月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488712&idx=1&sn=ed2ef1954caeefe9e22ba13d8fef280d&chksm=fa331075cd449963a97e216a71d0f3f3bddc00a8e5f60d68d42562ae7af15811146721c4ce1b&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【156】SystemVerilog中的final是怎么结束的',\n",
       "  '\\u200b在进行建模的时候，用户经常会用的initial和always去实现各种仿真设计行为，除此之外，其实还有一个类似的结构也经常会用在仿真设计中，常用来进行仿真结束的收尾工作，这个结构就是final，本文通过示例说明final如何使用。',\n",
       "  '原创'],\n",
       " [21,\n",
       "  '2022年10月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488667&idx=1&sn=1b55e70ddd20cc09ceec0385c82a54be&chksm=fa331026cd449930cc45f19d8894bc4e9abf8e86b593a24da82d2a17041c1a45eb51d738bcf6&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【155】SystemVerilog中的一些stream operator（>>, <<）的流操作',\n",
       "  '本文示例了SystemVerilog中的流操作的一些应用',\n",
       "  '原创'],\n",
       " [22,\n",
       "  '2022年10月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488651&idx=1&sn=19855528025f2cb4f371c93906300b2b&chksm=fa331036cd449920f24584017e32b7d8c088b50dce083fee24b897c3b66ed0a5dfbeb13ddef1&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【154】SystemVerilog中的流操作（>>, <<）流向何处',\n",
       "  '本文通过示例展示SystemVerilog中流操作符如何“流”',\n",
       "  '原创'],\n",
       " [23,\n",
       "  '2022年10月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488595&idx=1&sn=2a79cbe8a1859bf75cde685cc3d0f86a&chksm=fa3310eecd4499f853f398e6633f15f2a2449ec9e6ccfb319660983f00b2cc2e406c3f2c88c5&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【153】SystemVerilog和Verilog中文件操作的MCD',\n",
       "  '本文通过示例分享如何通过mutil-channel-descriptor实现对于多个稳当的写入操作',\n",
       "  '原创'],\n",
       " [24,\n",
       "  '2022年9月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488550&idx=1&sn=475261c72ba4ed7b1a6cc671b7100846&chksm=fa33109bcd44998dd96778628cc925095bbccfca676a4a372728979d4d5586ff9d1bb18657e0&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【152】SystemVerilog中的类型转换有哪些',\n",
       "  '通过示例说明SystemVerilog中的数据类型转换有哪些',\n",
       "  '原创'],\n",
       " [25,\n",
       "  '2022年8月31日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488493&idx=1&sn=539d56589384a0188838032901894295&chksm=fa331750cd449e4631e22955688bca237b5966569e785255f0ef72119f57afae88655265b8e2&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【149】assert成功失败后的分号到底要不要',\n",
       "  '在SystemVerilog中，经常会在对数据进行随机化时用到断言，用以判断随机是否成功，在使用过程中经常会遇到断言后的语句有时候有分号分割，有时候没有，那么到底什么时候有什么时候没有呢？本文将以即时断言为例，说明断言的那些分号的存亡。',\n",
       "  '原创'],\n",
       " [26,\n",
       "  '2022年8月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488424&idx=1&sn=a0e1979038413c1baf8b10962e0cd262&chksm=fa331715cd449e0345f88e90a23c978753bc27e004bfd64cbd3c03b8e03c07b383656fe31d2f&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【151】SystemVerilog中枚举类型的一些“不正经”用法',\n",
       "  '本文示例SystemVerilog中enum的一些“不正经”用法，并给出一些个人想法。',\n",
       "  '原创'],\n",
       " [27,\n",
       "  '2022年8月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488347&idx=1&sn=5879c46bf4c11a103d3fb6e76ace32d8&chksm=fa3317e6cd449ef086860f83f2e1f77490b72907062ecf9b8d47be8e69eeb8aa72a72002787b&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【150】关于SystemVerilog中枚举类型中枚举值列表的一些事儿',\n",
       "  '本文示例枚举类型中枚举值列表使用时的一些注意事项',\n",
       "  '原创'],\n",
       " [28,\n",
       "  '2022年7月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488254&idx=1&sn=cad2c119b3aac3432b02afc299a819d1&chksm=fa331643cd449f55c80da839fc4aac0cb1179deb115178a97527db71107b944e1a14225ede7a&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【148】SystemVerilog中的静态约束',\n",
       "  '在SystemVerilog中的static约束机制，实现了约束块的共享控制。本文将通过示例说明static约束块如何\\u200b实现一个对象对多个对象的约束块的统一控制',\n",
       "  '原创'],\n",
       " [29,\n",
       "  '2022年7月10日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488181&idx=1&sn=efef2fbab3fc44981778153dbaa9c33c&chksm=fa331608cd449f1e38e3236a3f5e13ff584e86794f524ffa29bfaed1f6903523ae1150d7ffee&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【147】“软约束”到底有多“软”',\n",
       "  '本文示例了在SystemVerilog中，soft约束如何使用及soft约束优先级',\n",
       "  '原创'],\n",
       " [30,\n",
       "  '2022年7月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488088&idx=1&sn=589c4ad26be72b6dd1d0ea877fdca07f&chksm=fa3316e5cd449ff3788b49ba38d72c6ae25966457fc84fcd0f3126973e669046741e3c726812&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【146】m_sequencer和p_sequencer到底谁大',\n",
       "  '本文通过示例说明UVM中m_sequencer和p_sequencer之间的关系',\n",
       "  '原创'],\n",
       " [31,\n",
       "  '2022年6月26日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488074&idx=1&sn=f100cc5d532e6aebf0a15567e88af04a&chksm=fa3316f7cd449fe1805180be0196f6e3ccb94d47301fabb3e21109cad8f35acb101b9a015ecd&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【145】问芯吾跬（IC设计验证常见问题汇总三）',\n",
       "  '本文分享整理的一些IC设计验证的一些常见问题，希望对于需要的朋友有用，后续还会更新。',\n",
       "  '原创'],\n",
       " [32,\n",
       "  '2022年6月25日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247488006&idx=1&sn=74e6e500352c1f1444d2edc5b07c4400&chksm=fa3316bbcd449fad1f08b4298f8a47ff32099b8794108087b597f21aa8ef9c9e8c3410f07833&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【144】IC验证应读书推荐',\n",
       "  '本文主要是跟大家分享一些在IC验证学习过程中的一些性价比极高的不错的书籍,通过这些书的学习，你的IC验证学习之路一定会很丰富！本文只是从一个过来人的角度给大家介绍一些好书。',\n",
       "  '原创'],\n",
       " [33,\n",
       "  '2022年6月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487917&idx=1&sn=3d794f7676ba3cdd35f3bd7740a35269&chksm=fa331510cd449c06f4e7ec2d51781e4d1c2e5a198f3e06967df0eaca175006293252ee2f7173&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【143】问芯吾跬（IC设计验证常见问题汇总二）',\n",
       "  '【丑话在前】本文分享整理的一些IC设计验证的一些常见问题，希望对于需要的朋友有用，后续还会更新。',\n",
       "  '原创'],\n",
       " [34,\n",
       "  '2022年6月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487849&idx=1&sn=5dfc11ecb5c601b34345333eb17c7a5b&chksm=fa3315d4cd449cc2e666b3bbe75402ca5276bd4028e28ab42aa276b7f23b7c39c1637f80315c&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【142】问芯吾跬（IC设计验证常见问题汇总一）',\n",
       "  '本文分享整理的一些IC设计验证的一些常见问题，希望对于需要的朋友有用，当然也希望有识之士可以留言分享对于其中问题的见解，为其他入门阅读本文的朋友广开思路，教学相长，互相学习。',\n",
       "  '原创'],\n",
       " [35,\n",
       "  '2022年5月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487780&idx=1&sn=e33264e214638401f44e7551c7047cd6&chksm=fa331599cd449c8f03e53c7420d497bc0d58426020b298d24df520834d62af311ab54f79639e&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【141】for循环和fork...join_none联合挖的坑',\n",
       "  '本文示例说明for循环和fork...join_none联合挖的坑，最后给出使用建议',\n",
       "  '原创'],\n",
       " [36,\n",
       "  '2022年5月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487728&idx=1&sn=c6e1d936b1bbeea83feaea9fc70758b4&chksm=fa33144dcd449d5ba47d1efff2a83d820eb2e0037b73899dcb569d46923afcfa2226c9e39221&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【140】covergroup中的weight如何有效影响覆盖率',\n",
       "  '本文通过示例，说明type_optin和option如何影响covergroup中覆盖率的变化。',\n",
       "  '原创'],\n",
       " [37,\n",
       "  '2022年5月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487681&idx=1&sn=06ae557cf0e6007f9d97d2313f336070&chksm=fa33147ccd449d6a39275692c6e26363e1d9064c1705a24b0136e7e6ad7f9683d6e7c57f97c2&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【139】你知道get_coverage和get_inst_coverage得到的都是什么覆盖率吗',\n",
       "  '本文示例说明$get_coverage、get_inst_coverage和get_coverage到底得到的是什么覆盖率。',\n",
       "  '原创'],\n",
       " [38,\n",
       "  '2022年5月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487624&idx=1&sn=bcc023ef1d3324a74bff5a14b4a39560&chksm=fa331435cd449d23bd2bc7f597a6c2c639f749e07c3dcad8d6de84f2f009e3bd7c795ededb3c&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【138】SystemVerilog类中的静态方法和属性',\n",
       "  '本文示例说明SystemVerilog类中的静态方法和静态属性，并且通过示例与静态生命周期和动态生命周期进行了区分说明。',\n",
       "  '原创'],\n",
       " [39,\n",
       "  '2022年4月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487571&idx=1&sn=7760f098f3ad33ee6391e07fb31b682d&chksm=fa3314eecd449df8037380f16a278f4ebe3471cc3695b9e699b591e36946e1abd9067fd9fc4f&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【137】SystemVerilog中的生命周期lifetime',\n",
       "  '本文示例说明在SystemVerilog中静态生命周期和动态声明周期到底是怎么回事',\n",
       "  '原创'],\n",
       " [40,\n",
       "  '2022年4月20日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487511&idx=1&sn=7cb4cd7c13cd5ea2e84f1f84310c30b1&chksm=fa3314aacd449dbcafd97cc9a49a8bfbc4a8fd064e5f26810d1c094aaaa32288101cb518f6e1&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【136】SystemVerilog中unpacked数组的assignment pattern',\n",
       "  '根据绿皮书《SystemVerilog For Verification 2nd》中的一个小错误，示例unpacked数组常用的赋值方式。',\n",
       "  '原创'],\n",
       " [41,\n",
       "  '2022年4月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487450&idx=1&sn=a9090e496b87ceb6ab0d5d9b904c0622&chksm=fa330b67cd4482719296c5956e2c0b538f00d3f8ecb370f482ebf1a48ba2e1905a0b1e7f35e6&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【135】SystemVerilog中program提前结束仿真',\n",
       "  '本文示例SystemVerilog中program使用时如何可提前结束仿真',\n",
       "  '原创'],\n",
       " [42,\n",
       "  '2022年4月15日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487405&idx=1&sn=d7823bad0cacc9bb79b3d219daf427a8&chksm=fa330b10cd44820617b2c9ad0b9dce7acbe2b24703bc97d9921e836455e7494170d4c0f7d6a7&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 23',\n",
       "  ''],\n",
       " [43,\n",
       "  '2022年4月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487398&idx=1&sn=7925722d269c172fdfebf69ffe8b03f9&chksm=fa330b1bcd44820dbf616f61c174b8d27f8884a674813b15c4ccf6ccc4baa8f90edb531dc9b8&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 22',\n",
       "  ''],\n",
       " [44,\n",
       "  '2022年4月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487391&idx=1&sn=2c84830ef90f7e2477f72a66737a3507&chksm=fa330b22cd448234698f985c49ffb995a6d37a33fe1fa278ece00bef9ea6ed1176cd14e2ade7&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 21 Part2',\n",
       "  ''],\n",
       " [45,\n",
       "  '2022年4月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487384&idx=1&sn=fea0472c67dec61a53356ffe17696570&chksm=fa330b25cd448233560068b6fb8c6609fe98e8d386b755c92018f79b431bfe2aee1226be8cbb&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 21 Part 1',\n",
       "  ''],\n",
       " [46,\n",
       "  '2022年4月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487377&idx=1&sn=92c55f9f78660bb851653035d49eedb2&chksm=fa330b2ccd44823aa928769b9e4316a8e275f40c73279737ce3f984bad32e8d2782961382147&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 20',\n",
       "  ''],\n",
       " [47,\n",
       "  '2022年4月6日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487370&idx=1&sn=f449e890f7c76314ea105219f4818ee2&chksm=fa330b37cd448221f98c2edc079379fff6a3e5fa228c5584c087b11860443c504fd9ee58eee9&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 19',\n",
       "  ''],\n",
       " [48,\n",
       "  '2022年4月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487363&idx=1&sn=7de3bf2ef465149c3e3d3f1301dd36dc&chksm=fa330b3ecd448228408f89e5e9dad07652ebb5fd868437d5cee67196659015642ccadd0e6717&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【134】SystemVerilog类中方法定义在类外的那些事儿',\n",
       "  '在SystemVerilog中类的方法都可以定义于类内，也可以定义于类外。一般将比较复杂的方法的实现放在类外，这样可以增加代码的可读性，而比较简单的方法在类内实现。如果什么方法的定义都放于类内部的话，那么查找一个方法将会比较麻烦。',\n",
       "  '原创'],\n",
       " [49,\n",
       "  '2022年4月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487311&idx=1&sn=3f7b2ff8e2365733bd91edaa2a42bfaa&chksm=fa330bf2cd4482e4fc09f9dc1e16b55807a1bd1a15a24d8f57494d40be021be4a78ee434bd73&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 18',\n",
       "  ''],\n",
       " [50,\n",
       "  '2022年4月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487304&idx=1&sn=15e6dc7e54a09694998c9ee5c3a10881&chksm=fa330bf5cd4482e3e86b2533ff249b27879822d56f0b21f63e9a185cbd0f39299c3537bb428f&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 17',\n",
       "  ''],\n",
       " [51,\n",
       "  '2022年3月31日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487297&idx=1&sn=d14148175d910ac5a90cb0e94bc0e186&chksm=fa330bfccd4482ead5152743fed2eaee27695f06e7b3a996cc73f05bf8abd19e96685ce4f89f&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 16',\n",
       "  ''],\n",
       " [52,\n",
       "  '2022年3月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487290&idx=1&sn=dc4b96e91d709e373f4336773d3ba23a&chksm=fa330b87cd44829105ee7ababefec4a3f9c27e6d104b44704c9434f368e593e96f65d6fe6608&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 15',\n",
       "  ''],\n",
       " [53,\n",
       "  '2022年3月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487283&idx=1&sn=e449a7aaca8b4ff6a3b1bec15efe0864&chksm=fa330b8ecd448298a259bfd38c0d085dcbc5e3ede8350b1e45a3c84f5d605f704167c5622906&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 13',\n",
       "  ''],\n",
       " [54,\n",
       "  '2022年3月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487276&idx=1&sn=24effd5cf13bd406d4a85f65d0f46c10&chksm=fa330b91cd448287b633672e13303411dd6ebc04d4bd34fbca997b88a1af3ff28271fc9f953a&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 12',\n",
       "  ''],\n",
       " [55,\n",
       "  '2022年3月26日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487269&idx=1&sn=d4e5373a3f67aa0ba1b635fcaa614ee5&chksm=fa330b98cd44828e5cd2e904fad8c8c808845868fee84f471dd3fb8fd98efd1f580941258b2d&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 10',\n",
       "  ''],\n",
       " [56,\n",
       "  '2022年3月25日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487262&idx=1&sn=3b88f250a99e610040adcc5254e2134e&chksm=fa330ba3cd4482b5732a594d30fca2daa56a0f4b34c5204d70b7ff0e885d6f1a76346ad96efc&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 9',\n",
       "  ''],\n",
       " [57,\n",
       "  '2022年3月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487255&idx=1&sn=8fed13677162784d65170ea43f8cd667&chksm=fa330baacd4482bc8a26d7e31b1b723b141e4b96fcd881f07fd455a3b6a4d8dbac74a3764f60&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter8',\n",
       "  ''],\n",
       " [58,\n",
       "  '2022年3月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487248&idx=1&sn=8427f8971e8a0af96743f81d16f18a7a&chksm=fa330badcd4482bbca6bd3be4f3e19636693d8d22c1582438361e58742b659dc5f5b0d7a47f8&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter7',\n",
       "  ''],\n",
       " [59,\n",
       "  '2022年3月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487227&idx=1&sn=2774b6e0af69e66b55b21e39e5652e5e&chksm=fa330a46cd448350b0bf1dfbc36df9baabb116155c94835da8c8b4561066f8649bdad09dadef&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter5',\n",
       "  ''],\n",
       " [60,\n",
       "  '2022年3月20日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487220&idx=1&sn=443c4c96459d5b1fda2090cbff2ab97f&chksm=fa330a49cd44835f7f074ad005ccf735ac61a02b3511357808e007cb94cd13363ee9a7918cbb&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【133】SystemVerilog中的packedarray和unpacked array',\n",
       "  '本文通过存储方式的不同介绍了packed array和unpacked array的异同',\n",
       "  '原创'],\n",
       " [61,\n",
       "  '2022年3月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487148&idx=1&sn=9c8282b5e0979a06250ef4921aa4e395&chksm=fa330a11cd44830724aa7645322102b2030fe399e4e1f6d73af303511d47e71d83c5a4d0fccd&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 3',\n",
       "  ''],\n",
       " [62,\n",
       "  '2022年3月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487141&idx=1&sn=2b873f2fa2cc29bfa58767b5a02efff4&chksm=fa330a18cd44830e8892f982ab2904e69f6d7c9b74772783d60212dea1d79c68ff49614abe99&scene=27#wechat_redirect',\n",
       "  'UVM Primer Chapter 2',\n",
       "  ''],\n",
       " [63,\n",
       "  '2022年3月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487133&idx=1&sn=a67b9f2014f87ab7da584d229a3aa503&chksm=fa330a20cd44833676fbc371f05875c8e8132eefb0bafcc554d08b04735fe0c82ec4fda36fc4&scene=27#wechat_redirect',\n",
       "  'UVMPrimier Chapter 1',\n",
       "  ''],\n",
       " [64,\n",
       "  '2022年3月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487127&idx=1&sn=e8b0bf3fcb57a7c9b3cd57640223964d&chksm=fa330a2acd44833c83ad705b77c7a4ea0f34ae728e0e697fa24487d7533982c63465429e690b&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【132】SystemVerilog中相互“嵌套”的队列和动态数组',\n",
       "  '本文通过示例介绍如何实现队列和数组之间的相互“嵌套”。',\n",
       "  '原创'],\n",
       " [65,\n",
       "  '2022年3月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487085&idx=1&sn=ef35a6f463a9220fe10ae79c55477952&chksm=fa330ad0cd4483c6a121aa2fd47826baa1455114119bf895b0fef3fdb75bea0dca08e2994ff4&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【131】SystemVerilog中格式化输出域宽（field width）如何设置',\n",
       "  'SystemVerilog和Verilog中格式化输出时域宽值如何设置，示例说明。',\n",
       "  '原创'],\n",
       " [66,\n",
       "  '2022年2月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487036&idx=1&sn=2f8bcb24b1710948e0b2ef2b3a08feff&chksm=fa330a81cd44839777dee2ee7f478d241072f436456515da182f8b0d8b8c4508cec7e49e1a13&scene=27#wechat_redirect',\n",
       "  '【硅芯思见】：来自IC届的奥运祝福',\n",
       "  'python BING_DWEN_DWENHUO_RONG_RONG'],\n",
       " [67,\n",
       "  '2022年2月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487034&idx=1&sn=d3a7a3c11023f589af612f4e3568ff42&chksm=fa330a87cd448391034d6305f2642b3c7a1c25476a60a2b6120d06175b3a421cdf31d7c06e30&scene=27#wechat_redirect',\n",
       "  'bingdwendwen',\n",
       "  '',\n",
       "  '原创'],\n",
       " [68,\n",
       "  '2022年1月15日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247487022&idx=1&sn=775616c4b709fc57f01c300ddeb6ea05&chksm=fa330a93cd448385cb075539dbbda489e970e5bb271bb051e4303509a69fbe7b758111fd03e5&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【130】SystemVerilog中队列的越界访问',\n",
       "  'SystemVerilog中队列越界进行读写访问是常见的异常情况进行示例说明，并对相关用法进行总结',\n",
       "  '原创'],\n",
       " [69,\n",
       "  '2022年1月10日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486965&idx=1&sn=1ff394b965792c76d1184db00dc33dba&chksm=fa330948cd44805e242ad927d58bc6e63b38b45866a40a3b159a3c3d1eb7765a2cc814711cfa&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【129】SystemVerilog中有界无界的队列',\n",
       "  '本文示例了SystemVerilog中的有界队列和无界队列的差异，以及队列操作的常用方法。',\n",
       "  '原创'],\n",
       " [70,\n",
       "  '2022年1月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486915&idx=1&sn=66148c6b81c6a2c87e4f62c6a24b548d&chksm=fa33097ecd4480685c61e995569d5939111a468299decef6f46f8368e5039b7d96e466de8ff6&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【128】动态数组的创建不一定非要new[]',\n",
       "  '本文通过示例说明了几种动态数组创建的方式，以及动态数组常用的一些方法的使用和注意事项。',\n",
       "  '原创'],\n",
       " [71,\n",
       "  '2021年12月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486865&idx=1&sn=05ba702b7fc500297009edd761181dd0&chksm=fa33092ccd44803ac7ce6142e1d44dab0bc1a3f9fb612df43d6dd906858b186d860c2b900b0c&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【127】semaphore原来还有这一面',\n",
       "  '本文示例SystemVerilog中semaphore一些特殊的用法，例如get方法直接退出并未阻塞等。',\n",
       "  '原创'],\n",
       " [72,\n",
       "  '2021年12月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486806&idx=1&sn=24e4ed216d30cc55262c7ead027ae27c&chksm=fa3309ebcd4480fd08d08783aed6acbd6727777f7b21a0ea046d4015c8897e24a59481c1cb75&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【126】setup和hold violation原来是这么回事儿',\n",
       "  '一切都会过去，雨过天晴，赳赳老秦，从不认怂！',\n",
       "  '原创'],\n",
       " [73,\n",
       "  '2021年12月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486763&idx=1&sn=2dbfdf410cad059ebabbc09a37ef78df&chksm=fa330996cd4480804b52e10b4ea4334754028909c688d3b649c06de0024d3e3b5aff2564dca9&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【125】clocking block中的输入偏差和输出偏差',\n",
       "  '本文示例SystemVerilog中时钟块（clocking block）机制如何设置输入偏差和输出偏差，从而实现对于特定时刻信号的采样和驱动。',\n",
       "  '原创'],\n",
       " [74,\n",
       "  '2021年12月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486712&idx=1&sn=616fbcbcc12a9769829c99674af6d4d1&chksm=fa330845cd4481530b2a45472f4857c007f0c589ef5c5992a9df155720bd788bfbfb3cd2bb58&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【122】SystemVerilog和Verilog中的表达式位宽',\n",
       "  '本文示例说明了self-determined和context-determined表达式位宽如何进行确定和注意事项，希望对需要的朋友有帮助。',\n",
       "  '原创'],\n",
       " [75,\n",
       "  '2021年11月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486654&idx=1&sn=049fcd231530fb47ed368894923855ed&chksm=fa330803cd448115394ad1bb9c6112b2667f9b93db34ae3508953bd11a6523549a3b217c6c97&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【123】SystemVerilog中这个this到底怎么回事',\n",
       "  '本文通过示例，说明SystemVerilog中this指针的用处和注意事项。',\n",
       "  '原创'],\n",
       " [76,\n",
       "  '2021年11月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486610&idx=1&sn=3dc16917bc4091104406ecd31a2d02e2&chksm=fa33082fcd448139611c4c4dde94ea15a0dde306e591ff92a607ec11305975f7ffac4da0507f&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【124】SystemVerilog中超级英雄super',\n",
       "  '本文主要示例SystemVerilog中关键字super使用方法。',\n",
       "  '原创'],\n",
       " [77,\n",
       "  '2021年11月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486598&idx=1&sn=b8c181fd1ab015687ecde595c085758d&chksm=fa33083bcd44812dcc2eef1eccfb507deeb2909e557328202bbcca3ee684aaf382c7f7f9b3c2&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【120】SystemVerilog中传说的DPI',\n",
       "  '本文主要示例说明SystemVerilog和C之间交互，以及import和export使用步骤。',\n",
       "  '原创'],\n",
       " [78,\n",
       "  '2021年10月31日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486547&idx=1&sn=218dc3dd8480a7dcdc59717f8bf3f6b5&chksm=fa3308eecd4481f8a7b24e578cefb44bcae8bb1d6b59b13f1e606efb6a87a45ad430067d4768&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【121】SystemVerilog中变质了的连续赋值语句',\n",
       "  '在SystemVerilog中连续赋值语句的LHS信号，不再强制要求是线网，可以是变量，但是使用时还是需要注意，本文示例使用注意事项和对Verilog的扩展。',\n",
       "  '原创'],\n",
       " [79,\n",
       "  '2021年10月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486495&idx=1&sn=6d0512e41bab3b5f30cc001ab60c6f20&chksm=fa3308a2cd4481b489aa6a56cf013dfd8ce37e1f949d5f319457198f3e2d51979360a548ad2d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【119】SystemVerilog中的typedef前置声明方式',\n",
       "  'SystemVerilog中通过typedef前置类型声明的使用方式示例。',\n",
       "  '原创'],\n",
       " [80,\n",
       "  '2021年9月25日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486447&idx=1&sn=f73fe2d5e3a003acd35fbdd83a7c0742&chksm=fa330f52cd4486444dcec5d18a2c174a79e4589882fe2aa73d78b87109f8c5a0339e3fddee0f&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【117】case家的unique和priority',\n",
       "  '本文示例SystemVerilog中的unique、unique0和priority的使用。',\n",
       "  '原创'],\n",
       " [81,\n",
       "  '2021年9月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486426&idx=1&sn=0937c3a66ee40e4a4a8ce76bf7669945&chksm=fa330f67cd44867179984ec7a320b5ce4be5af3e887ba73e0811f81d116b02445d035df40d45&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【118】SystemVerilog没有那么多的OVER---overwrite_override_overload',\n",
       "  'OOP中的overload-override-overwrite在SystemVerilog中不能随便over。本文示例说明三者之间在SystemVerilog中的存在性和异同。',\n",
       "  '原创'],\n",
       " [82,\n",
       "  '2021年9月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486381&idx=1&sn=8c775fbe252e258bc874f7591336cabb&chksm=fa330f10cd4486067c59495055181b24cceea84b1656336fb4df320d357f8c7e8feb0522f1ff&scene=27#wechat_redirect',\n",
       "  '铭记历史',\n",
       "  ''],\n",
       " [83,\n",
       "  '2021年9月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486379&idx=1&sn=a79380b6e4908b0081957450fd82015b&chksm=fa330f16cd448600c82944b7c36b35b573a58477f7133fb4d0e85a32b06501d1e6e1bc192517&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【81】SVA中的$rose和$fell',\n",
       "  'SVA中$rose\\\\$fell\\\\$stable\\\\$changed\\\\$past的示例用法和注意事项',\n",
       "  '原创'],\n",
       " [84,\n",
       "  '2021年8月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486314&idx=1&sn=e760f11d3e247fba4f1a57fc77e867fd&chksm=fa330fd7cd4486c1850fe105ce2c61a03c24da90a6e11f47308ff6e5596dd89d66883fc1cd3d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【116】systemVerilog中的event到底怎么回事儿',\n",
       "  '本文示例Verilog和SystemVerilog中的event、->\\\\->>、@和wait使用方法和注意事项。',\n",
       "  '原创'],\n",
       " [85,\n",
       "  '2021年8月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486255&idx=1&sn=784e21daa42c5c95e2905410e5b78c3c&chksm=fa330f92cd448684a7815b16d4eed6f36e650a69085356c4b7aaf1323ba894bdc54d888fc391&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【115】SystemVerilog中ref不是想用就能用',\n",
       "  '本文将示例SystemVerilog中ref几种常用用法和注意事项。',\n",
       "  '原创'],\n",
       " [86,\n",
       "  '2021年8月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486206&idx=1&sn=f078a486ed38116552f46777b1ce95fb&chksm=fa330e43cd44875565c84b390be668cbac3efe473e0af94814238a0c198c30db2fdeaa63a722&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【114】SystemVerilog中的callback机制',\n",
       "  '本文示例探讨了SystemVerilog中的callback机制，该机制与UVM中实现的callback机制类似。',\n",
       "  '原创'],\n",
       " [87,\n",
       "  '2021年8月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486152&idx=1&sn=1ed1d3f715920eb258755c89ffffab98&chksm=fa330e75cd44876377c259901db5563fcb703244307b5404663f23ff2627894b102d94be2b8d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【113】SystemVerilog中不同句柄之间的动态类型转换',\n",
       "  '本文通过示例说明SystemVerilog中父类句柄和子类句柄之间的相互转换，同时说明了$cast的两种使用方式。',\n",
       "  '原创'],\n",
       " [88,\n",
       "  '2021年8月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486065&idx=1&sn=88a9cae63a7c8692ee83782b14a36b95&chksm=fa330ecccd4487dad6fd995f0349c91338946e4946fa6d47760e6c074cb56f646b4bbf58e795&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【112】Moore和Mealy状态机',\n",
       "  '本文示例详述了Moore和Mealy状态机的异同，同时对两者的具体使用给出了一定的建议。',\n",
       "  '原创'],\n",
       " [89,\n",
       "  '2021年8月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247486024&idx=1&sn=477b7d6ae04533353577d9562b990ca9&chksm=fa330ef5cd4487e38e20106bda3f18ca00addc055feac3d7751f9e778ac0c9fb89af5518c348&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【111】局部变量声明不能太随意',\n",
       "  '在使用Verilog和SystemVerilog进行编程时，经常需要过程语句中临时使用一些变量，但往往按照声明后使用的方式进行仿真的时候仿真器会报错，那这是为什么呢？本文将示例说明过程性语句中的变量应该进行声明。',\n",
       "  '原创'],\n",
       " [90,\n",
       "  '2021年8月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485986&idx=1&sn=987ef621758592cc206d93ed49217798&chksm=fa330e9fcd448789bdd39e529824cdc6ac8840c25965669ed2068f7bc66b84183157b9f67faa&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【110】条件运算符的真假',\n",
       "  '在进行Verilog进行编码的时候经常要用到三目条件运算符，但是经常会有初学者在对条件运算符中的条件表达式进行编写时采用了标识符本身作为判断，导致输出结果与期望不一致。本文将通过示例一种典型的条件运算符使用错误的问题',\n",
       "  '原创'],\n",
       " [91,\n",
       "  '2021年8月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485946&idx=1&sn=41b6c2ec0116425b21c473d4d0b6de2b&chksm=fa330d47cd44845135b8eda0390a7098de37a85e2c9b1e8eaf7aa82a956d6ef90097dfabd6b6&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【80】casez和casex谁是谁',\n",
       "  '本文示例Verilog和SystemVerilog建模过程中常用到的case家族三兄弟：case、casez、casex。',\n",
       "  '原创'],\n",
       " [92,\n",
       "  '2021年7月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485841&idx=1&sn=2498e2de0ab469aff2069e8d82f8d41a&chksm=fa330d2ccd44843a05f74844f8ce51e59e4756e1def6751a832b3ec18272566e1d35c28c6396&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【109】如何通过-y和-v使用库文件',\n",
       "  '本文示例通过”-y”和”-v”具体如何使用库文件和库路径下的文件。',\n",
       "  '原创'],\n",
       " [93,\n",
       "  '2021年7月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485798&idx=1&sn=ce5bcfca245b33c4b9d29b32c07960c6&chksm=fa330ddbcd4484cd69706af61428ce355c9c8a0826795b73006a52a7c6ea71eda0ede733bd39&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【108】聊点$display的一点事情',\n",
       "  '在搭建仿真测试环境时，经常用$display显示一些信息用于辅助定位问题和调试，但是在具体是用$display时，经常会因为设置不当或者格式说明符使用不对，导致显示输出结果与期望不一致。为此，下面将示例说明$display的一些使用方法。',\n",
       "  '原创'],\n",
       " [94,\n",
       "  '2021年6月27日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485787&idx=1&sn=80a64e9cffde9d906203991310c55d9e&chksm=fa330de6cd4484f034f59cf30b3078e20b6fa326bf237e1765522effe81d06cab758e0008f74&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【107】SystemVerilog中的多态和虚方法',\n",
       "  '封装可以隐藏实现细节，使代码模块化，继承可以扩展已经存在的代码模块，目的都是为了代码重用。多态是为了实现接口的重用。本文示例SystemVerilog中的多态和virtual方法的使用注意事项。',\n",
       "  '原创'],\n",
       " [95,\n",
       "  '2021年4月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485741&idx=1&sn=a2363c8fbd5c2c0587eeab20a91e56eb&chksm=fa330d90cd448486ce8d2787851ae01b9a7c4e3bc27b735f334073e9a72eb4a9e954a9788b29&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【106】SystemVerilog中的浅复制（shallow copy）和深复制（deep copy）',\n",
       "  'SystemVerilog中的浅复制（shallow copy）和深复制（deep copy）示例异同点',\n",
       "  '原创'],\n",
       " [96,\n",
       "  '2021年1月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485695&idx=1&sn=58826a187015b4cdec9f8e2a2b0c3f50&chksm=fa330c42cd44855491a446f5fa1e80737d381992f18033affbc526b33ea3b70825546dadd595&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【105】后仿真中的notifier是奏啥滴！',\n",
       "  '在进行后仿真的时候，我们经常会发现有人在仿真命令中增加了“+no_notifier”，从而使输出不定态导致的功能异常出现的情况神奇的消失了。那么，到底是为什么会出现这种情况呢？本文将以示例说明notifier到底是干啥滴！',\n",
       "  '原创'],\n",
       " [97,\n",
       "  '2021年1月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485644&idx=1&sn=eede5714dfab3f830304314e39882bca&chksm=fa330c71cd448567dd196fe462f9ea11babd10298139be9d962b046f8068b86d5caa38d06d34&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【104】NCSIM、VCS和QuestaSim（ModelSim）后仿真如何屏蔽违例',\n",
       "  '在进行数字电路后仿真时，经常会遇到很多时序为例，通常这些违例都是由网表中大量的时序检查报出的。本文示例NCSIM、VCS和QuestaSim（ModelSim）后仿真如何屏蔽不关心的时序违例行为。',\n",
       "  '原创'],\n",
       " [98,\n",
       "  '2020年11月20日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485639&idx=1&sn=ff672f59a6f8bd6b56f3befd6450a839&chksm=fa330c7acd44856ca6fa07200a487eb6b5a689f110800079a5c7051da1aeab3c3b98c3a3e41b&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【103】timeunit_timeprecision和timescale混合使用听谁的',\n",
       "  '当设计中同时使用timeunit_timeprecision和timescale，那么设计中的延迟到底该听谁的？本文示例说明。',\n",
       "  '原创'],\n",
       " [99,\n",
       "  '2020年10月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485599&idx=1&sn=41f7640fc4df5e37119fa8253b919ba9&chksm=fa330c22cd44853437e8634a7fea3d8a938636a86419065c7de1f0a43fab158fa9384bbdb511&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【102】如何对特定fork有效实现disable fork---mask fork示例',\n",
       "  '本文通过正反示例，介绍一种通过“mask fork”实现对于指定fork的“disable fork”操作，从而有效防止“disable\\n                        fork”的误伤事件出现。',\n",
       "  '原创'],\n",
       " [100,\n",
       "  '2020年10月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485522&idx=1&sn=7ea1b40875056d29a827ec465e20ae4f&chksm=fa330cefcd4485f970a49fc688510ef60d6b882385f1f644c4a7e690c2f5e0b5170f1fafc190&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【101】如何例化传递interface数组',\n",
       "  '对于单个的interface可以使用uvm_config_db将interface快速的传递到dynamic世界中，但是当遇到需要连接多个相同的interface（即interface数组）到环境时应该如何实现呢？本文将示例说明如何解决。',\n",
       "  '原创'],\n",
       " [101,\n",
       "  '2020年9月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485479&idx=1&sn=5613572f50cf056daef85a316fd9ca92&chksm=fa330c9acd44858cbf289fd26e1b6fc90575c16787d72e512c2a58184935dc586b20c610c92a&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【100】python中的__name__和__main__',\n",
       "  '示例说明在学习python的过程中遇到的__name__和__main__是干什么的',\n",
       "  '原创'],\n",
       " [102,\n",
       "  '2020年8月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485437&idx=1&sn=d33de553bf9af0079f321ab3032e20cf&chksm=fa330340cd448a5602417d96104c7b8467bf823932eda7176204bc9a0c1889de92b30e5f1ac5&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【99】Verilog和SystemVerilog中的变量和线网',\n",
       "  '在SV扩展Verilog之后，很多人在使用SV时经常使用到logic，并且认为logic和以前Verilog中的reg一样，是一种变量，这种说法不能认为是正确的。下面我们通过示例说明logic到底是不是一种变量名？',\n",
       "  '原创'],\n",
       " [103,\n",
       "  '2020年7月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485392&idx=1&sn=8330dfa90c446ee73cbd346a6f891015&chksm=fa33036dcd448a7bbc76793efb05908be339dcc87f300004a7d48d9988235ebefc66247794f9&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【98】VHDL record type in SV and SV struct type in VHDL',\n",
       "  'VHDL和SystemVerilog中的package中定义的数据类型如何互相引用的示例说明，建议对于具有特定数据类型端口的原有设计外wrap一层，对特定数据类型进行拆分后在进行例化连接使用',\n",
       "  '原创'],\n",
       " [104,\n",
       "  '2020年7月15日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485352&idx=1&sn=ac414dbe04d371893ad02f70bc1782c9&chksm=fa330315cd448a03b9bdef7e3dc69b3311d0ccc690f71ac2f736920f03ea5e3aedcf8de5c245&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【96】SVA中关于采样事件的一些事儿',\n",
       "  '并行断言的执行是基于时钟的，采样事件可以放在构成断言的各个组件中，但不是可以随意使用，本文示例采样事件在断言各组件中使用情况和注意事项。',\n",
       "  '原创'],\n",
       " [105,\n",
       "  '2020年7月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485292&idx=1&sn=bb79878213703634ade6ba7dd9dec833&chksm=fa3303d1cd448ac783720caf0bfd3db702956ceede5b12ea02eec7a9604f31cfcfb4aa6531b0&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【95】SVA中的基本元素sequence和蕴含操作',\n",
       "  'SVA描述的断言和其他语言一样，都是由很多元素组件构成的，本文将通过示例说明构建SVA的常用基本元素sequence和蕴含操作。',\n",
       "  '原创'],\n",
       " [106,\n",
       "  '2020年7月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485247&idx=1&sn=3408e775ee69b16b300c670fc6c3b7e5&chksm=fa330382cd448a94f9929a42d6c19300e20618bb6b1a5c05ae941ea9ef6a83f9f4397e362041&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【97】$sformat()与$psprintf()',\n",
       "  '本文将以示例展示$sformatf()的用法，$psprintf()的使用格式与$sformatf()一样，在示例中可以替换进行替换。',\n",
       "  '原创'],\n",
       " [107,\n",
       "  '2020年6月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485206&idx=1&sn=5ab3d4c19c78acf83072eceb6cb6309b&chksm=fa3303abcd448abd77c50a341c7e2c307bbccf11533dd2316c075c71be58cd6f2eebd7ae27d7&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【82】SVA概述',\n",
       "  '本文主要概述了SVA的一些基本概况，包括了即时断言和并发断言的一般构造流程，同时示例SVA相较于传统RTL检查的优点。',\n",
       "  '原创'],\n",
       " [108,\n",
       "  '2020年5月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485159&idx=1&sn=1388df7218b18511feafaa5c3915237f&chksm=fa33025acd448b4c947d4cfcf8c3c639d6efe943b58085708ad18c65c76b675bd0b58fc8e8a8&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【90】SVA中的序列表达式操作符',\n",
       "  '本文主要示例SVA中一些序列的表达式操作符：intersect、within、throughout、first_match、ended、matched等。',\n",
       "  '原创'],\n",
       " [109,\n",
       "  '2020年5月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485109&idx=1&sn=25cbaa850f39185e59a429da154dcf8b&chksm=fa330208cd448b1ea8f44c1ddf0b9659e255495d67744bae1909b4dcf540106dda44160e0ddf&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【92】SVA中的内嵌函数',\n",
       "  '在SVA中存在着大量的内嵌函数，这些函数在实现对特定状态数据检查非常有用，本文将示例其中几种常用的内嵌函数：$onehot,$onehot0,$isunknown,$countones.',\n",
       "  '原创'],\n",
       " [110,\n",
       "  '2020年5月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485067&idx=1&sn=8f459026dbe20c2b8291dd20bbbc03d4&chksm=fa330236cd448b209fd6883712ac78b2704fa0b0b7c045eeaf56105bb7cdfdbb373078ec8646&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【87】SVA中的重复运算操作',\n",
       "  '本文示例SVA中[=m:n]/[*m:n]/[->m:n][=m:n]/[*m:n]/[->m:n]/[=m]/[*m]/[->m]使用方法。',\n",
       "  '原创'],\n",
       " [111,\n",
       "  '2020年5月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247485016&idx=1&sn=c4345a1d28256beee8d97e30b7567edf&chksm=fa3302e5cd448bf37487eaac7431b15100feadb4a6f5132f725e7616014b7471c57708473cf7&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【91】SVA的动态控制',\n",
       "  'SVA中提供了一些系统函数，可以在RTL设计代码或者仿真环境中用于控制断言的执行，常用的断言控制函数有：$assertoff,$asserton,$assertkill，通过这些函数可以实现对设计中断言的动态控制，本文将示例说明。',\n",
       "  '原创'],\n",
       " [112,\n",
       "  '2020年4月25日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484974&idx=1&sn=85821bead73c0c7639cfad6d6c9d1f3b&chksm=fa330293cd448b85c4ae17191e5f8954a63e2c8f90eef3c91615903480e19a0bc363ae695d66&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【94】SVA中的multi-clock',\n",
       "  '在SVA中允许序列或者属性使用中对其中的子序列或者信号采用不同的时钟进行采样，并且在检查时会在不同采样事件检查的序列之间自动的进行“同步处理”。本文将示例说明SVA如何在多时钟域信号之间进行检查。',\n",
       "  '原创'],\n",
       " [113,\n",
       "  '2020年4月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484965&idx=1&sn=4c56a130f307270d3be5420401d91a48&chksm=fa330298cd448b8e3f1a7172128089eb6099d78437fc53209d54b9002f0e9a5aa8cdb8b1da1d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【89】SVA中被抛弃的ended',\n",
       "  'ended用于sequence，当在特定的采样事件处sequence的结束点到达，那么ended返回布尔值真。本文将以示例说明ended的用法和一些注意事项。',\n",
       "  '原创'],\n",
       " [114,\n",
       "  '2020年4月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484956&idx=1&sn=24e93db3007c745665758c4921e5ec80&chksm=fa3302a1cd448bb7a7d011762c768911e3b5a30b609f8a2fed025f2066b66dca655f7bc730dc&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【93】SVA中的局部变量和子程序',\n",
       "  '在SVA中，合理的使用局部变量和子程序可以实现更加复杂的功能描述，同时增加了断言检查的灵活性。但是一般不要将设计结构的实现放在SVA中的子程序中，因为断言一般仅用于检查，不用于具体的电路的实现，通常的综合工具不会将断言实现为具体的电路。',\n",
       "  '原创'],\n",
       " [115,\n",
       "  '2020年4月10日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484949&idx=1&sn=d13fd33722570d7f03dbd60d00f8d262&chksm=fa3302a8cd448bbe7e62672d2492f1aefed39a24085f0302cf6c531faaa7fcc004243d6b970b&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【88】SVA中的条件选择',\n",
       "  '在SVA中除了可以按照时序特点编写特定的序列和属性外，还可以使用SystemVerilog中一些特定的语法结构实现功能更加复杂的时序，例如条件选择运算符等，本文将以具体的条件选择运算符示例进行说明。',\n",
       "  '原创'],\n",
       " [116,\n",
       "  '2020年4月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484942&idx=1&sn=c2b344b5c51a57de72f70ca81d17fa6e&chksm=fa3302b3cd448ba5b25e4054fe34c1ef5e0c5dbec8724006145a15ad70724f8b80591d4923bc&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【86】SVA中的延迟',\n",
       "  '示例SVA中常用的##n的使用方法。',\n",
       "  '原创'],\n",
       " [117,\n",
       "  '2020年3月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484914&idx=1&sn=84201c95201d3a012fb57a7df48a8d15&chksm=fa33014fcd448859e1ab5c398acec0db334ef3bb77e9056c203f8c675564c072601cd19eb939&scene=27#wechat_redirect',\n",
       "  'SVA中的与或非（and_or_not）',\n",
       "  '示例SVA中and_or_not使用方法。',\n",
       "  '原创'],\n",
       " [118,\n",
       "  '2020年3月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484901&idx=1&sn=a934b3746a6148ce8b0e8009f1bd5316&chksm=fa330158cd44884ed52e68e06533aab4c02d1324c493c370c7d77d661e184ee6f619f569732b&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【84】SVA中的形式参数',\n",
       "  '本文主要示例介绍如何在属性property和序列sequence中使用形式参数实现属性和序列的复用。',\n",
       "  '原创'],\n",
       " [119,\n",
       "  '2020年3月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484891&idx=1&sn=45a4bfba714d679cd5fa5848dc702818&chksm=fa330166cd448870d73a5b945e8968bb4d02f9eb8ce0532a5b0d9e89f68a85f29b12e2625616&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【83】断言如何与设计bind',\n",
       "  '本文示例如何将单独定义的assertion与设计进行绑定。',\n",
       "  '原创'],\n",
       " [120,\n",
       "  '2020年2月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484860&idx=1&sn=322cb68fed6816a2bae34c1b11bc39d5&chksm=fa330101cd44881751689d2268817f7142d130f00857fefeb34bb6f27548cefdb631e047f48f&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【79】ATPG和可测性设计',\n",
       "  '文中简述了DFT中经常用到的各种故障模型以及ATPG技术，希望能够这些内容对于大家了解DFT能够有所帮助。',\n",
       "  '原创'],\n",
       " [121,\n",
       "  '2020年2月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484846&idx=1&sn=c343afcc12c1157521b62e335475016f&chksm=fa330113cd448805067c7422929daf61208bd54d3620d039ab42ecc58f22d45c2f6483612b2a&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【78】拼位操作{}不是黑拼',\n",
       "  '有些朋友在对数据进行拼位处理时，经常会遇到不期望的情况，本文将以具体示例展示使用拼位操作符的注意事项，希望对有需要的朋友有用。',\n",
       "  '原创'],\n",
       " [122,\n",
       "  '2020年2月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484839&idx=1&sn=375fe5edad1e311f97c0d02b1a6a53cd&chksm=fa33011acd44880ce642d05e6a4209194da817f2eba64448b28bf4219896d1b1ffcaa2ed786f&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【77】JTAG基本知识',\n",
       "  '为了防止被DFT忽悠，最近抽空学习整理了些JTAG的基本知识，希望对有需要的人有用。',\n",
       "  '原创'],\n",
       " [123,\n",
       "  '2020年2月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484833&idx=1&sn=edd8a13d71474257447253c06793aac7&chksm=fa33011ccd44880a602b059127736acfec21648610243a38948fdab4aa42f2a643aee638dc8d&scene=27#wechat_redirect',\n",
       "  '硅芯思见：【77】JTAG基本知识',\n",
       "  '为了防止被DFT忽悠，最近抽空学习整理了些JTAG的基本知识，希望对有需要的人有用。',\n",
       "  '原创'],\n",
       " [124,\n",
       "  '2020年1月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484819&idx=1&sn=3f4ed98a3a8bf9438358c68158e1e2e8&chksm=fa33012ecd44883870a6f651ee03330bf4b8b33dd935991b84ef355c5abf20c16b3f421dd752&scene=27#wechat_redirect',\n",
       "  '验证语言系列：【76】timeunit和timeprecision设置时间单位和精度',\n",
       "  '本文主要示例timeunit和timeprecision的用法和一些注意事项，希望对有需要的人有所帮助。',\n",
       "  '原创'],\n",
       " [125,\n",
       "  '2020年1月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484813&idx=1&sn=965fb629af8318210c321435cacafb86&chksm=fa330130cd44882643a56ad0b22570c8d24bcf66a1f1a2c217f18c661f807bf563199b68ee87&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【70】TIPS（位选，延迟，索引中的运算符）',\n",
       "  '本文总结了一些在网上看到了解到的一些问题和技巧（延迟、位选、索引中的运算符），汇总了下分享给大家，希望对有需要的人有用。',\n",
       "  '原创'],\n",
       " [126,\n",
       "  '2020年1月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484802&idx=1&sn=57d1af4deb110f4b38032e28f91e288d&chksm=fa33013fcd4488296de47ce5ea99717e4bf1fef9aec63854dfdacf3d45381ea6b043367a2298&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【75】always家族-always_comb、always_latch、always_ff',\n",
       "  '本文主要介绍always家族增加的三个新成员：always_comb、always_latch和always_ff，并且示例使用过程中的一些注意事项。',\n",
       "  '原创'],\n",
       " [127,\n",
       "  '2020年1月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484795&idx=1&sn=1eff71401805153e4fc1480b3224f8c1&chksm=fa3301c6cd4488d0bc0f1fdcfdf2bef3085072bb8964af752f3387416c2ebbb42b53e23a3a55&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【74】如何$random随机数',\n",
       "  '本文将以示例展示$random如何产生各种需求的随机数，并且展示一些常用用法和使用过程中遇到的一些问题及注意事项。',\n",
       "  '原创'],\n",
       " [128,\n",
       "  '2020年1月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484780&idx=1&sn=a3c0ce55f91ac339a8787620bb3c6038&chksm=fa3301d1cd4488c7ef6307b632b86d72caaf4fb49537b0d06899250a73ee779a209b3cb80208&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【73】请不要滥用always@*',\n",
       "  '正是因为在一些情况下always @*可以在构建组合逻辑时省略敏感情况下，结果这个语法结构被某些设计师玩坏了滥用，本文示例了always\\n                        @*不能滥用的情况，切用且珍惜！',\n",
       "  '原创'],\n",
       " [129,\n",
       "  '2020年1月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484771&idx=1&sn=86228102ef88f4a7104a50251fcde76d&chksm=fa3301decd4488c879358bf726dfe5b4b957a817fa05015c8432e9c7fca8e76dbda4c2e6a4cf&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【72】package多层导入',\n",
       "  '本文示例如何在一个package中导入另一个package，并且将被导入的package中的成员伴随当前的package导入到其他结构中，且其中成员依然被导入的其他结构可见。',\n",
       "  '原创'],\n",
       " [130,\n",
       "  '2020年1月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484766&idx=1&sn=4d23ef6e4376178be36dda3da9441d96&chksm=fa3301e3cd4488f5c64a27fa2fa97844766ce6b327ce72dfca512e9cd6c880623b6fd52a41aa&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【71】package封装成员',\n",
       "  'SystemVerilog借鉴了VHDL中的package结构,通过将共享的内容添加到package结构中实现了这些成员的共享,实现了代码的分割、共享和重用.本文将示例展示package用法和注意事项.',\n",
       "  '原创'],\n",
       " [131,\n",
       "  '2020年1月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484759&idx=1&sn=35aa665b5afbc42da67f6432d93c2da8&chksm=fa3301eacd4488fc4f34e297d2e01e90e7344d6f2dc5cc7e80548e7d428944e47da35e5c74a4&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【69】define的扩展用法（二）',\n",
       "  '本文对define的拓展用法承接上一篇进行示例说明。',\n",
       "  '原创'],\n",
       " [132,\n",
       "  '2019年12月31日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484754&idx=1&sn=4aa21f6f2527a9426753513f875dd407&chksm=fa3301efcd4488f9ac5e0de77b957df7bd41871dc4cff760813b5cd3a8d0c15cc93e46e8e022&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【69】define的扩展用法（一）',\n",
       "  '本文对define宏定义的一些拓展用法进行了示例汇总。',\n",
       "  '原创'],\n",
       " [133,\n",
       "  '2019年12月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484747&idx=1&sn=408a5a466bce0866acb96550f51f5a56&chksm=fa3301f6cd4488e0cb19fd487d9999c8ae64c287394fba366d9f3d7acb1d5732b0e594eb8b19&scene=27#wechat_redirect',\n",
       "  'IC常用词汇缩写',\n",
       "  '新的一年，最大家新年快乐，阖家欢乐，万事如下。\\n                        收集了些常用词汇缩写，希望对大家工作学习有所帮助。',\n",
       "  '原创'],\n",
       " [134,\n",
       "  '2019年12月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484740&idx=1&sn=c6724401046de2762cbcf81068bb9665&chksm=fa3301f9cd4488efec06b12b780a4c207f962595d6ec6ddfd991e1ada68e4519cf1c35610a9e&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【68】仿真中遇到glbl.v',\n",
       "  '在做Xilinx FPGA仿真的过程中,经常会遇到找不到glbl.v文件的情况,本文整理一些资料对glbl.',\n",
       "  '原创'],\n",
       " [135,\n",
       "  '2019年12月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484734&idx=1&sn=1eb2281501434fab72b0f4f2f372b1b4&chksm=fa330183cd4488951f9cc9c7ec79a1f7e0c3d6b56151414fae42b2b47e5d34ec569a3fc3b579&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【67】不要随意new对象',\n",
       "  '面对复杂的设计功能,验证平台的构建也越来越复杂,经常会遇到各种问题,其中经常遇到的一个典型问题就是构建测试平台时,部分类中在创建后其成员的数值与期望不符,但是检查语法结构都是正确的.本文将基于这个问题进行示例说明并给出一些建议.',\n",
       "  '原创'],\n",
       " [136,\n",
       "  '2019年12月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484728&idx=1&sn=e6c70a6207c940674d3e4d1a26cd9fd9&chksm=fa330185cd448893103e38f4677d1ce39f75a2a6fe1251d619fd0e4f21bb95b2228abe9f70f0&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【66】class中的属性不能随意赋值',\n",
       "  '不论是在进行设计还是构造验证环境,经常都需要对一些变量或者属性进行赋值操作,我们知道在过程性语句中可以对变量进行赋值操作,那么在类中是不是也可以直接对类的属性进行赋值操作呢?本文将以具体示例展示如何对类的属性成员进行赋值操作.',\n",
       "  '原创'],\n",
       " [137,\n",
       "  '2019年11月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484718&idx=1&sn=585d380f9a4211c120ed984beba17269&chksm=fa330193cd448885f7faa8b8547fd60b624092732376f522cc51b8e5f490296583ead0d078b5&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【65】快速编写TestBench',\n",
       "  '本文主要提供一些快速编写testbench的方法,希望对有需要的朋友能够有所帮助,其中的主要内容涵盖了testbench的几大重要组成部分,主要包括时钟、复位、信号连接和系统函数的使用方法.',\n",
       "  '原创'],\n",
       " [138,\n",
       "  '2019年11月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484677&idx=1&sn=a85dcce69ce7c695b1757b684f8740fa&chksm=fa3301b8cd4488aec07a53291904b777a62186b225396c1d8d7cee122b403f430f3e924003c3&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【58】SystemVerilog中基类和派生类之间的赋值',\n",
       "  '在SystemVerilog的具体应用中,经常会遇到派生类和基类之间相互指向赋值异常导致编译出现问题.我们将通过具体示例对基类和派生类之间相互赋值具体问题进行说明.',\n",
       "  '原创'],\n",
       " [139,\n",
       "  '2019年11月10日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484666&idx=1&sn=df7a04234813a2e9b701a225bb4d2ae0&chksm=fa330047cd448951920cc96d97a919fb6829cb923257e43c7755b547188b94fbba7d1d823c28&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【64】如何将方法定义于类外',\n",
       "  '在构建基于SystemVerilog的验证环境时引入了面向对象程序设计中经常用到的extern关键词,用extern标识方法后,可将方法的声明和本身实现存放在设计代码的不同地方,本文将以具体示例展示一些大家经常会遇到的问题.',\n",
       "  '原创'],\n",
       " [140,\n",
       "  '2019年10月31日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484653&idx=1&sn=24f4e92fb8eb7d23d8056601472bcd72&chksm=fa330050cd448946198bb3f8d466dccdaa62b24d8dc58d9183bac28c371175b359f6f6709172&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【59】new的初始化顺序',\n",
       "  '在SystemVerilog中,类可以认为是一种特殊且具有复杂数据结构的一种类型,其中包含数据成员和一些方法,如果不能很好的处理new函数和类中成员的初始化关系将会得不到期望的结果,为此本文示例说明new函数在父类与子类之间的执行顺序.',\n",
       "  '原创'],\n",
       " [141,\n",
       "  '2019年10月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484643&idx=1&sn=b10583616c698f6e7d6aa1b2a104aa06&chksm=fa33005ecd448948a8d89d97488bdd7b5e66f557c8fa898452fab0a54df104c1d6ef29b6964a&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【63】如何显示FILE名和LINE号',\n",
       "  '在进行验证环境设计时,经常需要在验证环境中插入一些用于debug的语句,用于对验证环境或者设计中存在的各种潜在错误,本文通过SystemVerilog提供的两个预编译宏为大家提供了一种进行侦错的可借鉴的方法.',\n",
       "  '原创'],\n",
       " [142,\n",
       "  '2019年10月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484635&idx=1&sn=6abd504aaed2c3d495e26e56228aeec9&chksm=fa330066cd4489701b15883f9ad96dc5ac166335c732daf142aaa25dc8e5c6d224964b2821b6&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【62】local和protected保护类成员',\n",
       "  '在SystemVerilog中,如果没有特别明确的指出,那么class中的属性和方法的访问属性默认为public,但也可以通过local和protected实现成员访问权限的控制,实现约束class中成员对外的可见性.本文将示例展示其用途.',\n",
       "  '原创'],\n",
       " [143,\n",
       "  '2019年10月27日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484624&idx=1&sn=7225a1955205408b82eb4523c0721198&chksm=fa33006dcd44897b68bafb97f0a0d4590f7165a83070df34d895f70378032c3cde87f15a2a52&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【61】virtual在类中的使用',\n",
       "  '作为一种面向对象的验证语言,\\n                        SystemVerilog也秉承了面向对象\"多态性\"的关键思想,使用virtual来声明虚方法和抽象类,通过虚方法和抽象类可以构造共享的基类或者方法.本文将以具体示例展示virtual两种典型的用法.',\n",
       "  '原创'],\n",
       " [144,\n",
       "  '2019年10月26日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484613&idx=1&sn=c1245e63f84696be13cc23e1854360ec&chksm=fa330078cd44896eb3554c8c2de83d034c652bfd73916dee82b21365d24480a825aff7c0c5e9&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【60】class中的const属性',\n",
       "  '在SystemVerilog建模时经常会遇到一些定义在类中的部分属性在实例化后被有意或者无意的修改，从而导致一些不期望的行为发生。本文将以具体示例介绍如何在具体建模中如何使用const避免变量被修改。',\n",
       "  '原创'],\n",
       " [145,\n",
       "  '2019年10月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484606&idx=1&sn=ac131144efddb53ce1834434d78b1f49&chksm=fa330003cd448915330b27971518525855200003b675fd28f8935f9fa28a7fc743dbbb6132eb&scene=27#wechat_redirect',\n",
       "  '【VHDL】多维数组',\n",
       "  '在VHDL中多于一维的数组结构是不可综合的,但是多维数组在构建仿真模型或者仿真平台时经常会遇到或者需要处理,因此需要对于多维数组的构建和使用需要有一些必要的了解.本文将以简单示例对VHDL中的多维数组进行说明.',\n",
       "  '原创'],\n",
       " [146,\n",
       "  '2019年9月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484589&idx=1&sn=4405cc5a2d59f7f7d6647ca445c6b142&chksm=fa330010cd4489061887a5e03fe790daaedc8ba38e5aeaece4c56274f3f22230a10f213581d0&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【56】$stop和$finish',\n",
       "  '在构建仿真测试平台时,我们经常会用$stop和$finish作为当前激励发送结束，并且这两个系统任何标识符后',\n",
       "  '原创'],\n",
       " [147,\n",
       "  '2019年8月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484560&idx=1&sn=3da9b245e39530481c2f024b600d2efa&chksm=fa33002dcd44893b1d4872ca7cbf1943fc7bad9394c5cef598e7115e4b34dc8ca1ecafe0fcaf&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【55】常量位宽不指定导致的异常',\n",
       "  '为了减小设计人员的负担，常常允许设计人员在描述常量时可以省略数值（<base>）描述符前的具体位宽数值（<size>），但是当使用不同仿真工具时可能出现与期望不一致的结果，那么具体情况到底是什么呢，请看本文。',\n",
       "  '原创'],\n",
       " [148,\n",
       "  '2019年7月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484551&idx=1&sn=9117da3efb586f4c6b6b27a266a41465&chksm=fa33003acd44892cfdfb03fdbab83c58d963bbb7c1ac58ad7d2658002114eec16794d9d0607d&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【54】大小端',\n",
       "  '在计算机系统设计的过程中,经常会遇到数据存放的大小端(Endian)问题,也即数据在存储器中的存放顺序问题.本文通过大小端的来历和示例借以使大家理解大小端模式.',\n",
       "  '原创'],\n",
       " [149,\n",
       "  '2019年6月9日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484545&idx=1&sn=37cca69c969cb556eabc0a44cf293b61&chksm=fa33003ccd44892a71d939e618f7277befa1183e52270cb6d926c7b7eab6e8bd66ea21ec3295&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【53】动态数组',\n",
       "  '动态数组作为一种常用的数据结构,在数字电路设计中也经常使用,其主要特点是动态数组的大小是在仿真运行时动态指定的,因此,其所占用的空间也是在仿真运行时才确定的.如果没有正确使用动态数组,那么出现的问题有时将是灾难性的.',\n",
       "  '原创'],\n",
       " [150,\n",
       "  '2019年4月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484530&idx=1&sn=54bfdb31f274c6eebf38ac6072586a7e&chksm=fa3300cfcd4489d9ab9ed2d36eb38455494a4abc17b5a4ee62f1e5c36ccf662fd223b00d9472&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【51】赋值过程中的不同延迟',\n",
       "  '在进行行为模型建模设计时,经常要在各种语句的估值过程中增加各种延迟用以模拟特定的时序行为,如果在赋值过程中延迟设置不合理,可能会得不到期望的结果.为此,本文以示例说明不同延迟在其中的应用.',\n",
       "  '原创'],\n",
       " [151,\n",
       "  '2019年3月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484506&idx=1&sn=b051bb41e7b856daf670e5967c0bd354&chksm=fa3300e7cd4489f15070d968b21b6f384189faddda8d3d3bbbcc104b90024f1f7795a34902f8&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【21】UDP-User Defined Primitives',\n",
       "  'Verilog提供了大量的内置基本门，但是我们在具体的仿真验证过程中经常会遇到各种库单元，其中大部分为自定义的原语单元，在仿真过程中有时需要对这些原语单元实现的功能有所了解，本文将以具体示例讲述原语的特点和使用方法。',\n",
       "  '原创'],\n",
       " [152,\n",
       "  '2019年2月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484482&idx=1&sn=bcecfaed1ecbd7add76f9d6ee72068dc&chksm=fa3300ffcd4489e990397cfafc26e89201a75065c8f353d421453645e664822cd0044e6fbc62&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【18】循环中的整型',\n",
       "  '在Verilog中经常使用的变量类型有wire和reg等声明的标量作为循环变量时用，但是其中的integer类型变量也可以作为循环变量使用。本文对i其中的差异进行示例说明。',\n",
       "  '原创'],\n",
       " [153,\n",
       "  '2019年2月27日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484473&idx=1&sn=0e03b390440d0ce27be58addd89cd15e&chksm=fa330084cd448992d4b41bee18a33f3fcaf2452e8b39a1a5b7d65ab69087204c8de270b95857&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【24】Verilog的real类型及注意事项',\n",
       "  '本文仅记录对Verilog中的real类型变量的一些总结和示例',\n",
       "  '原创'],\n",
       " [154,\n",
       "  '2019年2月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484464&idx=1&sn=b0dc4bda77cdd3549dd98f700e777081&chksm=fa33008dcd44899b4838595d50cd6c3b2816521e37e162055d780228a72bef463272ad260c97&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【28】敏感信号列表中的运算',\n",
       "  '在使用Verilog进行设计时，经常会遇到这样的问题：在敏感信号列表中的信号之间可以在敏感信号列表中进行计算',\n",
       "  '原创'],\n",
       " [155,\n",
       "  '2019年2月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484445&idx=1&sn=41a16ca10aef6db99612399743752784&chksm=fa3300a0cd4489b6b538880693b9b364e35edd756eb18991c1f5eee9ddefdb429652ab9368d9&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【33】Verilog中‘include小结',\n",
       "  'Verilog中经常使用`include编译器指令用于在代码行中包含任何其他文件的内容，被包含的文件即可以使用相对路径定义，也可以使用绝对路径定义。',\n",
       "  '原创'],\n",
       " [156,\n",
       "  '2019年1月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484439&idx=1&sn=8c78b6f16eb4af95a098783d4cc5ebe9&chksm=fa3300aacd4489bca8096e6a00639578a764f0c19842fcc050ed66260ba792148a9e0bb60dd6&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【32】Verilog中的几种赋值语句',\n",
       "  '本文简述Verilog中常用的几种赋值方式。',\n",
       "  '原创'],\n",
       " [157,\n",
       "  '2019年1月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484432&idx=1&sn=bb866a805456958d4c075ffa0493c3b1&chksm=fa3300adcd4489bb3aea885fe3d16a959bebf2f7728aa23e151dadb0d59b22cc75db34d3a061&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【20】组合逻辑回路(comb_loop)',\n",
       "  '组合逻辑回路（combinational\\n                        loop）经常是由于组合逻辑输出经过一定的组合逻辑电路后再次回到原组合逻辑输入端的情况，在整个回路中没有任何时序逻辑。',\n",
       "  '原创'],\n",
       " [158,\n",
       "  '2019年1月9日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484401&idx=1&sn=acadf32aa2decbe11228d51f124e1be7&chksm=fa33074ccd448e5af548f3e1aeba55da3a96fe64026f18d083b333ce36a2840684688ba26567&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【31】连input端口都输出信号了',\n",
       "  '在使用Verilog或者SystemVerilog进行数字设计时，如果设计者在设计模块的内部将数据赋值给该模块与外界交互的输入端口，那么仿真时将不会产生任何warning或者error，因为此时该input端口被视为inout端口。',\n",
       "  '原创'],\n",
       " [159,\n",
       "  '2019年1月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484391&idx=1&sn=70b3d66b7e64e00089c5d76764dc20a3&chksm=fa33075acd448e4cba36f58bdd956db6c6dec486fcbb75bad9798b19955909f6e7fc552376e4&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【4】initial和always区别',\n",
       "  'Verilog中的过程性语句结构主要有以下两种：intial语句；always语句，本文简述两者之间的差异。',\n",
       "  '原创'],\n",
       " [160,\n",
       "  '2019年1月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484386&idx=1&sn=ab1d3eda67579f0d3f1840488b64e386&chksm=fa33075fcd448e49fc7c5783f0599860dea9136617f09610e1d48d55ad2c2a1924ff57960782&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【5】`ifdef和generate的差异',\n",
       "  '使用Verilog进行数字设计，经常需要对部分代码进行切换编译或者针对不同的配置选择不同的代码进行编译的情况，使用Verilog的条件编译方法和generate可以实现Verilog代码的选择。',\n",
       "  '原创'],\n",
       " [161,\n",
       "  '2019年1月6日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484377&idx=1&sn=eda029644e22d7bcafec052eedb8bed1&chksm=fa330764cd448e72344daf24a696642672ca8581029b3f77bedd5fcaade4407c34332e05e868&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【2】generate常用用法',\n",
       "  'Verilog中generate语句允许在解析阶段（Elaboration-time）对某些语句进行选取或者重复。这些语句可以包括模块实例引用的语句、连续赋值语句、always语句、initial语句和门级实例引用语句等。',\n",
       "  '原创'],\n",
       " [162,\n",
       "  '2019年1月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484369&idx=1&sn=4f5b4b304959a3b2d3c31dbb69a627a5&chksm=fa33076ccd448e7a354a2c37596e0d9e9004024584d0c719c90709e23e4295d8e5984e712bec&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【7】1bit的未声明线网',\n",
       "  'Verilog中对于未声明线网的处理一方面极大地简化了大规模设计或者网表中各模块的互联，另一方面如果使用不当也将会导致设计逻辑功能的异常。例如，线网连接到指定宽度端口的设计时，仿真后发现该矢量端口仅有最低位发生变化，其余各位未发生预期变化。',\n",
       "  '原创'],\n",
       " [163,\n",
       "  '2019年1月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484361&idx=1&sn=30a5100f9194387660ee8ad581b2605c&chksm=fa330774cd448e620dedc264be9a308cffb008f09e469f2f0f00b29622a6656feca6904e1bae&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【26】define和typedef',\n",
       "  'typedef是SystemVerilog引入的一种简化类型定义的关键字,例如在一些程序中将integer定义为INT等,而define主要用于定义一些在设计过程中不经常修改的宏,例如位宽WIDTH等.本文将针对两种方式分类示例说明.',\n",
       "  '原创'],\n",
       " [164,\n",
       "  '2019年1月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484348&idx=1&sn=41d11f10c10096679f70d2b25931199b&chksm=fa330701cd448e1713a5525f8d1d71b87ef9647ad74ddf8ec50695c24d291f0fc1874db025c7&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【1】$test$plusargs和$value$plusargs用法小结',\n",
       "  '$test$plusargs和$value$plusargs可以在仿真命令中直接通过进行赋值的方式将参数传递进入到设计中，并且不局限于不同仿真器对于参数在仿真命令中定义格式不同的限制，也避免了调换参数带来的频繁编译等问题。',\n",
       "  '原创'],\n",
       " [165,\n",
       "  '2019年1月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484340&idx=1&sn=ee8d66d828706d723c7bd9c3f53efecf&chksm=fa330709cd448e1f86fc755c7f489ddaaee8ca59b555f5ee3b0bc5e190a0e9f92d6b2794d0ed&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【14】timescale去哪儿了',\n",
       "  '经常有人在仿真时发现使用不同的仿真工具进行仿真时，代码中指定的延迟在仿真中表现出来的延迟不一致。这是因为不同的的仿真工具默认情况下使用了不同的延迟单位和精度造成的。为此本文将对造成这种现象主要原因进行示例分析。',\n",
       "  '原创'],\n",
       " [166,\n",
       "  '2019年1月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484332&idx=1&sn=8a32b291c6839143d31d8a55608500f7&chksm=fa330711cd448e077f1140430d7789105038826614816243cba1a1ef6140af21f1bc77fd160d&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【3】文件的IO操作',\n",
       "  '在Verilog中文件操作主要涉及对特定文件或者变量的读写访问操作,通过这些操作可以极大地方便仿真验证工作.下文将针对经常使用到的一些函数进行示例说明介绍.',\n",
       "  '原创'],\n",
       " [167,\n",
       "  '2018年12月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484278&idx=1&sn=640819e9ee896be344a1e58323e3e717&chksm=fa3307cbcd448edd91a06467921f4c1bd5d8adf353c168bcb836d2a7071b7fe04f35b4eaff86&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【44】timing_borrow',\n",
       "  'Timing Borrow技术又称为cycle\\n                        stealing技术,其原理主要是利用latch的电平敏感特性,通过有效电平获取数据再通过无效电平保持被锁存的数据,主要用于解决路径时序不满足电路要求的情况.',\n",
       "  '原创'],\n",
       " [168,\n",
       "  '2018年12月15日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484269&idx=1&sn=078ca256ddc93a3632fc1d5a57423710&chksm=fa3307d0cd448ec677f0b51bc4527747698d329cf74d1a0aff659d13cfc3215e8e4443dea47e&scene=27#wechat_redirect',\n",
       "  '【UVM】Singleton Pattern In UVM',\n",
       "  '在面向对象的设计中，经常会需要创建一个独一无二，只能有一个实例的对象，利用面向对象程序设计中的静态变量、静态方法和适当的修饰符实现的singleton pattern\\n                        class就可以实现在需要时才构建对应的对象。',\n",
       "  '原创'],\n",
       " [169,\n",
       "  '2018年12月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484260&idx=1&sn=a4b789a31fe997ee4a119184fb2fc7d2&chksm=fa3307d9cd448ecf076a2707d9bf8cc39f9b7573f013d67413654a745993b0caea08a383d06a&scene=27#wechat_redirect',\n",
       "  '【UVM】Factory Pattern In UVM',\n",
       "  '工厂机制不仅是OO的精华,也是UVM的基石,通过Factory机制实现了通过字符串创建实例,面对UVM测试平台中众多的组件,使用该机制可以方便实现组件的注册和创建,简化了测试平台的搭建,Factory贯穿UVM始终,因此其重要性可见一斑。',\n",
       "  '原创'],\n",
       " [170,\n",
       "  '2018年9月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484246&idx=1&sn=5031c5087d773244d1964ae6bb25fd54&chksm=fa3307ebcd448efd8dd97db20d018f4bd6a1766ab1009d80e79d3c90bde509bfa6642ff91a9e&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【23】VCD内部解剖',\n",
       "  '分享一篇文章。'],\n",
       " [171,\n",
       "  '2018年7月21日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484244&idx=1&sn=2cbde440cc59067b76451daa6e18725e&chksm=fa3307e9cd448effbd81043f45782ab96aeb2f52fec0dd7628c975dae90baf7cce80cc9575c7&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【22】逻辑强度模型(Logic Strength Model)',\n",
       "  '分享一篇文章。'],\n",
       " [172,\n",
       "  '2018年6月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484242&idx=1&sn=be750cb3b7596eae84b002433318eb98&chksm=fa3307efcd448ef92b5509e1703aa7251b19b30060f07cc2b2c98bace83538ac4aaaea5c716e&scene=27#wechat_redirect',\n",
       "  '物理综合基本面试系列【15】检验一下自己的DC、PT、DFT、ICC水平',\n",
       "  '分享一篇文章。'],\n",
       " [173,\n",
       "  '2018年6月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484240&idx=1&sn=16b03cef80e359f72844918beac41a7d&chksm=fa3307edcd448efbe927961cc5ffbee1b387620871731973f497c18826b621f0741898897614&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【21】线网类型知多少',\n",
       "  '分享一篇文章。'],\n",
       " [174,\n",
       "  '2018年6月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484238&idx=1&sn=d5d7cfe92e1c88bc3ff000ff25e5488d&chksm=fa3307f3cd448ee55eba8f4668e66c683c3e51249e4240b3261a69f2253edd7b3a478c52d2f6&scene=27#wechat_redirect',\n",
       "  '物理综合基本面试系列【14】Timing_analysis',\n",
       "  '分享一篇文章。'],\n",
       " [175,\n",
       "  '2018年6月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484236&idx=1&sn=cbfe55e3c2d7c20d7813c3f9dc9cfbc3&chksm=fa3307f1cd448ee7daca51c213843b77060d64f14392ecbda731b8d24af22a051c4de329950a&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【20】使用枚举类型表示状态机进入死循环',\n",
       "  '分享一篇文章。'],\n",
       " [176,\n",
       "  '2018年6月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484234&idx=1&sn=a50b314b71201b37a610ac2e31c48d1e&chksm=fa3307f7cd448ee18322f17240a04352a493fd99e41b338d6e7c3ae9e1cd300aa54edc9c6d42&scene=27#wechat_redirect',\n",
       "  '物理综合基本面试系列【13】Compile',\n",
       "  '分享一篇文章。'],\n",
       " [177,\n",
       "  '2018年6月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484232&idx=1&sn=31efbae9bb970550cd9cad557c7f481e&chksm=fa3307f5cd448ee3d8e4a36e1965604149156ec87991b29abb2acf282eb768a6a922195512c8&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【19】奇数分频器',\n",
       "  '分享一篇文章。'],\n",
       " [178,\n",
       "  '2018年5月26日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484230&idx=1&sn=f0b580183bef183d362a65a381233373&chksm=fa3307fbcd448eedbf883804cccf14ad4e3dd6857acc26655b7244966c6cce1a6181cb96d511&scene=27#wechat_redirect',\n",
       "  '物理综合基本面试系列【12】Timing_budgeting',\n",
       "  '分享一篇文章。'],\n",
       " [179,\n",
       "  '2018年5月25日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484228&idx=1&sn=dd58bd1fb6454c289ba9ba92c225416b&chksm=fa3307f9cd448eef60de09f7f19cbc2ce61662e62ff410dc338d94cd3d6f90c515cdcd17ac07&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【18】参数三姐妹-parameter-local-specparam',\n",
       "  '分享一篇文章。'],\n",
       " [180,\n",
       "  '2018年5月20日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484226&idx=1&sn=de9a77d8b95f048d229e48732c08a27a&chksm=fa3307ffcd448ee9f7a5dda6b5f80c4923a50c84b17de64a02b17eb8fbd04a5c2b0a6098ed28&scene=27#wechat_redirect',\n",
       "  '面试系列:物理综合【11】Coding_for_synthesis',\n",
       "  '分享一篇文章。'],\n",
       " [181,\n",
       "  '2018年5月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484224&idx=1&sn=52aa40b9ec96ef46d1adc84927ebe672&chksm=fa3307fdcd448eeb40cdccc3915faeedea1669c829c2c6badfc83c6699d0397e1d7a6e818416&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【17】阻塞赋值与非阻塞赋值',\n",
       "  '分享一篇文章。'],\n",
       " [182,\n",
       "  '2018年5月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484222&idx=1&sn=74200f1599881bc5466aef4423e0bc97&chksm=fa330783cd448e9584dc0f000127dc80cc763e753e27e3e4f77d9082350ca7c40d04ff185159&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【16】惯性延迟和传输延迟',\n",
       "  '分享一篇文章。'],\n",
       " [183,\n",
       "  '2018年5月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484220&idx=1&sn=4cf17c4a3b7d2366e85d6368cc871215&chksm=fa330781cd448e973999559694a400c9d01c68dafb7f4ed5500c3c3e04cabcd87210c6092bd5&scene=27#wechat_redirect',\n",
       "  '面试系列:物理综合【10】Timing_borrow',\n",
       "  '分享一篇文章。'],\n",
       " [184,\n",
       "  '2018年5月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484218&idx=1&sn=3bcceed488a5ff2f181298237b5d9857&chksm=fa330787cd448e91f5354b46374bb0abce359e36dc6607e408648ef1b1053bde74f001ede2df&scene=27#wechat_redirect',\n",
       "  '【原创合集】芯光灿烂干货分享！',\n",
       "  '分享一篇文章。'],\n",
       " [185,\n",
       "  '2018年5月10日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484216&idx=1&sn=d7e67bd99a6f3ebf9a6670142f12ff40&chksm=fa330785cd448e93b825bcae10478d83f3cec9e3eb70481b94bf3c70b0a793cccbbf67a20390&scene=27#wechat_redirect',\n",
       "  'Quartus系列：Quartus II 原理图调用ModelSim进行仿真',\n",
       "  '本文介绍如何使用Quartus\\n                        II完成原理图设计后调用ModelSim进行仿真。虽然软件的版本存在差异，但是操作流程是一致的，希望对有需要的朋友有所帮助。',\n",
       "  '原创'],\n",
       " [186,\n",
       "  '2018年5月9日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484204&idx=1&sn=7a60c6f57fcdd6d4c65928344676bc87&chksm=fa330791cd448e87dd7e736eab3b8fd03dbe9256b1b4044bd34e75e7a7c5e965bb083cca7861&scene=27#wechat_redirect',\n",
       "  'Quartus系列：Quartus II 调用ModelSim仿真调试',\n",
       "  '本文主要讲述如何使用Quartus II\\n                        调用ModelSim进行仿真调试的一般步骤，虽然软件版本可能有所不同，但是基本操作一致，希望对于有需要的朋友有所帮助。',\n",
       "  '原创'],\n",
       " [187,\n",
       "  '2018年5月8日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484183&idx=1&sn=3b8cba950d68a68939767cad1bca93d0&chksm=fa3307aacd448ebc2fe4c66edbc113d442dae8c0ec7a3fb273374f10edeee558e929ac3410b6&scene=27#wechat_redirect',\n",
       "  'Quartus系列：Quartus II 功能仿真设置流程',\n",
       "  '本文主要介绍Quartus II\\n                        功能仿真设置流程，主要使用工具自身功能进行仿真。虽然软件版本有所不同，但是基本操作流程一致，希望对于需要的朋友有所帮助。',\n",
       "  '原创'],\n",
       " [188,\n",
       "  '2018年5月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484162&idx=1&sn=3a968a8f1e132c88d24a97cb68bce552&chksm=fa3307bfcd448ea97da348d7fe18fad91e885574d49716664c805db55e5a970f45e85c7ecc2b&scene=27#wechat_redirect',\n",
       "  'Quartus系列：Quartus II 原理图输入设计',\n",
       "  '本文介绍如何使用Quartus进行原理图设计，虽然软件版本可能存在差异，但是操作流程和步骤基本一致，仅希望对有需要的朋友有说帮助。',\n",
       "  '原创'],\n",
       " [189,\n",
       "  '2018年5月6日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484151&idx=1&sn=d0202e7d1cc17b279140d4ef0c7f8b4b&chksm=fa33064acd448f5c7f7601e7d7d21cf15fa84fd28db4d2232df44f336307b4c439b3c4376965&scene=27#wechat_redirect',\n",
       "  'Quartus系列：Quartus II 创建工程流程',\n",
       "  'Quartus系列：Quartus II\\n                        创建工程流程，主要讲述如何使用软件进行工程创建。软件版本可能不同，但是基本操作流程是完全一致的。希望对需要的人有帮助。',\n",
       "  '原创'],\n",
       " [190,\n",
       "  '2018年5月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484140&idx=1&sn=d4203c9c0bd87ed6a0f5e96d86c4ba61&chksm=fa330651cd448f4741aa46b007d5969bf88b9e9ad086b8fec22d0d9d85afc1476a42f4981a7e&scene=27#wechat_redirect',\n",
       "  'Quartus系列：Quartus II 下载入FPGA流程',\n",
       "  'Quartus系列：Quartus II 下载入FPGA流程，虽然目前存在更多地版本，但是基本操作流程是一致的。希望对有需要的朋友有帮助。',\n",
       "  '原创'],\n",
       " [191,\n",
       "  '2018年5月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484126&idx=1&sn=181be08bdb758d4e9d54fe3314dd63c7&chksm=fa330663cd448f75db544ec7284796361f2842565ff5e6ce5bf260d70017f214f4e48a9c3d57&scene=27#wechat_redirect',\n",
       "  'RTL基本知识：全加器设计（VHDL）',\n",
       "  '使用层次化设计方法，用VHDL语言设计四位二进制全加器，并进行仿真。',\n",
       "  '原创'],\n",
       " [192,\n",
       "  '2018年4月30日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484123&idx=1&sn=5e058a147265501d2af456eec8bfcc22&chksm=fa330666cd448f707569ad52769860018cf9265b6e08ff670bb9f6c72ca010ffc07c002e385c&scene=27#wechat_redirect',\n",
       "  '常用集成电路名词缩写汇总(第二版)',\n",
       "  '分享一篇文章。'],\n",
       " [193,\n",
       "  '2018年4月29日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484121&idx=1&sn=702608425dc944f3095af64339988d7b&chksm=fa330664cd448f7254f1245fbefa3d5117554b93b2b06490fd969ef682e66ecfeade9862121e&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【15】鸠占鹊巢',\n",
       "  '在使用Verilog进行设计过程中，经常会遇到某些条件判断语句中的分支没有执行，有些for循环'],\n",
       " [194,\n",
       "  '2018年4月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484116&idx=1&sn=15711827b2fbf6a11824cf03be60d5cf&chksm=fa330669cd448f7f55f9a3d38270de5ab0363accbd900c42e5902084e9187c93cb11d332a043&scene=27#wechat_redirect',\n",
       "  '面试系列:物理综合【9】Partition',\n",
       "  '分享一篇文章。'],\n",
       " [195,\n",
       "  '2018年4月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484114&idx=1&sn=7d7c7194bf0fd51458a8063bde388bdf&chksm=fa33066fcd448f798a975dea8dec336a5c1b5b86726fc56df15f53fcbea8c160dc1595a31f42&scene=27#wechat_redirect',\n",
       "  '面试系列:物理综合【8】关于wire_load',\n",
       "  '分享一篇文章。'],\n",
       " [196,\n",
       "  '2018年4月22日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484112&idx=1&sn=45144e70fe19f96ffd271df3c7181e33&chksm=fa33066dcd448f7b8925226d4fb26c8d00d5da73ccc3cbb5e98317ca2cd44c2b6f9cc1dab847&scene=27#wechat_redirect',\n",
       "  '面试系列:RTL基本知识【5】快速填充矢量',\n",
       "  '分享一篇文章。'],\n",
       " [197,\n",
       "  '2018年4月16日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484110&idx=1&sn=67c79095c3aad456732692bcf194d903&chksm=fa330673cd448f65c0d4fb1bb75b9f1921bed8c915532aaa1426ba80188dfd950399b5d7178b&scene=27#wechat_redirect',\n",
       "  '芯光灿烂集成电路学习群建群通知',\n",
       "  '分享一篇文章。'],\n",
       " [198,\n",
       "  '2018年4月15日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484108&idx=1&sn=caa85e7c6a1a10da3a6d862e3494c81a&chksm=fa330671cd448f67ec222067febe9f970edf0a01158243c1f335526143c1b114533871353b65&scene=27#wechat_redirect',\n",
       "  '面试系列:物理综合【7】Synopsys_dc.setup',\n",
       "  '分享一篇文章。'],\n",
       " [199,\n",
       "  '2018年4月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484106&idx=1&sn=2d4d12ce1820cfc6677b71e53066a578&chksm=fa330677cd448f61d212d05be805ece17d66ee0391c6dba4d5e554dd2caddb35368cd80b8b29&scene=27#wechat_redirect',\n",
       "  '面试系列:RTL基本知识【4】FSM在面试题中的应用_串行序列监测器',\n",
       "  '分享一篇文章。'],\n",
       " [200,\n",
       "  '2018年4月6日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484104&idx=1&sn=4f75df72147ccf2acfffcf69cef69269&chksm=fa330675cd448f632c48be64d5a70162a3ac57890e81da561027143ecfef42b16c3f3236715d&scene=27#wechat_redirect',\n",
       "  '面试系列：物理综合【6】Setup&Hold',\n",
       "  '分享一篇文章。'],\n",
       " [201,\n",
       "  '2018年4月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484102&idx=1&sn=7f84c64d3f79f6fd53188ddad59c54d2&chksm=fa33067bcd448f6d83f3d73ac063ef0f762d541145cb0163aa2bb6c77db239e87ac6fff93a8f&scene=27#wechat_redirect',\n",
       "  '集成电路基础测试题（有更新，请关注）',\n",
       "  '分享一篇文章。'],\n",
       " [202,\n",
       "  '2018年4月4日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484100&idx=1&sn=ab292923a5a331c0f6f20aba5572a0d4&chksm=fa330679cd448f6fbf26247869ae7b284d6149fbe2680ad8063ce2373276116e3c68d283e69a&scene=27#wechat_redirect',\n",
       "  '面试系列：RTL基本知识【3】Verilog常见错误',\n",
       "  '分享一篇文章。'],\n",
       " [203,\n",
       "  '2018年4月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484098&idx=1&sn=4f563d3d8da238f2064e936d6ea6a5dd&chksm=fa33067fcd448f69e9dc98e96a26e7a3f278fbf7b72b855d66b9156f6ea057d79160d47024be&scene=27#wechat_redirect',\n",
       "  '重要通知',\n",
       "  '分享一篇文章。'],\n",
       " [204,\n",
       "  '2018年3月20日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484096&idx=1&sn=297ca5abf77e9e546960088969e15a7a&chksm=fa33067dcd448f6b7331cc27bcf421b9e4ace842151b53db4a58ffad0f0320ddb2e25486829a&scene=27#wechat_redirect',\n",
       "  '面试系列：物理综合【5】关于PV',\n",
       "  '分享一篇文章。'],\n",
       " [205,\n",
       "  '2018年3月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484094&idx=1&sn=bc42163c188d09025ea49f85febed298&chksm=fa330603cd448f15e80173c5fe275baa438f72194605206d8ccb15d25e64c955945b4d54ac2b&scene=27#wechat_redirect',\n",
       "  '常用集成电路名词缩写汇总',\n",
       "  '分享一篇文章。'],\n",
       " [206,\n",
       "  '2018年3月18日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484092&idx=1&sn=9149d22a31a07e15f41da001e9db5ade&chksm=fa330601cd448f17b04e31c0c99a3b884fea02ff28f4f722f5702de87984a732e28a4f42088f&scene=27#wechat_redirect',\n",
       "  '重要：关于DC、PT开课情况说明',\n",
       "  '分享一篇文章。'],\n",
       " [207,\n",
       "  '2018年3月17日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484090&idx=1&sn=48a0b63f4a0ebfd8d61491b351144b68&chksm=fa330607cd448f11ad6f9209f3de9e73ac1abcfc1174a94456ed3018a389e80beff6265694ea&scene=27#wechat_redirect',\n",
       "  '集成电路基础测试题',\n",
       "  '分享一篇文章。'],\n",
       " [208,\n",
       "  '2018年3月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484088&idx=1&sn=bdfd5cc9727237a0ff480d6d1c206471&chksm=fa330605cd448f132dc97a75bdbd8074bc56cf236285fe837ba277dd1815509c90f352ae2760&scene=27#wechat_redirect',\n",
       "  '面试系列：物理综合【4】timing_path&path_group',\n",
       "  '分享一篇文章。'],\n",
       " [209,\n",
       "  '2018年3月13日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484086&idx=1&sn=cabcd252cc93bb3c105055a48055e3f3&chksm=fa33060bcd448f1d7ec69fd86a5dbb1a59aa53063940adc32fd8473eb9b5d9a3a1941a794fd1&scene=27#wechat_redirect',\n",
       "  'PT开课通知： 招募中',\n",
       "  '分享一篇文章。'],\n",
       " [210,\n",
       "  '2018年3月12日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484083&idx=1&sn=6b3073ce7172c31987a6fb2b94b721c8&chksm=fa33060ecd448f18376242d24c7fd54dbb5d7cc015f36b26cc241d75e651b4794fe0101ec7e0&scene=27#wechat_redirect',\n",
       "  'DC开课通知： 招募中',\n",
       "  '分享一篇文章。'],\n",
       " [211,\n",
       "  '2018年3月11日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484081&idx=1&sn=74141d22160bcf218815d6fc30cfce4c&chksm=fa33060ccd448f1af16922dcdcad82054d0353a990ba1cfb0f39f1d871a03c67204cada6ca4d&scene=27#wechat_redirect',\n",
       "  '面试系列：RTL基本知识【2】关于disable fork的误解',\n",
       "  '分享一篇文章。'],\n",
       " [212,\n",
       "  '2018年3月3日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484079&idx=1&sn=8e9f524c6b2d909464c379a3eb8a1214&chksm=fa330612cd448f04e116ba1a43faeb473f41a0714e7019ad6c4ca80466a4775b58676334f65a&scene=27#wechat_redirect',\n",
       "  '面试系列:物理综合【3】关于insert_scan',\n",
       "  '分享一篇文章。'],\n",
       " [213,\n",
       "  '2018年3月2日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484077&idx=1&sn=7aac43b6e506631ec0c45fb781542884&chksm=fa330610cd448f06c9c65c71b1043cf713ba20ce2a1abbba7a628100f5da08c053b7f87fcb5a&scene=27#wechat_redirect',\n",
       "  '面试系列：RTL基本知识【1】关于coverage',\n",
       "  '分享一篇文章。'],\n",
       " [214,\n",
       "  '2018年2月7日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484075&idx=1&sn=187e71bc4c9312f590162d214f182f10&chksm=fa330616cd448f00cc11735b92a4e79869c9ebb89013c1962f8dca0998e02aff3052263a8bf7&scene=27#wechat_redirect',\n",
       "  '【原创合集】芯光灿烂干货分享！',\n",
       "  '分享一篇文章。'],\n",
       " [215,\n",
       "  '2018年1月28日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484073&idx=1&sn=e9144f168abedfef26dd1e21bfbbc81a&chksm=fa330614cd448f02db32a7b9f8191f818e9dae4ed12ef5df37a558b3861d78e1f461d70ba9c8&scene=27#wechat_redirect',\n",
       "  '面试系列：可测性设计【5】关于Rombist',\n",
       "  '分享一篇文章。'],\n",
       " [216,\n",
       "  '2018年1月27日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484071&idx=1&sn=681d328ecb0551f84d71f0067720d36b&chksm=fa33061acd448f0ccfe7976d41c107372973584d0bd4522acf70494ffd782d47e1ddf3fe9db7&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【13】task和function',\n",
       "  '分享一篇文章。'],\n",
       " [217,\n",
       "  '2018年1月19日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484069&idx=1&sn=70ac072c4e884ac6340dcdcce4424be8&chksm=fa330618cd448f0e83786a8801557259f69f4837c591365b2f957908469806ca03749f7329d4&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【12】如何正确在敏感信号列表中包含function中的信号',\n",
       "  '分享一篇文章。'],\n",
       " [218,\n",
       "  '2018年1月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484067&idx=1&sn=0102a9143a6f5b35309fbf94fd1a3b8b&chksm=fa33061ecd448f0884f8ecc792df6d7d75f1a44f0538f1d3df846ab46fd92e7e9d921a2fbb5e&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【11】敏感信号列表中的数组',\n",
       "  '分享一篇文章。'],\n",
       " [219,\n",
       "  '2018年1月6日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484065&idx=1&sn=509375fc8a0eee2c5cf3f5247a0277a5&chksm=fa33061ccd448f0a8e4fb478bb4f786edabac619f14180bb3b538d402f9d222713b05e9b0149&scene=27#wechat_redirect',\n",
       "  '面试系列:可测性设计【3】关于测试覆盖率',\n",
       "  '分享一篇文章。'],\n",
       " [220,\n",
       "  '2018年1月5日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484063&idx=1&sn=c21d8c5331425743871768ea3477b021&chksm=fa330622cd448f349e55e9ad84a885f35704d6f178da7367cf80cafff5baefa33ff811496208&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【10】转义名的前世今生',\n",
       "  '分享一篇文章。'],\n",
       " [221,\n",
       "  '2017年12月24日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484061&idx=1&sn=21ea26825241904a6deeba2f3d858102&chksm=fa330620cd448f36763f646944e3a5c6afc6273124505c8ebedcf76678f7a73bd3088e92e309&scene=27#wechat_redirect',\n",
       "  '面试系列:物理设计【1】关于UDSM后端设计总结',\n",
       "  '分享一篇文章。'],\n",
       " [222,\n",
       "  '2017年12月23日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484059&idx=1&sn=05b5e106947ded2d80c558e54951f68e&chksm=fa330626cd448f3036d664542633da9ccfd72cea26f4b58eb576a918abd06790b94dce277654&scene=27#wechat_redirect',\n",
       "  'Verilog系列：【9】编译命令指定隐性线网类型',\n",
       "  '分享一篇文章。'],\n",
       " [223,\n",
       "  '2017年12月15日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484057&idx=1&sn=f64d8caf7e22bfe359e75f88fa541891&chksm=fa330624cd448f32dfcbb76f0c06f030c2704482495386a1c186a3186e7aa5cec86ad292a70d&scene=27#wechat_redirect',\n",
       "  'Verilog系列:【8】线网或变量宽度与端口宽度不匹配',\n",
       "  '分享一篇文章。'],\n",
       " [224,\n",
       "  '2017年12月1日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484055&idx=1&sn=e581f707dbdb3f7770afded2132c8380&chksm=fa33062acd448f3cfd9ccd47c18b36ba3ca174aacab4c21d66a5c1ac1bb6733bbcc81d13b0ed&scene=27#wechat_redirect',\n",
       "  'Verilog系列 【6】线网的隐性声明',\n",
       "  '线网作为Verilog语言中主要数据类型之一(变量数据类型和线网数据类型),主要用来模拟数字设计中连接多个不同模块或者模型的物理连线,因此线网是不存储数据的(除了trireg类型),仿真时线网上显示的数据由驱动该线网的驱动源决定的.',\n",
       "  '原创'],\n",
       " [225,\n",
       "  '2017年11月14日',\n",
       "  'http://mp.weixin.qq.com/s?__biz=MzUyNDExMzM2Mg==&mid=2247484039&idx=1&sn=f719612c1ff10d13a1c93016c1329b7c&chksm=fa33063acd448f2c5c9ed7bff2bcf3e63bb8b70811055d53858499f08fb478db6ee91c002ea6&scene=27#wechat_redirect',\n",
       "  '公众号迁移说明',\n",
       "  '感谢你继续关注我们的公众号，您之前关注的公众号的所有内容已迁移至“芯光灿烂”公众号，迁移情况如下：旧账号名称',\n",
       "  '原创']]"
      ]
     },
     "execution_count": 153,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "res_all = []\n",
    "i = 0\n",
    "for li in div_li_all:\n",
    "    i += 1\n",
    "    print(\"****************************************************\")\n",
    "\n",
    "    div_li = [i]\n",
    "    for k in li.find_all('div', class_='weui_msg_card_hd'):\n",
    "        div_li.append(k.text)\n",
    "\n",
    "    div_li.append(li.find('h4').attrs['hrefs'])\n",
    "    div_li.append(li.find('h4').contents[-1].strip())\n",
    "\n",
    "    # for k in li.find_all('p', class_='weui_media_extra_info'):\n",
    "    #     div_li.append(k.contents[0])\n",
    "    #     break\n",
    "\n",
    "\n",
    "    for k in li.find_all('p', class_='weui_media_desc'):\n",
    "        if k.contents:\n",
    "            div_li.append(k.contents[0].strip())\n",
    "        else:\n",
    "            div_li.append(\"\")\n",
    "\n",
    "    for k in li.find_all('span', class_='icon_original_tag'):\n",
    "        if k.contents:\n",
    "            div_li.append(k.contents[0].strip())\n",
    "        else:\n",
    "            div_li.append(\"\")\n",
    "        break\n",
    "\n",
    "    res_all.append(div_li)\n",
    "\n",
    "    \n",
    "res_all"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 168,
   "id": "f1816b0a",
   "metadata": {},
   "outputs": [],
   "source": [
    "for li in res_all:\n",
    "    with open(os.path.join(\"D:\\Gitee\\ICEhe\\TMP\", li[3].replace(\"/\", \"-\").replace(\"（>>, <<）\", \"\").replace(\"*\", \"※\") +\".md\"), \"w\", encoding=\"utf-8\") as f:\n",
    "        f.write(\"<center><font size=6 color=green>\" + li[3] + \"</font></center>\" + \"\\n\")\n",
    "\n",
    "        f.write(li[4] + \"\\n\\n\")\n",
    "        f.write(\"[链接](\"  + li[2] + \")\" +\"\\n\\n\")\n",
    "        f.write(li[1] + \"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 162,
   "id": "b1fa7aa1",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "with open(os.path.join(\"D:\\Gitee\\ICEhe\\TMP\", li[3]+\".md\"), \"w\", encoding=\"utf-8\") as f:\n",
    "    f.write(\"<center><font size=6 color=green>\" + li[3] + \"</font></center>\" + \"\\n\")\n",
    "    \n",
    "    f.write(li[4] + \"\\n\\n\")\n",
    "    f.write(\"[链接](\"  + li[2] + \")\" +\"\\n\\n\")\n",
    "    f.write(li[1] + \"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 155,
   "id": "c279a127",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'感谢你继续关注我们的公众号，您之前关注的公众号的所有内容已迁移至“芯光灿烂”公众号，迁移情况如下：旧账号名称'"
      ]
     },
     "execution_count": 155,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "li[4]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 165,
   "id": "59984ca2",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'硅芯思见：【159】SystemVerilog|Verilog中的各种延迟模型之模块路径延迟'"
      ]
     },
     "execution_count": 165,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "li[3].replace(\"/\", \"|\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b127ad5c",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9c3d0f02",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "739284ab",
   "metadata": {},
   "outputs": [],
   "source": [
    "jsondata"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 147,
   "id": "d8d612fa",
   "metadata": {},
   "outputs": [],
   "source": [
    "import urllib.request"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 149,
   "id": "f94a17f0",
   "metadata": {},
   "outputs": [],
   "source": [
    "def getHtml(url):\n",
    "    html = urllib.request.urlopen(url).read()\n",
    "    return html\n",
    "\n",
    "\n",
    "def saveHtml(file_name, file_content):\n",
    "    # 注意windows文件命名的禁用符，比如 /\n",
    "    with open(file_name.replace('/', '_') + \".html\", \"wb\") as f:\n",
    "        # 写文件用bytes而不是str，所以要转码\n",
    "        f.write(file_content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 150,
   "id": "72cf9988",
   "metadata": {},
   "outputs": [],
   "source": [
    "html = getHtml(res_all[0][2])\n",
    "saveHtml(res_all[0][3], html)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0bb06a00",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9bddfc41",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "474974cb",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
