

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'
================================================================
* Date:           Sun Nov  3 13:42:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.951 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_6  |       25|       25|         2|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    170|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    303|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_3_fu_316_p2             |         +|   0|  0|  13|          10|           6|
    |add_ln105_4_fu_283_p2             |         +|   0|  0|  13|           5|           1|
    |add_ln105_fu_263_p2               |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_115                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_325                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_328                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_331                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_334                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_337                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_340                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_2_fu_289_p2            |      icmp|   0|  0|  13|           5|           3|
    |icmp_ln105_fu_257_p2              |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln108_fu_277_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_condition_230                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_235                  |        or|   0|  0|   2|           1|           1|
    |select_ln105_fu_295_p3            |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 133|          75|          65|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                                                        |   9|          2|    5|         10|
    |ap_sig_allocacmp_phi_urem_load                                            |   9|          2|    5|         10|
    |connect_1_blk_n                                                           |   9|          2|    1|          2|
    |j_2_fu_94                                                                 |   9|          2|    5|         10|
    |phi_mul_fu_90                                                             |   9|          2|   10|         20|
    |phi_urem_fu_86                                                            |   9|          2|    5|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1  |  14|          3|    8|         24|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     | 170|         37|   89|        234|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln108_reg_387       |   1|   0|    1|          0|
    |j_2_fu_94                |   5|   0|    5|          0|
    |phi_mul_fu_90            |  10|   0|   10|          0|
    |phi_urem_fu_86           |   5|   0|    5|          0|
    |trunc_ln105_reg_383      |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|connect_1_dout                                                                  |   in|   32|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_num_data_valid                                                        |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_fifo_cap                                                              |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_empty_n                                                               |   in|    1|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_read                                                                  |  out|    1|     ap_fifo|                                                              connect_1|       pointer|
|B_ROW_5_load                                                                    |   in|   32|     ap_none|                                                           B_ROW_5_load|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

