# IO1

## BIBUF

Bidirectional Buffer.

![](GUID-B3848C8D-193A-4BA2-91B3-496A7F7A5E27-low.png "BIBUF")

|Input|Output|
|-----|------|
|D, E, PAD|PAD, Y|

|MODE|E|D|PAD|Y|
|----|---|---|---|---|
|OUTPUT|1|D|D|D|
|INPUT|0|X|Z|X|
|INPUT|0|X|PAD|PAD|

## BIBUF\_DIFF

Bidirectional Buffer, Differential I/O.

![](GUID-125D96AC-DA8B-4C69-A0AF-61A60153B41D-low.png "BIBUF_DIFF")

|Input|Output|
|-----|------|
|D, E, PADP, PADN|PADP, PADN, Y|

|MODE|E|D|PADP|PADN|Y|
|----|---|---|----|----|---|
|OUTPUT|1|0|0|1|0|
|OUTPUT|1|1|1|0|1|
|INPUT|0|X|Z|Z|X|
|INPUT|0|X|0|0|X|
|INPUT|0|X|1|1|X|
|INPUT|0|X|0|1|0|
|INPUT|0|X|1|0|1|

## CLKBIBUF

Bidirectional Buffer with Input to global network.

![](GUID-E15175C0-8970-4DCC-8936-31578FC62858-low.png "CLKBIBUF")

|Input|Output|
|-----|------|
|D, E, PAD|PAD, Y|

|D|E|PAD|Y|
|---|---|---|---|
|X|0|Z|X|
|X|0|0|0|
|X|0|1|1|
|0|1|0|0|
|1|1|1|1|

## CLKBUF

Input Buffer to global network.

![](GUID-963E9C50-C230-48FC-B2B7-3B067095833B-low.png "CLKBUF")

|Input|Output|
|-----|------|
|PAD|Y|

|PAD|Y|
|---|---|
|0|0|
|1|1|

## CLKBUF\_DIFF

Differential I/O macro to global network, Differential I/O.

![](GUID-42AB235C-D1A1-48AC-9AC9-0DBB15E90F8B-low.png "INBUF_DIFF")

|Input|Output|
|-----|------|
|PADP, PADN|Y|

|PADP|PADN|Y|
|----|----|---|
|Z|Z|Y|
|0|0|X|
|1|1|X|
|0|1|0|
|1|0|1|

## INBUF

Input Buffer.

![](GUID-93A0FFF3-8A1E-4C6C-88C8-FB5941699821-low.png "INBUF")

|Input|Output|
|-----|------|
|PAD|Y|

|PAD|Y|
|---|---|
|Z|X|
|0|0|
|1|1|

## INBUF\_DIFF

Input Buffer, Differential I/O.

![](GUID-F34047CD-6E24-43AE-B576-EE05940658DC-low.png "INBUF_DIFF")

|Input|Output|
|-----|------|
|PADP, PADN|Y|

|PADP|PADN|Y|
|----|----|---|
|Z|Z|X|
|0|0|X|
|1|1|X|
|0|1|0|
|1|0|1|

## IOINFF\_BYPASS

The I/O input bypass macro is available in post-layout netlist only.

![](GUID-60A1A7F2-8DE3-43A5-9A56-769B5A22C06C-low.jpg "IOINFF_BYPASS")

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|0|
|1|1|

## IOENFF\_BYPASS

The I/O enable bypass macro is available in post-layout netlist only.

![](GUID-C2B73C16-9828-4A4B-A796-840DFF1A31FF-low.jpg "IOENFF_BYPASS")

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|0|
|1|1|

## IOOUTFF\_BYPASS

The I/O output bypass macro is available in post-layout netlist only.

![](GUID-172AA514-38D9-4AD6-9F74-3BC30C51720D-low.jpg "IOOUTFF_BYPASS")

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|0|
|1|1|

## IOPAD\_BI

The I/O output bypass macro is available in post-layout netlist only.

![](GUID-102CD735-223A-402F-932C-768600F0BB9B-low.jpg "IOPAD_BI")

|Input|Output|
|-----|------|
|D, E, PAD|PAD, Y, Y\_HW|

|MODE|E|D|PAD|Y|Y\_HW|
|----|---|---|---|---|-----|
|OUTPUT|1|D|D|D|D|
|INPUT|0|X|Z|X|X|
|INPUT|0|X|PAD|PAD|PAD|

## IOPADP\_BI

The I/O PAD bi-directional macro is available in post-layout netlist only.

![](GUID-14B86728-D6FE-408F-B881-D879FD7EA750-low.jpg "IOPADP_BI")

|Input|Output|
|-----|------|
|N2PIN\_P, OIN\_P, EIN\_P, PAD\_P|PAD\_P, IOUT\_P, IOUT\_HW\_P|

|MODE|EIN\_P|OIN\_P|PAD\_P|N2PIN\_P|IOUT\_P|OUT\_HW\_P|
|----|------|------|------|--------|-------|----------|
|OUTPUT|1|0|0|1|0|0|
|OUTPUT|1|1|1|0|1|1|
|INPUT|0|X|Z|Z|X|X|
|INPUT|0|X|0|0|X|X|
|INPUT|0|X|1|1|X|X|
|INPUT|0|X|0|1|0|0|
|INPUT|0|X|1|0|1|1|

## IOPADN\_BI

The I/O PAD bi-directional macro is available in post-layout netlist only.

![](GUID-06A01002-FD8D-46ED-9F2B-12D7294E5EB9-low.jpg "IOPADN_BI")

|Input|Output|
|-----|------|
|OIN\_P, EIN\_P, PAD\_P|PAD\_P, N2POUT\_P|

|MODE|EIN\_P|OIN\_P|PAD\_P|N2POUT\_P|
|----|------|------|------|---------|
|OUTPUT|1|1|0|0|
|OUTPUT|1|0|1|1|
|INPUT|0|X|Z|X|
|INPUT|0|X|0|X|
|INPUT|0|X|1|X|
|INPUT|0|X|0|0|
|INPUT|0|X|1|1|

## IOPADP\_IN

The I/O PAD input macro is available in post-layout netlist only.

![](GUID-5E501467-2482-4538-A11B-DF6E9FE31E41-low.jpg "IOPADP_IN")

|Input|Output|
|-----|------|
|PAD\_P, N2PIN\_P|IOUT\_P, IOUT\_HW\_P|

|PAD\_P|N2PIN\_P|IOUT\_P|IOUT\_HW\_P|
|------|--------|-------|-----------|
|Z|X|X|X|
|0|X|0|0|
|1|X|1|1|

## IOPADN\_IN

The I/O PAD input macro is available in post-layout netlist only.

![](GUID-DE3E5CEF-91D5-4A30-BE81-E3F1003C920B-low.jpg "IOPADN_IN")

|Input|Output|
|-----|------|
|PAD\_P|N2POUT\_P|

|PAD\_P|N2POUT\_P|
|------|---------|
|0|1|
|1|0|

## IOPADP\_TRI

The I/O PAD tristate output macro is available in post-layout netlist only.

![](GUID-77E654C6-B13A-4B44-A41B-CBC06D0AE23D-low.png "IOPADP_TRI")

|Input|Output|
|-----|------|
|OIN\_P, EIN\_P|PAD\_P|

|OIN\_P|EIN\_P|PAD\_P|
|------|------|------|
|X|0|Z|
|OIN\_P|1|OIN\_P|

## IOPADN\_TRI

The I/O PAD tristate output macro is available in post-layout netlist only.

![](GUID-87EFB246-2F47-4EA1-A16F-FA048174ADF9-low.jpg "IOPADN_TRI")

|Input|Output|
|-----|------|
|OIN\_P, EIN\_P|PAD\_P|

|OIN\_P|EIN\_P|PAD\_P|
|------|------|------|
|X|0|Z|
|0|1|1|
|1|1|0|

## IO\_DIFF

The I/O Differential macro is available only in post-layout netlist \(place holder to reserve the N location\).

![](GUID-A8135DC3-F863-4D56-BE32-9123D04C98B6-low.jpg "IO_DIFF")

Input = YIN

## IOTRI\_OB\_EB

The I/O feed through macro is available in post-layout netlist only.

![](GUID-7BA158EE-A396-4AF6-9AD2-964397A210A1-low.jpg "IOTRI_OB_EB")

|Input|Output|
|-----|------|
|D, E|DOUT, EOUT|

|D|DOUT|
|---|----|
|0|0|
|1|1|

|E|EOUT|
|---|----|
|0|0|
|1|1|

## IOBI\_IB\_OB\_EB

The I/O feed through macro is available in post-layout netlist only.

![](GUID-D563675B-5944-4745-AEAA-9387E20B5D71-low.jpg "IOBI_IB_OB_EB")

|Input|Output|
|-----|------|
|D, E, YIN|DOUT, EOUT, Y|

|D|DOUT|
|---|----|
|0|0|
|1|1|

|E|EOUT|
|---|----|
|0|0|
|1|1|

|YIN|Y|
|---|---|
|0|0|
|1|1|

## OUTBUF

Output buffer.

![](GUID-849A40F8-2888-46BE-9CD3-A22B3EA61762-low.png "OUTBUF")

|Input|Output|
|-----|------|
|D|PAD|

|D|PAD|
|---|---|
|0|0|
|1|1|

## OUTBUF\_DIFF

Output buffer, Differential I/O.

![](GUID-9F2F4C14-5EF5-4E50-A0ED-0E1A3D3F6034-low.png "OUTBUF_DIFF")

|Input|Output|
|-----|------|
|D|PADP, PADN|

|D|PADP|PADN|
|---|----|----|
|0|0|1|
|1|1|0|

## TRIBUFF

Tristate output buffer.

![](GUID-5F437E6F-D005-4C80-A2E1-AADE7E1329E6-low.png "TRIBUFF")

|Input|Output|
|-----|------|
|D, E|PAD|

|D|E|PAD|
|---|---|---|
|X|0|Z|
|D|1|D|

## TRIBUFF\_DIFF

Tristate output buffer, Differential I/O.

![](GUID-290C2D08-F606-40E0-B55F-00670330FD3F-low.png "TRIBUFF_DIFF")

|Input|Output|
|-----|------|
|D, E|PADP, PADN|

|D|E|PADP|PADN|
|---|---|----|----|
|X|0|Z|Z|
|0|1|0|1|
|1|1|1|0|

## DDR\_IN

The DDR\_IN macro is available for both pre-layout and post-layout simulation flows. It consists of two SLE macros and a latch. The input D must be connected to an I/O.

![](GUID-93495F34-3E4A-47A1-B134-E5C94397F8CB-low.png "DDR_IN")

|Input|Output|
|Name|Function|Name|
|-----|------|
|----|--------|----|
|D|Data input|QRQF|
|CLK|Clock input|
|EN|Active High CLK enable|
|ALn|Asynchronous load. This active low signal either sets the register or clears the register depending on the value of ADn.|
|ADn[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-CC1BA696-3B7F-456E-85A0-D9F70BE48391)|Static asynchronous load data. When ALn is active, QR and QF go to the complement of ADn.|
|SLn|Synchronous load. This active low signal either sets the register or clears the register depending on the value of SD, at the rising edge of CLK.|
|SD[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-CC1BA696-3B7F-456E-85A0-D9F70BE48391)|Static synchronous load data. When SLn is active \(that is,<br /> low\), QR and QF go to the value of SD at the rising edge of CLK.|

**Note:**

1.  ADn and SD are static inputs defined at design time and need to be tied to 0 or 1.

|ALn|CLK|EN|SLn|dfn+1 \(Internal Signal\)|QRn+1|QFn+1|
|---|---|---|---|-------------------------|-----|-----|
|0|X|X|X|!ADn|!ADn|!ADn|
|1|Not rising|X|X|dfn|QRn|QFn|
|1|↑|0|X|dfn|QRn|QFn|
|1|↑|1|0|dfn|SD|SD|
|1|↑|1|1|dfn|D|dfn|
|1|↓|X|X|D|QRn|QFn|

## DDR\_OUT

The DDR\_OUT macro is an output DDR cell and is available for pre-layout simulation. It consists of two SLE macros. The output Q must be connected to an I/O.

![](GUID-78EF8F6C-8FDA-4898-AA95-36F0DD53CBEC-low.jpg "DDR_OUT")

|Input|Output|
|Name|Function| |
|-----|------|
|----|--------|---|
|DR|Data input \(Rising Edge\)|Q|
|DF|Data input \(Falling Edge\)|
|CLK|Clock input|
|EN|Active High CLK enable|
|ALn|Asynchronous load. This active low signal either sets the register or clears the register depending on the value of ADn.|
|ADn[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-A031828C-AC1E-4DDB-9AF0-63C94E73923C)|Static asynchronous load data. When ALn is active, Q goes to the complement of ADn.|
|SLn|Synchronous load. This active low signal either sets the register or clears the register depending on the value of SD, at the rising edge of CLK.|
|SD[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-A031828C-AC1E-4DDB-9AF0-63C94E73923C)|Static synchronous load data. When SLn is<br /> active \(that is, low\), Q goes to the value of SD at the rising edge of<br /> CLK.|

**Note:**

1.  ADn and SD are static inputs defined at design time and need to be tied to 0 or 1.

|ALn|CLK|EN|SLn|QRn+1|QFn+1|Qn+1|
|---|---|---|---|-----|-----|----|
|0|X|X|X|!ADn|!ADn|!ADn|
|1|1|X|X|QRn|QFn|QRn|
|1|↑|0|X|QRn|QFn|QRn+1|
|1|↑|1|0|SD|SD|QRn+1|
|1|↑|1|1|DR|DF|QRn+1|
|1|0|X|X|QRn|QFn|QFn|

## DDR\_OE\_UNIT

The DDR\_OE\_UNIT macro is an output DDR cell that is only available for post-layout simulations. Every DDR\_OUT instance is replaced by DDR\_OE\_UNIT during compile. The DDR\_OE\_UNIT macro consists of a DDR\_OUT macro with inverted data inputs and SDR control.

![](GUID-8FB3FE91-F8F7-4419-965A-445AF8E4A6B9-low.jpg "DDR_OE_UNIT")

|Input|Output|
|Name|Function| |
|-----|------|
|----|--------|---|
|DRn|Data input \(Rising Edge\)|Q|
|DFn|Data input \(Falling Edge\)|
|CLK|Clock input|
|EN|Active High CLK enable|
|ALn|Asynchronous load. This active low signal either sets the register or clears the register depending on the value of ADn.|
|ADn|Static asynchronous load data. When ALn is active, Q goes to the complement of ADn.|
|SLn|Synchronous load. This active low signal either sets the register or clears the register depending on the value of SD, at the rising edge of CLK.|
|SD|Static synchronous load data. When SLn is<br /> active \(that is, low\), Q goes to the value of SD at the rising edge of<br /> CLK.|
|SDR|Controls whether the cell operates in DDR \(SDR = 0\) or SDR \(SDR = 1\) modes.|

|SDR|ALn|CLK|EN|SLn|QRn+1|QFn+1|Qn+1|
|---|---|---|---|---|-----|-----|----|
|0|0|X|X|X|!ADn|!ADn|!ADn|
|0|1|1|X|X|QRn|QFn|QRn|
|0|1|↑|0|X|QRn|QFn|QRn+1|
|0|1|↑|1|0|SD|SD|QRn+1|
|0|1|↑|1|1|!DRn|!DFn|QRn+1|
|0|1|0|X|X|QRn|QFn|QFn|

## IOIN\_IB

Buffer macro available in post-layout netlist only.

![](GUID-3D6B1925-F3A5-46C1-A1D1-2D0DC8C331C3-low.jpg "IOIN_IB")

|Input|Output|
|-----|------|
|YIN, E|Y|

**Note:** E input is not used.

|YIN|Y|
|---|---|
|Z|X|
|0|0|
|1|1|

## IOPAD\_IN

Input I/O macro available in post-layout netlist only.

![](GUID-40201D43-CCF9-4234-A84B-16951827B4C8-low.png "IOPAD_IN")

|Input|Output|
|-----|------|
|PAD|Y, Y\_HW|

|PAD|Y, Y\_HW|
|---|--------|
|Z|X|
|0|0|
|1|1|

## IOPAD\_TRI

Tri-state output buffer available in post-layout netlist only.

![](GUID-3D456E7D-2FD2-4824-847A-6EA03806DC2B-low.png "IOPAD_TRI")

|Input|Output|
|-----|------|
|D, E|PAD|

|D|E|PAD|
|---|---|---|
|X|0|Z|
|0|1|0|
|1|1|1|

## IOINFF

Registered input I/O macro available only in post-layout netlist.

![](GUID-65ED34CE-1302-48B2-B003-FA001A56E66E-low.png "IOINFF")

|Input|Output|
|-----|------|
|Name|Function|Q|
|D|Data|
|CLK|Clock|
|EN|Enable|
|ALn|Asynchronous Load \(Active-Low\)|
|ADn[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-8D5D8F5E-7E24-411E-9DEA-BF27B23366EA)|Asynchronous Data \(Active-Low\)|
|SLn|Synchronous Load \(Active-Low\)|
|SD[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-8D5D8F5E-7E24-411E-9DEA-BF27B23366EA)|Synchronous Data|
|DELEN[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-8D5D8F5E-7E24-411E-9DEA-BF27B23366EA)|Enable Single-event Transient mitigation|

**Note:**

1.  ADn, SD, and DELEN are static signals defined at design time and need to be tied to 0 or 1.

|ALn|ADn|CLK|EN|SLn|SD|D|Qn+1|
|---|---|---|---|---|---|---|----|
|0|ADn|X|X|X|X|X|!ADn|
|1|X|Not rising|X|X|X|X|Qn|
|1|X|↑|0|X|X|X|Qn|
|1|X|↑|1|0|SD|X|SD|
|1|X|↑|1|1|X|D|D|

## IOOEFF

Registered output I/O macro available only in post-layout netlist. The IOOEFF is an SLE\_RT with an inverted data input.

![](GUID-E7DDD15E-50A4-46F8-871A-470AB9A3F3CF-low.png "IOOEFF")

|Input|Output|
|-----|------|
|Name|Function|Q|
|D|Data|
|CLK|Clock|
|EN|Enable|
|ALn|Asynchronous Load \(Active Low\)|
|ADn[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-0D7F28D4-B43C-415C-B712-6DAC169FFDCA)|Asynchronous Data \(Active Low\)|
|SLn|Synchronous Load \(Active Low\)|
|SD[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-0D7F28D4-B43C-415C-B712-6DAC169FFDCA)|Synchronous Data|
|DELEN[1](GUID-99BD87EC-7492-4845-B792-D3977528DE90.md#GUID-0D7F28D4-B43C-415C-B712-6DAC169FFDCA)|Enable Single-event Transient mitigation|

**Note:**

1.  ADn, SD, and DELEN are static signals defined at design time and need to be tied to 0 or 1.

|ALn|ADn|CLK|EN|SLn|SD|D|Qn+1|
|---|---|---|---|---|---|---|----|
|0|ADn|X|X|X|X|X|!ADn|
|1|X|Not rising|X|X|X|X|Qn|
|1|X|↑|0|X|X|X|Qn|
|1|X|↑|1|0|SD|X|SD|
|1|X|↑|1|1|X|D|!D|

