INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/ip/fifo_axi_req/sim/fifo_axi_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_axi_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_s2mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_s2mm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_s2mm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_s2mm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_s2mm_data_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_s2mm_data_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_s2mm_upsize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_s2mm_upsize
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/ip/fifo_axi_data/sim/fifo_axi_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_axi_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_in_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_in_top
INFO: [VRFC 10-2458] undeclared symbol cts, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_in_top.sv:156]
INFO: [VRFC 10-2458] undeclared symbol trg_ext, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_in_top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol sto, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_in_top.sv:201]
INFO: [VRFC 10-2458] undeclared symbol cfg_rle, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_in_top.sv:204]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_mm2s_data_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_mm2s_data_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_gpio
INFO: [VRFC 10-2458] undeclared symbol gpio_p_o, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:218]
INFO: [VRFC 10-2458] undeclared symbol gpio_p_i, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:218]
INFO: [VRFC 10-2458] undeclared symbol gpio_n_o, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:219]
INFO: [VRFC 10-2458] undeclared symbol gpio_n_i, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:219]
INFO: [VRFC 10-2458] undeclared symbol trg_intr, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:448]
INFO: [VRFC 10-2458] undeclared symbol dma_intr, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:449]
INFO: [VRFC 10-2458] undeclared symbol cfg_sts_reg_in, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:488]
INFO: [VRFC 10-2458] undeclared symbol ctl_trg, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_gpio.sv:541]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/axi4_stream_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/rle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/evn_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/interface/axi4_lite_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/axi4_stream_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/old_acq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module old_acq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/interface/axi4_stream_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/la_trg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la_trg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/interface/spi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/rtl/str_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module str_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_mm2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_mm2s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_mm2s_downsize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_mm2s_downsize
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/rp_dma_mm2s_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_dma_mm2s_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_out_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_out_top
INFO: [VRFC 10-2458] undeclared symbol cts, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_out_top.sv:156]
INFO: [VRFC 10-2458] undeclared symbol trg_ext, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_out_top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol sto, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_out_top.sv:201]
INFO: [VRFC 10-2458] undeclared symbol cfg_rle, assumed default net type wire [/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/new/gpio_out_top.sv:204]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
