0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Work/Documents/GitHub/DDSP/Assignment3/frequency_divider/frequency_divider.srcs/sim_1/new/ROM_sin_tb.vhd,1744364008,vhdl,,,,rom_sin_tb,,,,,,,,
C:/Users/Work/Documents/GitHub/DDSP/Assignment3/frequency_divider/frequency_divider.srcs/sim_1/new/clock_divider_tb.vhd,1744360056,vhdl,,,,clock_divider_tb,,,,,,,,
C:/Users/Work/Documents/GitHub/DDSP/Assignment3/frequency_divider/frequency_divider.srcs/sources_1/new/ROM_sign_clocked.vhd,1744363883,vhdl,,,,rom_sign_clocked,,,,,,,,
C:/Users/Work/Documents/GitHub/DDSP/Assignment3/frequency_divider/frequency_divider.srcs/sources_1/new/clock_divider.vhd,1744359000,vhdl,,,,clock_divider,,,,,,,,
