Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 09:15:20 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file spi_to_dma_wrapper_timing_summary_routed.rpt -pb spi_to_dma_wrapper_timing_summary_routed.pb -rpx spi_to_dma_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : spi_to_dma_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     2           
PDRC-190   Warning   Suboptimally placed synchronized register chain  1           
TIMING-18  Warning   Missing input or output delay                    5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.663        0.000                      0                 8074        0.017        0.000                      0                 8074        8.750        0.000                       0                  3474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.663        0.000                      0                 7964        0.017        0.000                      0                 7964        8.750        0.000                       0                  3474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.765        0.000                      0                  110        0.349        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.610ns (8.372%)  route 6.677ns (91.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.313    10.279    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.581    22.760    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/C
                         clock pessimism              0.115    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X19Y48         FDRE (Setup_fdre_C_R)       -0.632    21.941    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.610ns (8.372%)  route 6.677ns (91.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.313    10.279    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.581    22.760    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/C
                         clock pessimism              0.115    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X19Y48         FDRE (Setup_fdre_C_R)       -0.632    21.941    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.610ns (8.372%)  route 6.677ns (91.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.313    10.279    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.581    22.760    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/C
                         clock pessimism              0.115    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X19Y48         FDRE (Setup_fdre_C_R)       -0.632    21.941    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.610ns (8.372%)  route 6.677ns (91.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.313    10.279    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.581    22.760    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y48         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/C
                         clock pessimism              0.115    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X19Y48         FDRE (Setup_fdre_C_R)       -0.632    21.941    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 0.610ns (8.544%)  route 6.529ns (91.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.165    10.131    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X19Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.581    22.760    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/C
                         clock pessimism              0.115    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.632    21.941    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 0.610ns (8.544%)  route 6.529ns (91.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.165    10.131    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X19Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.581    22.760    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/C
                         clock pessimism              0.115    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.632    21.941    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.610ns (8.723%)  route 6.383ns (91.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.019     9.985    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.579    22.758    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[12]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.727    21.844    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[12]
  -------------------------------------------------------------------
                         required time                         21.844    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.610ns (8.723%)  route 6.383ns (91.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.019     9.985    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.579    22.758    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[13]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.727    21.844    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[13]
  -------------------------------------------------------------------
                         required time                         21.844    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.610ns (8.723%)  route 6.383ns (91.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.019     9.985    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.579    22.758    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[14]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.727    21.844    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[14]
  -------------------------------------------------------------------
                         required time                         21.844    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.610ns (8.723%)  route 6.383ns (91.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.154     7.966 r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.019     9.985    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.579    22.758    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X22Y49         FDRE                                         r  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.727    21.844    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]
  -------------------------------------------------------------------
                         required time                         21.844    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 11.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.565     0.901    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  <hidden>
                         net (fo=1, routed)           0.178     1.242    <hidden>
    SLICE_X34Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.826     1.192    <hidden>
    SLICE_X34Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     1.225    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.146%)  route 0.139ns (42.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.639     0.975    spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y100        FDSE                                         r  spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.139     1.255    spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.300 r  spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.300    spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.825     1.191    spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    spi_to_dma_i/cs_n1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMS32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.590     0.926    <hidden>
    SLICE_X31Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=10, routed)          0.103     1.170    <hidden>
    SLICE_X30Y45         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.858     1.224    <hidden>
    SLICE_X30Y45         RAMS32                                       r  <hidden>
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y20    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y20    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y76    spi_to_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y76    spi_to_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y76    spi_to_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y76    spi_to_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y75    spi_to_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y61    spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.765ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X37Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.181    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         22.181    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.765    

Slack (MET) :             14.765ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X37Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[3]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.181    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         22.181    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.765    

Slack (MET) :             14.765ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X37Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X37Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.181    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         22.181    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.765    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.580ns (13.295%)  route 3.783ns (86.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.280     7.355    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X48Y63         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.472    22.651    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg/C
                         clock pessimism              0.229    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X48Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.580ns (13.295%)  route 3.783ns (86.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.280     7.355    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X48Y63         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.472    22.651    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]/C
                         clock pessimism              0.229    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X48Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.580ns (13.295%)  route 3.783ns (86.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.280     7.355    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X48Y63         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.472    22.651    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg/C
                         clock pessimism              0.229    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X48Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X36Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.319    22.267    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.851    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X36Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.319    22.267    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.851    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X36Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.319    22.267    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.851    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.503     5.951    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.075 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/m_axis_tlast_i_2/O
                         net (fo=46, routed)          1.341     7.416    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/aresetn_0
    SLICE_X36Y51         FDCE                                         f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480    22.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X36Y51         FDCE (Recov_fdce_C_CLR)     -0.319    22.267    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 14.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.212     1.449    <hidden>
    SLICE_X34Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X34Y48         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.212     1.449    <hidden>
    SLICE_X34Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X34Y48         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.212     1.449    <hidden>
    SLICE_X34Y48         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X34Y48         FDPE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y48         FDPE (Remov_fdpe_C_PRE)     -0.071     1.096    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.845%)  route 0.364ns (66.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.207     1.444    <hidden>
    SLICE_X35Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y49         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.845%)  route 0.364ns (66.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.207     1.444    <hidden>
    SLICE_X35Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y49         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.845%)  route 0.364ns (66.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.207     1.444    <hidden>
    SLICE_X35Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y49         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.845%)  route 0.364ns (66.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.207     1.444    <hidden>
    SLICE_X35Y49         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y49         FDPE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.212     1.449    <hidden>
    SLICE_X35Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y48         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.212     1.449    <hidden>
    SLICE_X35Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y48         FDCE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.567%)  route 0.368ns (66.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.559     0.895    <hidden>
    SLICE_X35Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  <hidden>
                         net (fo=3, routed)           0.156     1.192    <hidden>
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.237 f  <hidden>
                         net (fo=32, routed)          0.212     1.449    <hidden>
    SLICE_X35Y48         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.831     1.197    <hidden>
    SLICE_X35Y48         FDPE                                         r  <hidden>
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.377    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.124ns (10.609%)  route 1.045ns (89.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.045     1.045    spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.169    spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y84         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.515     2.694    spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y84         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.045ns (11.340%)  route 0.352ns (88.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.352     0.352    spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.397 r  spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.397    spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y84         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.837     1.203    spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y84         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           126 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.619ns  (logic 0.580ns (8.762%)  route 6.039ns (91.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.936 f  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.675     9.611    <hidden>
    SLICE_X34Y44         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.496     2.675    <hidden>
    SLICE_X34Y44         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.619ns  (logic 0.580ns (8.762%)  route 6.039ns (91.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.936 f  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.675     9.611    <hidden>
    SLICE_X34Y44         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.496     2.675    <hidden>
    SLICE_X34Y44         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.199ns  (logic 0.580ns (9.357%)  route 5.619ns (90.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.936 f  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.255     9.191    <hidden>
    SLICE_X34Y47         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.497     2.676    <hidden>
    SLICE_X34Y47         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.199ns  (logic 0.580ns (9.357%)  route 5.619ns (90.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          4.364     7.812    spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.936 f  spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.255     9.191    <hidden>
    SLICE_X34Y47         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.497     2.676    <hidden>
    SLICE_X34Y47         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.375%)  route 2.962ns (83.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.659     6.107    spi_to_dma_i/spi_fifo_axis_module_0/inst/reset_not_gate/Op1[0]
    SLICE_X44Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.231 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/reset_not_gate/Res[0]_INST_0/O
                         net (fo=2, routed)           0.303     6.534    <hidden>
    SLICE_X44Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.495     2.674    <hidden>
    SLICE_X44Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 0.580ns (17.905%)  route 2.659ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.698     2.992    spi_to_dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  spi_to_dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.659     6.107    spi_to_dma_i/spi_fifo_axis_module_0/inst/reset_not_gate/Op1[0]
    SLICE_X44Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.231 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/reset_not_gate/Res[0]_INST_0/O
                         net (fo=2, routed)           0.000     6.231    <hidden>
    SLICE_X44Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.495     2.674    <hidden>
    SLICE_X44Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 0.580ns (19.298%)  route 2.425ns (80.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.843     3.137    spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y103        FDRE                                         r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.746     5.339    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  <hidden>
                         net (fo=3, routed)           0.680     6.142    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.655     2.834    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 0.580ns (19.298%)  route 2.425ns (80.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.843     3.137    spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y103        FDRE                                         r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.746     5.339    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  <hidden>
                         net (fo=3, routed)           0.680     6.142    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.655     2.834    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 0.580ns (19.298%)  route 2.425ns (80.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.843     3.137    spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y103        FDRE                                         r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.746     5.339    <hidden>
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  <hidden>
                         net (fo=3, routed)           0.680     6.142    <hidden>
    SLICE_X35Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.655     2.834    <hidden>
    SLICE_X35Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.949ns  (logic 0.609ns (20.654%)  route 2.340ns (79.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.843     3.137    spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X45Y103        FDRE                                         r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.808     5.401    <hidden>
    SLICE_X46Y97         LUT1 (Prop_lut1_I0_O)        0.153     5.554 f  <hidden>
                         net (fo=3, routed)           0.532     6.086    <hidden>
    SLICE_X46Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.479     2.658    <hidden>
    SLICE_X46Y97         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.495%)  route 0.128ns (47.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.550     0.886    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.128     1.154    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X42Y81         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.815     1.181    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X42Y81         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.186%)  route 0.176ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.550     0.886    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X42Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.176     1.226    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X40Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.816     1.182    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X40Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.848%)  route 0.186ns (53.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.555     0.891    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X46Y92         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.186     1.241    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X48Y92         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.823     1.189    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X48Y92         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.990%)  route 0.212ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.563     0.899    <hidden>
    SLICE_X44Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  <hidden>
                         net (fo=63, routed)          0.212     1.251    <hidden>
    SLICE_X40Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.830     1.196    <hidden>
    SLICE_X40Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.551     0.887    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y92         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.229     1.257    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X46Y92         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.823     1.189    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X46Y92         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.550     0.886    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y82         RAMD32                                       r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.272 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.272    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X38Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.816     1.182    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.551     0.887    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X38Y83         RAMD32                                       r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.273 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.273    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X38Y83         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.817     1.183    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y83         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.550     0.886    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y82         RAMD32                                       r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.274 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.274    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X38Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.816     1.182    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y82         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.554     0.890    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X42Y88         RAMD32                                       r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.276 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.276    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X42Y88         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.822     1.188    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X42Y88         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.554     0.890    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y88         RAMD32                                       r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.276 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.276    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X46Y88         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.822     1.188    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y88         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.110ns (43.875%)  route 5.257ns (56.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.645     2.939    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.456     3.395 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           1.636     5.031    spi_to_dma_i/spi_multiplexer_0/spi_clk1
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.155 r  spi_to_dma_i/spi_multiplexer_0/spi_clk_INST_0/O
                         net (fo=1, routed)           3.622     8.776    spi_sclk_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.306 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.306    spi_sclk
    R14                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_to_dma_i/cs_n1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.163ns (44.536%)  route 5.185ns (55.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.653     2.947    spi_to_dma_i/cs_n1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  spi_to_dma_i/cs_n1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  spi_to_dma_i/cs_n1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.522     4.925    spi_to_dma_i/spi_multiplexer_0/cs_n1
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.049 r  spi_to_dma_i/spi_multiplexer_0/cs_n_INST_0/O
                         net (fo=1, routed)           3.663     8.712    spi_cs_n_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    12.295 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    12.295    spi_cs_n
    T14                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.361ns (49.593%)  route 4.433ns (50.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.647     2.941    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X45Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_reg/Q
                         net (fo=2, routed)           1.231     4.628    spi_to_dma_i/spi_multiplexer_0/mosi1
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.119     4.747 r  spi_to_dma_i/spi_multiplexer_0/mosi_INST_0/O
                         net (fo=1, routed)           3.202     7.949    spi_mosi_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.786    11.735 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    11.735    spi_mosi
    T15                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_to_dma_i/spi_mux_select/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.532ns (51.237%)  route 1.458ns (48.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.556     0.892    spi_to_dma_i/spi_mux_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y96         FDRE                                         r  spi_to_dma_i/spi_mux_select/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  spi_to_dma_i/spi_mux_select/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.402     1.435    spi_to_dma_i/spi_multiplexer_0/sel
    SLICE_X45Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.480 r  spi_to_dma_i/spi_multiplexer_0/mosi_INST_0/O
                         net (fo=1, routed)           1.055     2.535    spi_mosi_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.346     3.881 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.881    spi_mosi
    T15                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 1.470ns (48.648%)  route 1.551ns (51.352%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.552     0.888    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y86         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           0.216     1.245    spi_to_dma_i/spi_multiplexer_0/cs_n2
    SLICE_X45Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.290 r  spi_to_dma_i/spi_multiplexer_0/cs_n_INST_0/O
                         net (fo=1, routed)           1.335     2.625    spi_cs_n_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.909 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    spi_cs_n
    T14                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.440ns (47.251%)  route 1.607ns (52.749%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.552     0.888    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X46Y85         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.263     1.314    spi_to_dma_i/spi_multiplexer_0/spi_clk2
    SLICE_X45Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.359 r  spi_to_dma_i/spi_multiplexer_0/spi_clk_INST_0/O
                         net (fo=1, routed)           1.345     2.704    spi_sclk_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.935 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.935    spi_sclk
    R14                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.548ns  (logic 1.983ns (26.266%)  route 5.566ns (73.734%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.464     7.221    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.327     7.548 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     7.548    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[4]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.983ns (26.342%)  route 5.544ns (73.658%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.443     7.199    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.327     7.526 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     7.526    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[1]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.347ns  (logic 1.983ns (26.984%)  route 5.365ns (73.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.263     7.020    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.327     7.347 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     7.347    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[6]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.346ns  (logic 1.983ns (26.987%)  route 5.364ns (73.013%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.263     7.019    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.327     7.346 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     7.346    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[0]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X37Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 2.218ns (30.660%)  route 5.015ns (69.340%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           3.490     5.080    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         LUT3 (Prop_lut3_I2_O)        0.150     5.230 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_byte_complete_i_2/O
                         net (fo=6, routed)           0.688     5.917    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_byte_complete_i_2_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.326     6.243 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           0.837     7.081    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X48Y63         LUT3 (Prop_lut3_I1_O)        0.152     7.233 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_i_1/O
                         net (fo=1, routed)           0.000     7.233    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_i_1_n_0
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.472     2.651    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_reg/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.205ns  (logic 2.190ns (30.391%)  route 5.015ns (69.609%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           3.490     5.080    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         LUT3 (Prop_lut3_I2_O)        0.150     5.230 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_byte_complete_i_2/O
                         net (fo=6, routed)           0.688     5.917    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_byte_complete_i_2_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.326     6.243 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           0.837     7.081    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.205 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.205    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[0]_i_1_n_0
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.472     2.651    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y63         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.199ns  (logic 1.983ns (27.539%)  route 5.217ns (72.461%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.115     6.872    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.327     7.199 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     7.199    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[2]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.128ns  (logic 1.983ns (27.813%)  route 5.146ns (72.187%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.045     6.801    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.327     7.128 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     7.128    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[5]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y51         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.983ns (27.840%)  route 5.139ns (72.160%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           3.101     4.604    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.153     4.757 r  spi_to_dma_i/spi_multiplexer_0/miso1_INST_0/O
                         net (fo=8, routed)           2.038     6.794    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_miso
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.327     7.121 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     7.121    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte[7]_i_1_n_0
    SLICE_X36Y52         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.480     2.659    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X36Y52         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 2.218ns (31.266%)  route 4.875ns (68.734%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           3.490     5.080    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         LUT3 (Prop_lut3_I2_O)        0.150     5.230 f  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_byte_complete_i_2/O
                         net (fo=6, routed)           0.688     5.917    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_byte_complete_i_2_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.326     6.243 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_2/O
                         net (fo=5, routed)           0.697     6.941    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_2_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I1_O)        0.152     7.093 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.093    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count[1]_i_1_n_0
    SLICE_X48Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        1.473     2.652    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X48Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.315ns (19.006%)  route 1.343ns (80.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  spi_miso_IBUF_inst/O
                         net (fo=2, routed)           1.343     1.613    spi_to_dma_i/spi_multiplexer_0/miso
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.658 r  spi_to_dma_i/spi_multiplexer_0/miso2_INST_0/O
                         net (fo=1, routed)           0.000     1.658    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X45Y87         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X45Y87         FDRE                                         r  spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/intr_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.005ns  (logic 0.356ns (17.771%)  route 1.649ns (82.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.649     2.005    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         FDRE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/intr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X47Y62         FDRE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/intr_r_reg/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_TX_Bit_Count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.401ns (19.703%)  route 1.635ns (80.297%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.635     1.992    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_TX_Bit_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.037    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_TX_Bit_Count[1]_i_1_n_0
    SLICE_X45Y62         FDPE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_TX_Bit_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X45Y62         FDPE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_TX_Bit_Count_reg[1]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.401ns (19.693%)  route 1.636ns (80.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.636     1.993    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.038 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_i_1/O
                         net (fo=1, routed)           0.000     2.038    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_i_1_n_0
    SLICE_X45Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X45Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/o_SPI_MOSI_reg/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.156ns  (logic 0.400ns (18.569%)  route 1.755ns (81.431%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.755     2.112    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.044     2.156 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[1]_i_1/O
                         net (fo=1, routed)           0.000     2.156    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[1]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[1]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.401ns (18.607%)  route 1.755ns (81.393%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.755     2.112    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.045     2.157 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[0]_i_1/O
                         net (fo=1, routed)           0.000     2.157    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[0]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[0]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.215ns  (logic 0.401ns (18.116%)  route 1.814ns (81.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.814     2.170    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.215 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[2]_i_1/O
                         net (fo=1, routed)           0.000     2.215    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[2]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[2]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.401ns (17.925%)  route 1.837ns (82.075%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.667     2.024    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.069 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.170     2.239    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[0]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.401ns (17.925%)  route 1.837ns (82.075%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.667     2.024    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.069 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.170     2.239    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[1]/C

Slack:                    inf
  Source:                 spi_interrupt_n
                            (input port)
  Destination:            spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.401ns (17.925%)  route 1.837ns (82.075%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  spi_interrupt_n (IN)
                         net (fo=0)                   0.000     0.000    spi_interrupt_n
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 f  spi_interrupt_n_IBUF_inst/O
                         net (fo=9, routed)           1.667     2.024    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/spi_intr
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.069 r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[4]_i_1/O
                         net (fo=5, routed)           0.170     2.239    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges[4]_i_1_n_0
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_to_dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_to_dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_to_dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3475, routed)        0.820     1.186    spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/write_clock
    SLICE_X46Y62         FDCE                                         r  spi_to_dma_i/spi_fifo_axis_module_0/inst/spi_master_1/inst/r_SPI_Clk_Edges_reg[2]/C





