
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003322                       # Number of seconds simulated
sim_ticks                                  3321605000                       # Number of ticks simulated
final_tick                                 3321605000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1736                       # Simulator instruction rate (inst/s)
host_op_rate                                     1801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 612553                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681456                       # Number of bytes of host memory used
host_seconds                                  5422.56                       # Real time elapsed on the host
sim_insts                                     9411559                       # Number of instructions simulated
sim_ops                                       9763350                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           82496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             190848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        82496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        38080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                595                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24836186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32620375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57456561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24836186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24836186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11464337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11464337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11464337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24836186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32620375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68920898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2279                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2279                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 147968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  125760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  190912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               145856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   283                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               48                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3321593000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.301887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.038226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.214827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          233     27.48%     27.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          207     24.41%     51.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123     14.50%     66.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      9.43%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      7.90%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      4.01%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      2.71%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      2.00%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           64      7.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.892562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.289474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.624544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              8      6.61%      6.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            38     31.40%     38.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            43     35.54%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            13     10.74%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             7      5.79%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             5      4.13%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             1      0.83%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      2.48%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      1.65%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              108     89.26%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.31%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      2.48%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      4.13%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     56874000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               100224000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24599.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43349.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1731                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     631241.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2913120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1525590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7918260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3925440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             24736290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1047360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        43918500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21191040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        751017780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              878476500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            264.473500                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3264637500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1944500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3113134000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     55186500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      46401000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     96317000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3227280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1692570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8589420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6331860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             30225960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1080960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        39212580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20489760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        751022580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              882156090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.581275                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3252487500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2044000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3113151000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     53359000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      58409250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     86019750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1114443                       # Number of BP lookups
system.cpu.branchPred.condPredicted            858292                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25505                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640318                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584450                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.274960                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108174                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54877                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54256                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              621                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          234                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6643211                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              59853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11123141                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1114443                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746880                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6447448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51464                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  735                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           774                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1122                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3441701                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   701                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6535664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.766606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.094846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   835926     12.79%     12.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2350030     35.96%     48.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   853210     13.05%     61.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2496498     38.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6535664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.167757                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.674362                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   859317                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1646863                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2908272                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1095940                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25272                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537928                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   494                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10751328                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73053                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25272                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1381556                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  401276                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14197                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3449423                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1263940                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10623979                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44337                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                398174                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 426674                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 114346                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9597609                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50147719                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12595577                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835756                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   761853                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                182                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1987712                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837707                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2602840                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1103142                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10589087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 192                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10089809                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10415                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          825928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2603941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6535664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.543808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.857703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              642086      9.82%      9.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2566726     39.27%     49.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2539316     38.85%     87.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              705695     10.80%     98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               81839      1.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   2      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6535664                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  128380      5.40%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2078861     87.40%     92.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                171336      7.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                9      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4714155     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3639227     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736260     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10089809                       # Type of FU issued
system.cpu.iq.rate                           1.518815                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2378588                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.235742                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29104244                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11415414                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10044142                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  41                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12468372                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2072939                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291601                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166633                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25272                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   95292                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1805                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10589294                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817392                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837707                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                141                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     48                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            229                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7246                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17921                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25167                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10062208                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3628008                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27601                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      5349055                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960547                       # Number of branches executed
system.cpu.iew.exec_stores                    1721047                       # Number of stores executed
system.cpu.iew.exec_rate                     1.514660                       # Inst execution rate
system.cpu.iew.wb_sent                       10053040                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10044158                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7110118                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8619305                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.511943                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.824906                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          784217                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25045                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6418839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.521046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.084661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2427114     37.81%     37.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2332277     36.33%     74.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       303760      4.73%     78.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       536779      8.36%     87.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        51283      0.80%     88.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       214180      3.34%     91.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63712      0.99%     92.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       362960      5.65%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       126774      1.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6418839                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411559                       # Number of instructions committed
system.cpu.commit.committedOps                9763350                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196865                       # Number of memory references committed
system.cpu.commit.loads                       3525791                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934635                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040520                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566347     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525791     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671058     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763350                       # Class of committed instruction
system.cpu.commit.bw_lim_events                126774                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16839177                       # The number of ROB reads
system.cpu.rob.rob_writes                    21211966                       # The number of ROB writes
system.cpu.timesIdled                            1254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          107547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411559                       # Number of Instructions Simulated
system.cpu.committedOps                       9763350                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.705857                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.705857                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.416718                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.416718                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11607917                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837973                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41042453                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2176962                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340662                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    101                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1677                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.998305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3221668                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1902.934436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            751000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.998305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25804373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25804373                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1552248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1552248                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1669331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1669331                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           40                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3221579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3221579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3221579                       # number of overall hits
system.cpu.dcache.overall_hits::total         3221579                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2258                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1398                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data         3656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3656                       # number of overall misses
system.cpu.dcache.overall_misses::total          3656                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    128860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    128860000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     77175500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77175500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       663500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       663500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    206035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    206035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    206035500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    206035500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1554506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1554506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3225235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3225235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3225235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3225235                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001453                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000837                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000837                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.020000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.020000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001134                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57068.201949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57068.201949                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55204.220315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55204.220315                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66350                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66350                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56355.443107                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56355.443107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56355.443107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56355.443107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6053                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              66                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.712121                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1677                       # number of writebacks
system.cpu.dcache.writebacks::total              1677                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          936                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1028                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1964                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1322                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          370                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1692                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     79981500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     79981500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     19479000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19479000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     99460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     99460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     99460500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     99460500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000525                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60500.378215                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60500.378215                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52645.945946                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52645.945946                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        23000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58782.801418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58782.801418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58782.801418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58782.801418                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               843                       # number of replacements
system.cpu.icache.tags.tagsinuse           400.439992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3440181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2668.875873                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   400.439992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.782109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.782109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6884669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6884669                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3440181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3440181                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3440181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3440181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3440181                       # number of overall hits
system.cpu.icache.overall_hits::total         3440181                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1509                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1509                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1509                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1509                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1509                       # number of overall misses
system.cpu.icache.overall_misses::total          1509                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    105174989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105174989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    105174989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105174989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    105174989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105174989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3441690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3441690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3441690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3441690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3441690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3441690                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000438                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000438                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000438                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000438                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69698.468522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69698.468522                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69698.468522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69698.468522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69698.468522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69698.468522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27481                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               301                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.299003                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          843                       # number of writebacks
system.cpu.icache.writebacks::total               843                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          219                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1290                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89848991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89848991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89848991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89848991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89848991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89848991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69650.380620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69650.380620                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69650.380620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69650.380620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69650.380620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69650.380620                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          5503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3321605000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          595                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1925                       # Transaction distribution
system.membus.trans_dist::ReadExReq               371                       # Transaction distribution
system.membus.trans_dist::ReadExResp              371                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1290                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1322                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       136448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  352128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2983                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.081797                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.274101                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2739     91.82%     91.82% # Request fanout histogram
system.membus.snoop_fanout::1                     244      8.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2983                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16403500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6836995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8894227                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
