##*******************************************************************************
##** Â© Copyright 2015 Xilinx, Inc. All rights reserved.
##** This file contains confidential and proprietary information of Xilinx, Inc. and 
##** is protected under U.S. and international copyright and other intellectual property laws.
##*******************************************************************************
##**   ____  ____ 
##**  /   /\/   / 
##** /___/  \  /   Vendor: Xilinx 
##** \   \   \/    
##**  \   \        readme.txt Version: 2.0  
##**  /   /        Date Last Modified:  
##** /___/   /\    Date Created: 
##** \   \  /  \   Associated Filename: zc706-ucf-xdc-rdf0207.zip
##**  \___\/\___\ 
##** 
##**  Device: Zynq-7000 AP SoC
##**  Purpose: ZC706 User Constraints File (UCF) and Xilinx Design Constraint file (XDC).
##**  Reference: 
##**   
##*******************************************************************************
##**
##**  Disclaimer: 
##**
##**		This disclaimer is not a license and does not grant any rights to the materials 
##**              distributed herewith. Except as otherwise provided in a valid license issued to you 
##**              by Xilinx, and to the maximum extent permitted by applicable law: 
##**              (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, 
##**              AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, 
##**              INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR 
##**              FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract 
##**              or tort, including negligence, or under any other theory of liability) for any loss or damage 
##**              of any kind or nature related to, arising under or in connection with these materials, 
##**              including for any direct, or any indirect, special, incidental, or consequential loss 
##**              or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered 
##**              as a result of any action brought by a third party) even if such damage or loss was 
##**              reasonably foreseeable or Xilinx had been advised of the possibility of the same.
##
##
##**  Critical Applications:
##**
##**		Xilinx products are not designed or intended to be fail-safe, or for use in any application 
##**		requiring fail-safe performance, such as life-support or safety devices or systems, 
##**		Class III medical devices, nuclear facilities, applications related to the deployment of airbags,
##**		or any other applications that could lead to death, personal injury, or severe property or 
##**		environmental damage (individually and collectively, "Critical Applications"). Customer assumes 
##**		the sole risk and liability of any use of Xilinx products in Critical Applications, subject only 
##**		to applicable laws and regulations governing limitations on product liability.
##
##**  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
##
##*******************************************************************************
##
##
##*******************************************************************************
##
##** IMPORTANT NOTES **
##
##No XDC or UCF changes from Revision 1.0 through Revision 2.0.
##
#set_property PACKAGE_PIN Y20 [get_ports PMOD1_4_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_4_LS]
#set_property PACKAGE_PIN AA20 [get_ports PMOD1_5_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_5_LS]
#set_property PACKAGE_PIN AC18 [get_ports PMOD1_6_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_6_LS]
#set_property PACKAGE_PIN AC19 [get_ports PMOD1_7_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_7_LS]
#set_property PACKAGE_PIN AD18 [get_ports USER_SMA_CLOCK_P]
#set_property IOSTANDARD LVDS_25 [get_ports USER_SMA_CLOCK_P]
#set_property PACKAGE_PIN AD19 [get_ports USER_SMA_CLOCK_N]
#set_property IOSTANDARD LVDS_25 [get_ports USER_SMA_CLOCK_N]
#set_property PACKAGE_PIN AA18 [get_ports SFP_TX_DISABLE]
#set_property IOSTANDARD LVCMOS25 [get_ports SFP_TX_DISABLE]
#set_property PACKAGE_PIN AA19 [get_ports SM_FAN_TACH]
#set_property IOSTANDARD LVCMOS25 [get_ports SM_FAN_TACH]
#set_property PACKAGE_PIN AB19 [get_ports SM_FAN_PWM]
#set_property IOSTANDARD LVCMOS25 [get_ports SM_FAN_PWM]
#set_property PACKAGE_PIN AB20 [get_ports PWRCTL1_FMC_PG_C2M_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PWRCTL1_FMC_PG_C2M_LS]
#set_property PACKAGE_PIN AD20 [get_ports REC_CLOCK_C_P]
#set_property IOSTANDARD LVDS_25 [get_ports REC_CLOCK_C_P]
#set_property PACKAGE_PIN AE20 [get_ports REC_CLOCK_C_N]
#set_property IOSTANDARD LVDS_25 [get_ports REC_CLOCK_C_N]
#set_property PACKAGE_PIN AA13 [get_ports PL_PJTAG_TDO_R]
#set_property IOSTANDARD LVCMOS25 [get_ports PL_PJTAG_TDO_R]
#set_property PACKAGE_PIN AK13 [get_ports PL_PJTAG_TCK]
#set_property IOSTANDARD LVCMOS25 [get_ports PL_PJTAG_TCK]
#set_property PACKAGE_PIN AK12 [get_ports PL_PJTAG_TMS]
#set_property IOSTANDARD LVCMOS25 [get_ports PL_PJTAG_TMS]
#set_property PACKAGE_PIN AH18 [get_ports PL_PJTAG_TDI]
#set_property IOSTANDARD LVCMOS25 [get_ports PL_PJTAG_TDI]
#set_property PACKAGE_PIN AJ18 [get_ports IIC_SDA_MAIN_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports IIC_SDA_MAIN_LS]
#set_property PACKAGE_PIN AJ14 [get_ports IIC_SCL_MAIN_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports IIC_SCL_MAIN_LS]
#set_property PACKAGE_PIN AJ13 [get_ports GPIO_DIP_SW3]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_DIP_SW3]
#set_property PACKAGE_PIN AJ16 [get_ports FMC_LPC_LA11_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA11_P]
#set_property PACKAGE_PIN AK16 [get_ports FMC_LPC_LA11_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA11_N]
#set_property PACKAGE_PIN AJ15 [get_ports FMC_LPC_LA04_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA04_P]
#set_property PACKAGE_PIN AK15 [get_ports FMC_LPC_LA04_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA04_N]
#set_property PACKAGE_PIN AH17 [get_ports FMC_LPC_LA13_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA13_P]
#set_property PACKAGE_PIN AH16 [get_ports FMC_LPC_LA13_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA13_N]
#set_property PACKAGE_PIN AE12 [get_ports FMC_LPC_LA02_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA02_P]
#set_property PACKAGE_PIN AF12 [get_ports FMC_LPC_LA02_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA02_N]
#set_property PACKAGE_PIN AH14 [get_ports FMC_LPC_LA09_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA09_P]
#set_property PACKAGE_PIN AH13 [get_ports FMC_LPC_LA09_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA09_N]
#set_property PACKAGE_PIN AD14 [get_ports FMC_LPC_LA08_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA08_P]
#set_property PACKAGE_PIN AD13 [get_ports FMC_LPC_LA08_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA08_N]
#set_property PACKAGE_PIN AG12 [get_ports FMC_LPC_LA03_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA03_P]
#set_property PACKAGE_PIN AH12 [get_ports FMC_LPC_LA03_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA03_N]
#set_property PACKAGE_PIN AE13 [get_ports FMC_LPC_LA00_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA00_CC_P]
#set_property PACKAGE_PIN AF13 [get_ports FMC_LPC_LA00_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA00_CC_N]
#set_property PACKAGE_PIN AF14 [get_ports USRCLK_P]
#set_property IOSTANDARD LVDS_25 [get_ports USRCLK_P]
#set_property PACKAGE_PIN AG14 [get_ports USRCLK_N]
#set_property IOSTANDARD LVDS_25 [get_ports USRCLK_N]
#set_property PACKAGE_PIN AG17 [get_ports FMC_LPC_CLK0_M2C_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_CLK0_M2C_P]
#set_property PACKAGE_PIN AG16 [get_ports FMC_LPC_CLK0_M2C_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_CLK0_M2C_N]
#set_property PACKAGE_PIN AF15 [get_ports FMC_LPC_LA01_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA01_CC_P]
#set_property PACKAGE_PIN AG15 [get_ports FMC_LPC_LA01_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA01_CC_N]
#set_property PACKAGE_PIN AF18 [get_ports FMC_LPC_LA14_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA14_P]
#set_property PACKAGE_PIN AF17 [get_ports FMC_LPC_LA14_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA14_N]
#set_property PACKAGE_PIN AE16 [get_ports FMC_LPC_LA05_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA05_P]
#set_property PACKAGE_PIN AE15 [get_ports FMC_LPC_LA05_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA05_N]
#set_property PACKAGE_PIN AE18 [get_ports FMC_LPC_LA16_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA16_P]
#set_property PACKAGE_PIN AE17 [get_ports FMC_LPC_LA16_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA16_N]
#set_property PACKAGE_PIN AD16 [get_ports FMC_LPC_LA12_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA12_P]
#set_property PACKAGE_PIN AD15 [get_ports FMC_LPC_LA12_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA12_N]
#set_property PACKAGE_PIN AC14 [get_ports FMC_LPC_LA10_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA10_P]
#set_property PACKAGE_PIN AC13 [get_ports FMC_LPC_LA10_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA10_N]
#set_property PACKAGE_PIN AA15 [get_ports FMC_LPC_LA07_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA07_P]
#set_property PACKAGE_PIN AA14 [get_ports FMC_LPC_LA07_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA07_N]
#set_property PACKAGE_PIN AB12 [get_ports FMC_LPC_LA06_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA06_P]
#set_property PACKAGE_PIN AC12 [get_ports FMC_LPC_LA06_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA06_N]
#set_property PACKAGE_PIN AB15 [get_ports FMC_LPC_LA15_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA15_P]
#set_property PACKAGE_PIN AB14 [get_ports FMC_LPC_LA15_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA15_N]
#set_property PACKAGE_PIN AC17 [get_ports GPIO_DIP_SW2]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_DIP_SW2]
#set_property PACKAGE_PIN AC16 [get_ports GPIO_DIP_SW1]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_DIP_SW1]
#set_property PACKAGE_PIN AB17 [get_ports GPIO_DIP_SW0]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_DIP_SW0]
#set_property PACKAGE_PIN AB16 [get_ports PMOD1_3_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_3_LS]
#set_property PACKAGE_PIN AA17 [get_ports IIC_RTC_IRQ_1_B]
#set_property IOSTANDARD LVCMOS25 [get_ports IIC_RTC_IRQ_1_B]
#set_property PACKAGE_PIN W23 [get_ports SI5324_RST_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports SI5324_RST_LS]
#set_property PACKAGE_PIN AJ25 [get_ports SI5324_INT_ALM_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports SI5324_INT_ALM_LS]
#set_property PACKAGE_PIN AK25 [get_ports GPIO_SW_LEFT]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_SW_LEFT]
#set_property PACKAGE_PIN AK22 [get_ports PCIE_WAKE_B_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PCIE_WAKE_B_LS]
#set_property PACKAGE_PIN AK23 [get_ports PCIE_PERST_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PCIE_PERST_LS]
#set_property PACKAGE_PIN AJ21 [get_ports PMOD1_0_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_0_LS]
#set_property PACKAGE_PIN AK21 [get_ports PMOD1_1_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_1_LS]
#set_property PACKAGE_PIN AJ23 [get_ports FMC_HPC_LA07_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA07_P]
#set_property PACKAGE_PIN AJ24 [get_ports FMC_HPC_LA07_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA07_N]
#set_property PACKAGE_PIN AH23 [get_ports FMC_HPC_LA05_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA05_P]
#set_property PACKAGE_PIN AH24 [get_ports FMC_HPC_LA05_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA05_N]
#set_property PACKAGE_PIN AG22 [get_ports FMC_HPC_LA06_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA06_P]
#set_property PACKAGE_PIN AH22 [get_ports FMC_HPC_LA06_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA06_N]
#set_property PACKAGE_PIN AC24 [get_ports FMC_HPC_LA14_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA14_P]
#set_property PACKAGE_PIN AD24 [get_ports FMC_HPC_LA14_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA14_N]
#set_property PACKAGE_PIN AG24 [get_ports FMC_HPC_LA10_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA10_P]
#set_property PACKAGE_PIN AG25 [get_ports FMC_HPC_LA10_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA10_N]
#set_property PACKAGE_PIN AF23 [get_ports FMC_HPC_LA12_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA12_P]
#set_property PACKAGE_PIN AF24 [get_ports FMC_HPC_LA12_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA12_N]
#set_property PACKAGE_PIN AD21 [get_ports FMC_HPC_LA09_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA09_P]
#set_property PACKAGE_PIN AE21 [get_ports FMC_HPC_LA09_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA09_N]
#set_property PACKAGE_PIN AD23 [get_ports FMC_HPC_LA11_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA11_P]
#set_property PACKAGE_PIN AE23 [get_ports FMC_HPC_LA11_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA11_N]
#set_property PACKAGE_PIN AE22 [get_ports FMC_HPC_CLK0_M2C_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_CLK0_M2C_P]
#set_property PACKAGE_PIN AF22 [get_ports FMC_HPC_CLK0_M2C_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_CLK0_M2C_N]
#set_property PACKAGE_PIN AG21 [get_ports FMC_HPC_LA01_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA01_CC_P]
#set_property PACKAGE_PIN AH21 [get_ports FMC_HPC_LA01_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA01_CC_N]
#set_property PACKAGE_PIN AF20 [get_ports FMC_HPC_LA00_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA00_CC_P]
#set_property PACKAGE_PIN AG20 [get_ports FMC_HPC_LA00_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA00_CC_N]
#set_property PACKAGE_PIN AJ20 [get_ports FMC_HPC_LA04_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA04_P]
#set_property PACKAGE_PIN AK20 [get_ports FMC_HPC_LA04_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA04_N]
#set_property PACKAGE_PIN AK17 [get_ports FMC_HPC_LA02_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA02_P]
#set_property PACKAGE_PIN AK18 [get_ports FMC_HPC_LA02_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA02_N]
#set_property PACKAGE_PIN AH19 [get_ports FMC_HPC_LA03_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA03_P]
#set_property PACKAGE_PIN AJ19 [get_ports FMC_HPC_LA03_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA03_N]
#set_property PACKAGE_PIN AF19 [get_ports FMC_HPC_LA08_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA08_P]
#set_property PACKAGE_PIN AG19 [get_ports FMC_HPC_LA08_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA08_N]
#set_property PACKAGE_PIN AB21 [get_ports PMOD1_2_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports PMOD1_2_LS]
#set_property PACKAGE_PIN AB22 [get_ports HDMI_SPDIF_OUT_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_SPDIF_OUT_LS]
#set_property PACKAGE_PIN W21 [get_ports GPIO_LED_RIGHT]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_LED_RIGHT]
#set_property PACKAGE_PIN Y21 [get_ports GPIO_LED_LEFT]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_LED_LEFT]
#set_property PACKAGE_PIN Y22 [get_ports FMC_HPC_LA15_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA15_P]
#set_property PACKAGE_PIN Y23 [get_ports FMC_HPC_LA15_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA15_N]
#set_property PACKAGE_PIN AA24 [get_ports FMC_HPC_LA16_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA16_P]
#set_property PACKAGE_PIN AB24 [get_ports FMC_HPC_LA16_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA16_N]
#set_property PACKAGE_PIN AA22 [get_ports FMC_HPC_LA13_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA13_P]
#set_property PACKAGE_PIN AA23 [get_ports FMC_HPC_LA13_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA13_N]
#set_property PACKAGE_PIN AC22 [get_ports HDMI_R_D35]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D35]
#set_property PACKAGE_PIN AC23 [get_ports HDMI_INT]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_INT]
#set_property PACKAGE_PIN AC21 [get_ports HDMI_R_SPDIF]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_SPDIF]
#set_property PACKAGE_PIN Y25 [get_ports HDMI_R_D21]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D21]
#set_property PACKAGE_PIN Y30 [get_ports FMC_LPC_LA33_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA33_P]
#set_property PACKAGE_PIN AA30 [get_ports FMC_LPC_LA33_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA33_N]
#set_property PACKAGE_PIN AB29 [get_ports FMC_LPC_LA30_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA30_P]
#set_property PACKAGE_PIN AB30 [get_ports FMC_LPC_LA30_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA30_N]
#set_property PACKAGE_PIN Y26 [get_ports FMC_LPC_LA32_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA32_P]
#set_property PACKAGE_PIN Y27 [get_ports FMC_LPC_LA32_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA32_N]
#set_property PACKAGE_PIN Y28 [get_ports HDMI_R_D28]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D28]
#set_property PACKAGE_PIN AA29 [get_ports HDMI_R_D22]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D22]
#set_property PACKAGE_PIN AA27 [get_ports HDMI_R_D31]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D31]
#set_property PACKAGE_PIN AA28 [get_ports HDMI_R_D18]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D18]
#set_property PACKAGE_PIN AB25 [get_ports HDMI_R_D10]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D10]
#set_property PACKAGE_PIN AB26 [get_ports HDMI_R_D17]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D17]
#set_property PACKAGE_PIN AC26 [get_ports HDMI_R_D19]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D19]
#set_property PACKAGE_PIN AD26 [get_ports HDMI_R_D16]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D16]
#set_property PACKAGE_PIN AD30 [get_ports HDMI_R_D23]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D23]
#set_property PACKAGE_PIN AE30 [get_ports HDMI_R_D20]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D20]
#set_property PACKAGE_PIN AC29 [get_ports FMC_LPC_LA31_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA31_P]
#set_property PACKAGE_PIN AD29 [get_ports FMC_LPC_LA31_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA31_N]
#set_property PACKAGE_PIN AD25 [get_ports FMC_LPC_LA28_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA28_P]
#set_property PACKAGE_PIN AE26 [get_ports FMC_LPC_LA28_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA28_N]
#set_property PACKAGE_PIN AB27 [get_ports FMC_LPC_LA17_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA17_CC_P]
#set_property PACKAGE_PIN AC27 [get_ports FMC_LPC_LA17_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA17_CC_N]
#set_property PACKAGE_PIN AC28 [get_ports FMC_LPC_CLK1_M2C_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_CLK1_M2C_P]
#set_property PACKAGE_PIN AD28 [get_ports FMC_LPC_CLK1_M2C_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_CLK1_M2C_N]
#set_property PACKAGE_PIN AE28 [get_ports HDMI_R_D8]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D8]
#set_property PACKAGE_PIN AF28 [get_ports HDMI_R_D29]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D29]
#set_property PACKAGE_PIN AE27 [get_ports FMC_LPC_LA18_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA18_CC_P]
#set_property PACKAGE_PIN AF27 [get_ports FMC_LPC_LA18_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA18_CC_N]
#set_property PACKAGE_PIN AF29 [get_ports FMC_LPC_LA25_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA25_P]
#set_property PACKAGE_PIN AG29 [get_ports FMC_LPC_LA25_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA25_N]
#set_property PACKAGE_PIN AF30 [get_ports FMC_LPC_LA24_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA24_P]
#set_property PACKAGE_PIN AG30 [get_ports FMC_LPC_LA24_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA24_N]
#set_property PACKAGE_PIN AG26 [get_ports FMC_LPC_LA20_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA20_P]
#set_property PACKAGE_PIN AG27 [get_ports FMC_LPC_LA20_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA20_N]
#set_property PACKAGE_PIN AE25 [get_ports FMC_LPC_LA29_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA29_P]
#set_property PACKAGE_PIN AF25 [get_ports FMC_LPC_LA29_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA29_N]
#set_property PACKAGE_PIN AH28 [get_ports FMC_LPC_LA21_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA21_P]
#set_property PACKAGE_PIN AH29 [get_ports FMC_LPC_LA21_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA21_N]
#set_property PACKAGE_PIN AJ30 [get_ports FMC_LPC_LA26_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA26_P]
#set_property PACKAGE_PIN AK30 [get_ports FMC_LPC_LA26_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA26_N]
#set_property PACKAGE_PIN AJ28 [get_ports FMC_LPC_LA27_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA27_P]
#set_property PACKAGE_PIN AJ29 [get_ports FMC_LPC_LA27_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA27_N]
#set_property PACKAGE_PIN AK27 [get_ports FMC_LPC_LA22_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA22_P]
#set_property PACKAGE_PIN AK28 [get_ports FMC_LPC_LA22_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA22_N]
#set_property PACKAGE_PIN AH26 [get_ports FMC_LPC_LA19_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA19_P]
#set_property PACKAGE_PIN AH27 [get_ports FMC_LPC_LA19_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA19_N]
#set_property PACKAGE_PIN AJ26 [get_ports FMC_LPC_LA23_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA23_P]
#set_property PACKAGE_PIN AK26 [get_ports FMC_LPC_LA23_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_LPC_LA23_N]
#set_property PACKAGE_PIN AA25 [get_ports HDMI_R_D7]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D7]
#set_property PACKAGE_PIN U21 [get_ports HDMI_R_VSYNC]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_VSYNC]
#set_property PACKAGE_PIN P30 [get_ports FMC_HPC_LA28_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA28_P]
#set_property PACKAGE_PIN R30 [get_ports FMC_HPC_LA28_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA28_N]
#set_property PACKAGE_PIN T30 [get_ports FMC_HPC_LA24_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA24_P]
#set_property PACKAGE_PIN U30 [get_ports FMC_HPC_LA24_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA24_N]
#set_property PACKAGE_PIN N28 [get_ports HDMI_R_D33]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D33]
#set_property PACKAGE_PIN P28 [get_ports HDMI_R_CLK]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_CLK]
#set_property PACKAGE_PIN N29 [get_ports FMC_HPC_LA31_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA31_P]
#set_property PACKAGE_PIN P29 [get_ports FMC_HPC_LA31_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA31_N]
#set_property PACKAGE_PIN T29 [get_ports FMC_HPC_LA25_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA25_P]
#set_property PACKAGE_PIN U29 [get_ports FMC_HPC_LA25_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA25_N]
#set_property PACKAGE_PIN R28 [get_ports FMC_HPC_LA26_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA26_P]
#set_property PACKAGE_PIN T28 [get_ports FMC_HPC_LA26_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA26_N]
#set_property PACKAGE_PIN V28 [get_ports FMC_HPC_LA27_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA27_P]
#set_property PACKAGE_PIN V29 [get_ports FMC_HPC_LA27_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA27_N]
#set_property PACKAGE_PIN W29 [get_ports FMC_HPC_LA21_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA21_P]
#set_property PACKAGE_PIN W30 [get_ports FMC_HPC_LA21_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA21_N]
#set_property PACKAGE_PIN V27 [get_ports FMC_HPC_LA22_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA22_P]
#set_property PACKAGE_PIN W28 [get_ports FMC_HPC_LA22_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA22_N]
#set_property PACKAGE_PIN W25 [get_ports FMC_HPC_LA18_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA18_CC_P]
#set_property PACKAGE_PIN W26 [get_ports FMC_HPC_LA18_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA18_CC_N]
#set_property PACKAGE_PIN U25 [get_ports FMC_HPC_LA20_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA20_P]
#set_property PACKAGE_PIN V26 [get_ports FMC_HPC_LA20_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA20_N]
#set_property PACKAGE_PIN U26 [get_ports FMC_HPC_CLK1_M2C_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_CLK1_M2C_P]
#set_property PACKAGE_PIN U27 [get_ports FMC_HPC_CLK1_M2C_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_CLK1_M2C_N]
#set_property PACKAGE_PIN R25 [get_ports FMC_HPC_LA29_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA29_P]
#set_property PACKAGE_PIN R26 [get_ports FMC_HPC_LA29_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA29_N]
#set_property PACKAGE_PIN R27 [get_ports GPIO_SW_RIGHT]
#set_property IOSTANDARD LVCMOS25 [get_ports GPIO_SW_RIGHT]
#set_property PACKAGE_PIN T27 [get_ports HDMI_R_D11]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D11]
#set_property PACKAGE_PIN N26 [get_ports FMC_HPC_LA33_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA33_P]
#set_property PACKAGE_PIN N27 [get_ports FMC_HPC_LA33_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA33_N]
#set_property PACKAGE_PIN P25 [get_ports FMC_HPC_LA23_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA23_P]
#set_property PACKAGE_PIN P26 [get_ports FMC_HPC_LA23_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA23_N]
#set_property PACKAGE_PIN T24 [get_ports FMC_HPC_LA19_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA19_P]
#set_property PACKAGE_PIN T25 [get_ports FMC_HPC_LA19_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA19_N]
#set_property PACKAGE_PIN P23 [get_ports FMC_HPC_LA30_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA30_P]
#set_property PACKAGE_PIN P24 [get_ports FMC_HPC_LA30_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA30_N]
#set_property PACKAGE_PIN P21 [get_ports FMC_HPC_LA32_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA32_P]
#set_property PACKAGE_PIN R21 [get_ports FMC_HPC_LA32_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA32_N]
#set_property PACKAGE_PIN T22 [get_ports HDMI_R_D5]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D5]
#set_property PACKAGE_PIN T23 [get_ports HDMI_R_D9]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D9]
#set_property PACKAGE_PIN R22 [get_ports HDMI_R_HSYNC]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_HSYNC]
#set_property PACKAGE_PIN R23 [get_ports HDMI_R_D6]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D6]
#set_property PACKAGE_PIN U22 [get_ports HDMI_R_D32]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D32]
#set_property PACKAGE_PIN V22 [get_ports HDMI_R_D30]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D30]
#set_property PACKAGE_PIN U24 [get_ports HDMI_R_D4]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D4]
#set_property PACKAGE_PIN V24 [get_ports HDMI_R_DE]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_DE]
#set_property PACKAGE_PIN V23 [get_ports FMC_HPC_LA17_CC_P]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA17_CC_P]
#set_property PACKAGE_PIN W24 [get_ports FMC_HPC_LA17_CC_N]
#set_property IOSTANDARD LVCMOS25 [get_ports FMC_HPC_LA17_CC_N]
#set_property PACKAGE_PIN V21 [get_ports HDMI_R_D34]
#set_property IOSTANDARD LVCMOS25 [get_ports HDMI_R_D34]
##NET  VRN_33                    LOC = L5   | IOSTANDARD=SSTL15;   # Bank  33 VCCO - VCC1V5_PL - IO_0_VRN_33
#set_property PACKAGE_PIN J4 [get_ports PL_DDR3_D3]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D3]
#set_property PACKAGE_PIN J3 [get_ports PL_DDR3_DM0]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM0]
#set_property PACKAGE_PIN L1 [get_ports PL_DDR3_D0]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D0]
#set_property PACKAGE_PIN K1 [get_ports PL_DDR3_D4]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D4]
#set_property PACKAGE_PIN K3 [get_ports PL_DDR3_DQS0_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS0_P]
#set_property PACKAGE_PIN K2 [get_ports PL_DDR3_DQS0_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS0_N]
#set_property PACKAGE_PIN L3 [get_ports PL_DDR3_D5]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D5]
#set_property PACKAGE_PIN L2 [get_ports PL_DDR3_D1]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D1]
#set_property PACKAGE_PIN K5 [get_ports PL_DDR3_D2]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D2]
#set_property PACKAGE_PIN J5 [get_ports PL_DDR3_D6]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D6]
#set_property PACKAGE_PIN K6 [get_ports PL_DDR3_D7]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D7]
##NET  VTTVREF_SODIMM            LOC = J6   | IOSTANDARD=SSTL15;   # Bank  33 VCCO - VCC1V5_PL - IO_L6N_T0_VREF_33
#set_property PACKAGE_PIN G2 [get_ports GPIO_LED_CENTER]
#set_property IOSTANDARD LVCMOS15 [get_ports GPIO_LED_CENTER]
#set_property PACKAGE_PIN F2 [get_ports PL_DDR3_DM1]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM1]
#set_property PACKAGE_PIN H6 [get_ports PL_DDR3_D10]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D10]
#set_property PACKAGE_PIN G6 [get_ports PL_DDR3_D8]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D8]
#set_property PACKAGE_PIN J1 [get_ports PL_DDR3_DQS1_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS1_P]
#set_property PACKAGE_PIN H1 [get_ports PL_DDR3_DQS1_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS1_N]
#set_property PACKAGE_PIN H2 [get_ports PL_DDR3_D13]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D13]
#set_property PACKAGE_PIN G1 [get_ports PL_DDR3_D12]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D12]
#set_property PACKAGE_PIN H4 [get_ports PL_DDR3_D9]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D9]
#set_property PACKAGE_PIN H3 [get_ports PL_DDR3_D11]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D11]
#set_property PACKAGE_PIN G5 [get_ports PL_DDR3_D14]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D14]
#set_property PACKAGE_PIN G4 [get_ports PL_DDR3_D15]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D15]
#set_property PACKAGE_PIN F5 [get_ports 6N1792]
#set_property IOSTANDARD SSTL15 [get_ports 6N1792]
#set_property PACKAGE_PIN E5 [get_ports PL_DDR3_D19]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D19]
#set_property PACKAGE_PIN F4 [get_ports PL_DDR3_D20]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D20]
#set_property PACKAGE_PIN F3 [get_ports PL_DDR3_D21]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D21]
#set_property PACKAGE_PIN E6 [get_ports PL_DDR3_DQS2_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS2_P]
#set_property PACKAGE_PIN D5 [get_ports PL_DDR3_DQS2_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS2_N]
#set_property PACKAGE_PIN D4 [get_ports PL_DDR3_D18]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D18]
#set_property PACKAGE_PIN D3 [get_ports PL_DDR3_D23]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D23]
#set_property PACKAGE_PIN E3 [get_ports PL_DDR3_D17]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D17]
#set_property PACKAGE_PIN E2 [get_ports PL_DDR3_D16]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D16]
#set_property PACKAGE_PIN E1 [get_ports PL_DDR3_DM2]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM2]
#set_property PACKAGE_PIN D1 [get_ports PL_DDR3_D22]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D22]
#set_property PACKAGE_PIN C4 [get_ports PL_DDR3_D31]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D31]
##NET  VTTVREF_SODIMM            LOC = C3   | IOSTANDARD=SSTL15;   # Bank  33 VCCO - VCC1V5_PL - IO_L19N_T3_VREF_33
#set_property PACKAGE_PIN B5 [get_ports PL_DDR3_D27]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D27]
#set_property PACKAGE_PIN B4 [get_ports PL_DDR3_D26]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D26]
#set_property PACKAGE_PIN A5 [get_ports PL_DDR3_DQS3_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS3_P]
#set_property PACKAGE_PIN A4 [get_ports PL_DDR3_DQS3_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS3_N]
#set_property PACKAGE_PIN C2 [get_ports PL_DDR3_DM3]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM3]
#set_property PACKAGE_PIN C1 [get_ports PL_DDR3_D30]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D30]
#set_property PACKAGE_PIN B2 [get_ports PL_DDR3_D25]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D25]
#set_property PACKAGE_PIN B1 [get_ports PL_DDR3_D29]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D29]
#set_property PACKAGE_PIN A3 [get_ports PL_DDR3_D28]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D28]
#set_property PACKAGE_PIN A2 [get_ports PL_DDR3_D24]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D24]
##NET  VRP_33                    LOC = L4   | IOSTANDARD=SSTL15;   # Bank  33 VCCO - VCC1V5_PL - IO_25_VRP_33
#set_property PACKAGE_PIN M12 [get_ports 6N2017]
#set_property IOSTANDARD LVCMOS15 [get_ports 6N2017]
#set_property PACKAGE_PIN B10 [get_ports PL_DDR3_A8]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A8]
#set_property PACKAGE_PIN A10 [get_ports PL_DDR3_A13]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A13]
#set_property PACKAGE_PIN B9 [get_ports PL_DDR3_A1]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A1]
#set_property PACKAGE_PIN A9 [get_ports PL_DDR3_A3]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A3]
#set_property PACKAGE_PIN A8 [get_ports PL_CPU_RESET]
#set_property IOSTANDARD LVCMOS15 [get_ports PL_CPU_RESET]
#set_property PACKAGE_PIN A7 [get_ports PL_DDR3_BA2]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_BA2]
#set_property PACKAGE_PIN C7 [get_ports PL_DDR3_CKE1]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_CKE1]
#set_property PACKAGE_PIN B7 [get_ports PL_DDR3_A11]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A11]
#set_property PACKAGE_PIN C6 [get_ports PL_DDR3_A15]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A15]
#set_property PACKAGE_PIN B6 [get_ports PL_DDR3_A5]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A5]
#set_property PACKAGE_PIN C9 [get_ports PL_DDR3_ODT1]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_ODT1]
##NET  VTTVREF_SODIMM            LOC = C8   | IOSTANDARD=SSTL15;   # Bank  34 VCCO - VCC1V5_PL - IO_L6N_T0_VREF_34
#set_property PACKAGE_PIN J11 [get_ports PL_DDR3_S0_B]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_S0_B]
#set_property PACKAGE_PIN H11 [get_ports PL_DDR3_RAS_B]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_RAS_B]
#set_property PACKAGE_PIN E11 [get_ports PL_DDR3_A2]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A2]
#set_property PACKAGE_PIN D11 [get_ports PL_DDR3_A4]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A4]
#set_property PACKAGE_PIN H12 [get_ports PL_DDR3_A12]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A12]
#set_property PACKAGE_PIN G11 [get_ports PL_DDR3_A14]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A14]
#set_property PACKAGE_PIN E10 [get_ports PL_DDR3_A0]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A0]
#set_property PACKAGE_PIN D10 [get_ports PL_DDR3_CKE0]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_CKE0]
#set_property PACKAGE_PIN G10 [get_ports PL_DDR3_CLK0_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_CLK0_P]
#set_property PACKAGE_PIN F10 [get_ports PL_DDR3_CLK0_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_CLK0_N]
#set_property PACKAGE_PIN D9 [get_ports PL_DDR3_CLK1_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_CLK1_P]
#set_property PACKAGE_PIN D8 [get_ports PL_DDR3_CLK1_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_CLK1_N]
#set_property PACKAGE_PIN H9 [get_ports SYSCLK_P]
#set_property IOSTANDARD LVDS [get_ports SYSCLK_P]
#set_property PACKAGE_PIN G9 [get_ports SYSCLK_N]
#set_property IOSTANDARD LVDS [get_ports SYSCLK_N]
#set_property PACKAGE_PIN F9 [get_ports PL_DDR3_A6]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A6]
#set_property PACKAGE_PIN E8 [get_ports PL_DDR3_A7]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A7]
#set_property PACKAGE_PIN J8 [get_ports PL_DDR3_A9]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A9]
#set_property PACKAGE_PIN H8 [get_ports PL_DDR3_S1_B]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_S1_B]
#set_property PACKAGE_PIN F8 [get_ports PL_DDR3_BA0]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_BA0]
#set_property PACKAGE_PIN F7 [get_ports PL_DDR3_WE_B]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_WE_B]
#set_property PACKAGE_PIN E7 [get_ports PL_DDR3_CAS_B]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_CAS_B]
#set_property PACKAGE_PIN D6 [get_ports PL_DDR3_A10]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_A10]
#set_property PACKAGE_PIN H7 [get_ports PL_DDR3_BA1]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_BA1]
#set_property PACKAGE_PIN G7 [get_ports PL_DDR3_ODT0]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_ODT0]
#set_property PACKAGE_PIN L7 [get_ports PL_DDR3_D39]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D39]
##NET  VTTVREF_SODIMM            LOC = K7   | IOSTANDARD=SSTL15;   # Bank  34 VCCO - VCC1V5_PL - IO_L19N_T3_VREF_34
#set_property PACKAGE_PIN J10 [get_ports PL_DDR3_D38]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D38]
#set_property PACKAGE_PIN J9 [get_ports PL_DDR3_D35]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D35]
#set_property PACKAGE_PIN L8 [get_ports PL_DDR3_DQS4_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS4_P]
#set_property PACKAGE_PIN K8 [get_ports PL_DDR3_DQS4_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS4_N]
#set_property PACKAGE_PIN K11 [get_ports PL_DDR3_D36]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D36]
#set_property PACKAGE_PIN K10 [get_ports PL_DDR3_D32]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D32]
#set_property PACKAGE_PIN L10 [get_ports PL_DDR3_D37]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D37]
#set_property PACKAGE_PIN L9 [get_ports PL_DDR3_D33]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D33]
#set_property PACKAGE_PIN L12 [get_ports PL_DDR3_DM4]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM4]
#set_property PACKAGE_PIN K12 [get_ports PL_DDR3_D34]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D34]
#set_property PACKAGE_PIN M10 [get_ports PL_DDR3_TEMP_EVENT]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_TEMP_EVENT]
##NET  VRN_35                    LOC = K16  | IOSTANDARD=SSTL15;   # Bank  35 VCCO - VCC1V5_PL - IO_0_VRN_35
#set_property PACKAGE_PIN L15 [get_ports XADC_VAUX0P_R]
#set_property IOSTANDARD LVCMOS5 [get_ports XADC_VAUX0P_R]
#set_property PACKAGE_PIN L14 [get_ports XADC_VAUX0N_R]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_VAUX0N_R]
#set_property PACKAGE_PIN J13 [get_ports XADC_VAUX8P_R]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_VAUX8P_R]
#set_property PACKAGE_PIN H13 [get_ports XADC_VAUX8N_R]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_VAUX8N_R]
#set_property PACKAGE_PIN L13 [get_ports XADC_AD1_R_P]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_AD1_R_P]
#set_property PACKAGE_PIN K13 [get_ports XADC_AD1_R_N]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_AD1_R_N]
#set_property PACKAGE_PIN J14 [get_ports XADC_GPIO_3]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_GPIO_3]
#set_property PACKAGE_PIN H14 [get_ports XADC_GPIO_0]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_GPIO_0]
#set_property PACKAGE_PIN K15 [get_ports GPIO_SW_CENTER]
#set_property IOSTANDARD LVCMOS15 [get_ports GPIO_SW_CENTER]
#set_property PACKAGE_PIN J15 [get_ports XADC_GPIO_1]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_GPIO_1]
#set_property PACKAGE_PIN J16 [get_ports XADC_GPIO_2]
#set_property IOSTANDARD LVCMOS15 [get_ports XADC_GPIO_2]
##NET  VTTVREF_SODIMM            LOC = H16  | IOSTANDARD=SSTL15;   # Bank  35 VCCO - VCC1V5_PL - IO_L6N_T0_VREF_35
#set_property PACKAGE_PIN G17 [get_ports PL_DDR3_RESET_B]
#set_property IOSTANDARD LVCMOS15 [get_ports PL_DDR3_RESET_B]
#set_property PACKAGE_PIN G16 [get_ports PL_DDR3_D43]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D43]
#set_property PACKAGE_PIN G15 [get_ports PL_DDR3_D44]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D44]
#set_property PACKAGE_PIN G14 [get_ports PL_DDR3_DM5]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM5]
#set_property PACKAGE_PIN G12 [get_ports PL_DDR3_DQS5_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS5_P]
#set_property PACKAGE_PIN F12 [get_ports PL_DDR3_DQS5_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS5_N]
#set_property PACKAGE_PIN F13 [get_ports PL_DDR3_D42]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D42]
#set_property PACKAGE_PIN E12 [get_ports PL_DDR3_D45]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D45]
#set_property PACKAGE_PIN E13 [get_ports PL_DDR3_D47]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D47]
#set_property PACKAGE_PIN D13 [get_ports PL_DDR3_D46]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D46]
#set_property PACKAGE_PIN F15 [get_ports PL_DDR3_D41]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D41]
#set_property PACKAGE_PIN F14 [get_ports PL_DDR3_D40]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D40]
#set_property PACKAGE_PIN E16 [get_ports PL_DDR3_D51]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D51]
#set_property PACKAGE_PIN E15 [get_ports PL_DDR3_D49]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D49]
#set_property PACKAGE_PIN D15 [get_ports PL_DDR3_D48]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D48]
#set_property PACKAGE_PIN D14 [get_ports PL_DDR3_D54]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D54]
#set_property PACKAGE_PIN F17 [get_ports PL_DDR3_DQS6_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS6_P]
#set_property PACKAGE_PIN E17 [get_ports PL_DDR3_DQS6_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS6_N]
#set_property PACKAGE_PIN D16 [get_ports PL_DDR3_D50]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D50]
#set_property PACKAGE_PIN C16 [get_ports PL_DDR3_DM6]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM6]
#set_property PACKAGE_PIN C17 [get_ports PL_DDR3_D52]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D52]
#set_property PACKAGE_PIN B16 [get_ports PL_DDR3_D53]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D53]
#set_property PACKAGE_PIN B17 [get_ports PL_DDR3_D55]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D55]
#set_property PACKAGE_PIN A17 [get_ports GPIO_LED_0]
#set_property IOSTANDARD LVCMOS15 [get_ports GPIO_LED_0]
#set_property PACKAGE_PIN C14 [get_ports PL_DDR3_D62]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D62]
##NET  VTTVREF_SODIMM            LOC = C13  | IOSTANDARD=SSTL15;   # Bank  35 VCCO - VCC1V5_PL - IO_L19N_T3_VREF_35
#set_property PACKAGE_PIN C12 [get_ports PL_DDR3_D57]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D57]
#set_property PACKAGE_PIN B12 [get_ports PL_DDR3_D56]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D56]
#set_property PACKAGE_PIN B15 [get_ports PL_DDR3_DQS7_P]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS7_P]
#set_property PACKAGE_PIN A15 [get_ports PL_DDR3_DQS7_N]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports PL_DDR3_DQS7_N]
#set_property PACKAGE_PIN C11 [get_ports PL_DDR3_DM7]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_DM7]
#set_property PACKAGE_PIN B11 [get_ports PL_DDR3_D61]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D61]
#set_property PACKAGE_PIN B14 [get_ports PL_DDR3_D63]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D63]
#set_property PACKAGE_PIN A14 [get_ports PL_DDR3_D59]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D59]
#set_property PACKAGE_PIN A13 [get_ports PL_DDR3_D60]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D60]
#set_property PACKAGE_PIN A12 [get_ports PL_DDR3_D58]
#set_property IOSTANDARD SSTL15 [get_ports PL_DDR3_D58]
##NET  VRP_35                    LOC = M16  | IOSTANDARD=SSTL15;    # Bank  35 VCCO - VCC1V5_PL - IO_25_VRP_35
#set_property PACKAGE_PIN AK2 [get_ports FMC_HPC_DP3_C2M_P]
#set_property PACKAGE_PIN AE8 [get_ports FMC_HPC_DP3_M2C_P]
#set_property PACKAGE_PIN AK1 [get_ports FMC_HPC_DP3_C2M_N]
#set_property PACKAGE_PIN AE7 [get_ports FMC_HPC_DP3_M2C_N]
#set_property PACKAGE_PIN AJ4 [get_ports FMC_HPC_DP2_C2M_P]
#set_property PACKAGE_PIN AG8 [get_ports FMC_HPC_DP2_M2C_P]
#set_property PACKAGE_PIN AJ3 [get_ports FMC_HPC_DP2_C2M_N]
#set_property PACKAGE_PIN AD10 [get_ports FMC_HPC_GBTCLK0_M2C_C_P]
#set_property PACKAGE_PIN AG7 [get_ports FMC_HPC_DP2_M2C_N]
#set_property PACKAGE_PIN AD9 [get_ports FMC_HPC_GBTCLK0_M2C_C_N]
#set_property PACKAGE_PIN AF9 [get_ports 8N241]
#set_property PACKAGE_PIN AF10 [get_ports 8N242]
#set_property PACKAGE_PIN AK6 [get_ports FMC_HPC_DP1_C2M_P]
#set_property PACKAGE_PIN AJ8 [get_ports FMC_HPC_DP1_M2C_P]
#set_property PACKAGE_PIN AK5 [get_ports FMC_HPC_DP1_C2M_N]
#set_property PACKAGE_PIN AJ7 [get_ports FMC_HPC_DP1_M2C_N]
#set_property PACKAGE_PIN AK10 [get_ports FMC_HPC_DP0_C2M_P]
#set_property PACKAGE_PIN AH10 [get_ports FMC_HPC_DP0_M2C_P]
#set_property PACKAGE_PIN AK9 [get_ports FMC_HPC_DP0_C2M_N]
#set_property PACKAGE_PIN AH9 [get_ports FMC_HPC_DP0_M2C_N]
#set_property PACKAGE_PIN AD2 [get_ports FMC_HPC_DP7_C2M_P]
#set_property PACKAGE_PIN AD6 [get_ports FMC_HPC_DP7_M2C_P]
#set_property PACKAGE_PIN AD1 [get_ports FMC_HPC_DP7_C2M_N]
#set_property PACKAGE_PIN AD5 [get_ports FMC_HPC_DP7_M2C_N]
#set_property PACKAGE_PIN AE4 [get_ports FMC_HPC_DP6_C2M_P]
#set_property PACKAGE_PIN AF6 [get_ports FMC_HPC_DP6_M2C_P]
#set_property PACKAGE_PIN AE3 [get_ports FMC_HPC_DP6_C2M_N]
#set_property PACKAGE_PIN AA8 [get_ports FMC_HPC_GBTCLK1_M2C_C_P]
#set_property PACKAGE_PIN AF5 [get_ports FMC_HPC_DP6_M2C_N]
#set_property PACKAGE_PIN AA7 [get_ports FMC_HPC_GBTCLK1_M2C_C_N]
#set_property PACKAGE_PIN AC7 [get_ports SI5324_OUT_C_N]
#set_property PACKAGE_PIN AC8 [get_ports SI5324_OUT_C_P]
#set_property PACKAGE_PIN AF2 [get_ports FMC_HPC_DP5_C2M_P]
#set_property PACKAGE_PIN AG4 [get_ports FMC_HPC_DP5_M2C_P]
#set_property PACKAGE_PIN AF1 [get_ports FMC_HPC_DP5_C2M_N]
#set_property PACKAGE_PIN AG3 [get_ports FMC_HPC_DP5_M2C_N]
#set_property PACKAGE_PIN AH2 [get_ports FMC_HPC_DP4_C2M_P]
#set_property PACKAGE_PIN AH6 [get_ports FMC_HPC_DP4_M2C_P]
#set_property PACKAGE_PIN AH1 [get_ports FMC_HPC_DP4_C2M_N]
#set_property PACKAGE_PIN AH5 [get_ports FMC_HPC_DP4_M2C_N]
#set_property PACKAGE_PIN V2 [get_ports 8N281]
#set_property PACKAGE_PIN AA4 [get_ports 8N261]
#set_property PACKAGE_PIN V1 [get_ports 8N278]
#set_property PACKAGE_PIN AA3 [get_ports 8N282]
#set_property PACKAGE_PIN W4 [get_ports SFP_TX_P]
#set_property PACKAGE_PIN Y6 [get_ports SFP_RX_P]
#set_property PACKAGE_PIN W3 [get_ports SFP_TX_N]
#set_property PACKAGE_PIN U8 [get_ports FMC_LPC_GBTCLK0_M2C_C_P]
#set_property PACKAGE_PIN Y5 [get_ports SFP_RX_N]
#set_property PACKAGE_PIN U7 [get_ports FMC_LPC_GBTCLK0_M2C_C_N]
#set_property PACKAGE_PIN W7 [get_ports SMA_MGT_REFCLK_N]
#set_property PACKAGE_PIN W8 [get_ports SMA_MGT_REFCLK_P]
#set_property PACKAGE_PIN Y2 [get_ports SMA_MGT_TX_P]
#set_property PACKAGE_PIN AB6 [get_ports SMA_MGT_RX_P]
#set_property PACKAGE_PIN Y1 [get_ports SMA_MGT_TX_N]
#set_property PACKAGE_PIN AB5 [get_ports SMA_MGT_RX_N]
#set_property PACKAGE_PIN AB2 [get_ports FMC_LPC_DP0_C2M_P]
#set_property PACKAGE_PIN AC4 [get_ports FMC_LPC_DP0_M2C_P]
#set_property PACKAGE_PIN AB1 [get_ports FMC_LPC_DP0_C2M_N]
#set_property PACKAGE_PIN AC3 [get_ports FMC_LPC_DP0_M2C_N]
#set_property PACKAGE_PIN N4 [get_ports PCIE_TX0_P]
#set_property PACKAGE_PIN P6 [get_ports PCIE_RX0_P]
#set_property PACKAGE_PIN N3 [get_ports PCIE_TX0_N]
#set_property PACKAGE_PIN P5 [get_ports PCIE_RX0_N]
#set_property PACKAGE_PIN P2 [get_ports PCIE_TX1_P]
#set_property PACKAGE_PIN T6 [get_ports PCIE_RX1_P]
#set_property PACKAGE_PIN P1 [get_ports PCIE_TX1_N]
#set_property PACKAGE_PIN N8 [get_ports PCIE_CLK_QO_P]
#set_property PACKAGE_PIN T5 [get_ports PCIE_RX1_N]
#set_property PACKAGE_PIN N7 [get_ports PCIE_CLK_QO_N]
#set_property PACKAGE_PIN AB9 [get_ports 8N91]
#set_property PACKAGE_PIN R7 [get_ports 8N236]
#set_property PACKAGE_PIN R8 [get_ports 8N235]
#set_property PACKAGE_PIN R4 [get_ports PCIE_TX2_P]
#set_property PACKAGE_PIN U4 [get_ports PCIE_RX2_P]
#set_property PACKAGE_PIN R3 [get_ports PCIE_TX2_N]
#set_property PACKAGE_PIN U3 [get_ports PCIE_RX2_N]
#set_property PACKAGE_PIN T2 [get_ports PCIE_TX3_P]
#set_property PACKAGE_PIN V6 [get_ports PCIE_RX3_P]
#set_property PACKAGE_PIN T1 [get_ports PCIE_TX3_N]
#set_property PACKAGE_PIN V5 [get_ports PCIE_RX3_N]
