FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * arch/arm/plat-orion/irq.c
 *
 * Marvell Orion SoC IRQ handling.
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/irq.h>
#include <linux/irqdomain.h>
/* bench 3915.1.0 b2012218c957 */
/* bench 3915.1.1 93187f36ca77 */
/* bench 3915.1.2 643909d68338 */
/* bench 22395.0.0 2e5fa4390ee1 */
/* bench 22395.0.1 826c860f8877 */
/* bench 22395.0.2 e05aa86c26fd */
/* bench 22395.0.3 f529826632d8 */
/* bench 22395.0.4 74e3bb606137 */
/* bench 22395.0.5 0bac44132f45 */
/* bench 22395.0.6 d676f0fb8b7b */
/* bench 3915.1.4 e77d7dd32671 */
/* bench 3915.1.5 a467b5e76230 */
/* bench 3915.1.6 65cd054446b4 */
/* bench 25546.2.0 d9b08f808b80 */
/* bench 25546.2.1 e414dfa07aba */
/* bench 25546.2.2 d8360ebf6e5a */
/* bench 25546.2.3 9eb4e9c66aa3 */
/* bench 25546.2.4 bd3081f52dcb */
/* bench 25546.2.5 3d0ef7c05d3b */
/* bench 25546.2.6 1a638008f141 */
/* bench 25546.2.7 4f549a318974 */
/* bench 25546.2.8 8eb52da535cb */
/* bench 25546.2.9 8f213b3e3796 */
/* bench 25546.2.10 f5d20431e44f */
/* bench 18359.0.3 a05964886991 */
/* bench 18359.0.4 3e8238c6339b */
/* bench 18359.0.5 e122f48f334a */
/* bench 18359.0.6 6293e90eeb84 */
/* bench 18359.0.7 1540fc031d0b */
/* bench 18359.0.8 d87e35b41d5e */
/* bench 18359.0.9 1f5925530ce0 */
/* bench 25689.2.0 4d70295e773a */
/* bench 25689.2.1 49c2b893ffbe */
/* bench 25689.2.2 7ee6e00bc9f2 */
/* bench 25689.2.3 45dc58dab6c3 */
/* bench 25689.2.4 747d555d021e */
/* bench 25689.2.5 a0171cfdf23a */
/* bench 25689.2.6 f220bd2f9d1a */
/* bench 25689.2.7 22c1ba38b780 */
/* bench 25689.2.8 e0616c56452e */
/* bench 25689.2.9 e8e2e6891cca */
/* bench 25689.2.10 67f14630b342 */
/* bench 25689.2.11 ed245bbdb877 */
/* bench 25689.2.12 8816bfe6cc43 */
/* bench 25689.2.13 9ab4c8f2f462 */
/* bench 18359.0.11 d9ffbfea0524 */
/* bench 18359.0.12 51628892a0ba */
/* bench 18359.0.13 26d73c4b14c4 */
/* bench 18359.0.14 0b620ec8b74d */
/* bench 3915.1.9 8e6553b277bf */
/* bench 3915.1.10 b703e2bda8f4 */
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <asm/exception.h>
#include <plat/irq.h>
#include <plat/orion-gpio.h>

void __init orion_irq_init(unsigned int irq_start, void __iomem *maskaddr)
{
	struct irq_chip_generic *gc;
	struct irq_chip_type *ct;

	/*
	 * Mask all interrupts initially.
	 */
	writel(0, maskaddr);

	gc = irq_alloc_generic_chip("orion_irq", 1, irq_start, maskaddr,
				    handle_level_irq);
	ct = gc->chip_types;
	ct->chip.irq_mask = irq_gc_mask_clr_bit;
	ct->chip.irq_unmask = irq_gc_mask_set_bit;
	irq_setup_generic_chip(gc, IRQ_MSK(32), IRQ_GC_INIT_MASK_CACHE,
			       IRQ_NOREQUEST, IRQ_LEVEL | IRQ_NOPROBE);
}
