<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$6 <= ((NOT REFRESH AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/SDRAM_READY AND NOT MemoryController/STARTUP_REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT C1 AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH AND NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT C1 AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESH AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/SDRAM_READY AND NOT MemoryController/STARTUP_REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_ACAS0: FDCPE port map (ACAS(0),DRA(0),ACAS_C(0),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(0) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS1: FDCPE port map (ACAS(1),DRA(1),ACAS_C(1),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(1) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS2: FDCPE port map (ACAS(2),DRA(2),ACAS_C(2),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(2) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS3: FDCPE port map (ACAS(3),DRA(3),ACAS_C(3),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(3) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS4: FDCPE port map (ACAS(4),DRA(4),ACAS_C(4),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(4) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS5: FDCPE port map (ACAS(5),DRA(5),ACAS_C(5),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(5) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS6: FDCPE port map (ACAS(6),DRA(6),ACAS_C(6),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(6) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS7: FDCPE port map (ACAS(7),DRA(7),ACAS_C(7),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(7) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS8: FDCPE port map (ACAS(8),DRA(8),ACAS_C(8),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(8) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
FDCPE_ACAS9: FDCPE port map (ACAS(9),DRA(9),ACAS_C(9),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACAS_C(9) <= NOT ((nCASU AND nCASL));
</td></tr><tr><td>
</td></tr><tr><td>
ACAS(9)/ACAS(9)_CLKF <= (nCASU AND nCASL);
</td></tr><tr><td>
FDCPE_ARAS0: FDCPE port map (ARAS(0),DRA(0),ARAS_C(0),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(0) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS1: FDCPE port map (ARAS(1),DRA(1),ARAS_C(1),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(1) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS2: FDCPE port map (ARAS(2),DRA(2),ARAS_C(2),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(2) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS3: FDCPE port map (ARAS(3),DRA(3),ARAS_C(3),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(3) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS4: FDCPE port map (ARAS(4),DRA(4),ARAS_C(4),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(4) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS5: FDCPE port map (ARAS(5),DRA(5),ARAS_C(5),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(5) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS6: FDCPE port map (ARAS(6),DRA(6),ARAS_C(6),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(6) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS7: FDCPE port map (ARAS(7),DRA(7),ARAS_C(7),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(7) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS8: FDCPE port map (ARAS(8),DRA(8),ARAS_C(8),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(8) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_ARAS9: FDCPE port map (ARAS(9),DRA(9),ARAS_C(9),NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ARAS_C(9) <= NOT ((nRAS1 AND nRAS0));
</td></tr><tr><td>
FDCPE_CCLKE: FDCPE port map (CCLKE,CCLKE_D,NOT BCLK,'0',NOT nRESET,MemoryController/CURRENT_STATE_FSM_FFd1);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CCLKE_D <= (NOT nAS AND NOT DBDIR);
</td></tr><tr><td>
FDCPE_CMA0: FDCPE port map (CMA(0),CMA_D(0),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(0) <= ((CMA(0) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ACAS(9) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ACAS(9) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA1: FDCPE port map (CMA(1),CMA_D(1),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(1) <= ((MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(0) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(1) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(0) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA2: FDCPE port map (CMA(2),CMA_D(2),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(2) <= ((CMA(2) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(1) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(1) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA3: FDCPE port map (CMA(3),CMA_D(3),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(3) <= ((CMA(3) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(2) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(2) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA4: FDCPE port map (CMA(4),CMA_D(4),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(4) <= ((CMA(4) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(3) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(3) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FTCPE_CMA5: FTCPE port map (CMA(5),CMA_T(5),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_T(5) <= ((CMA(5) AND NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(5) AND NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT ARAS(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(5) AND NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT ACAS(6) AND NOT ARAS(4) AND MemoryController/DMACYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(5) AND NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT C1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ARAS(4) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(5) AND NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT C1 AND NOT ACAS(6) AND NOT ARAS(4) AND NOT C3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(5) AND MemoryController/CURRENT_STATE_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ACAS(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(5) AND REFRESET AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd1 AND NOT MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(5) AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND ARAS(4) AND MemoryController/DMACYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(5) AND NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT ACAS(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(5) AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND NOT C1 AND ARAS(4) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA6: FDCPE port map (CMA(6),CMA_D(6),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(6) <= ((MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(5) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(6) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(5) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA7: FDCPE port map (CMA(7),CMA_D(7),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(7) <= ((MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(6) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(6) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(7) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND ACAS(8)));
</td></tr><tr><td>
FDCPE_CMA8: FDCPE port map (CMA(8),CMA_D(8),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(8) <= ((CMA(8) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(7) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(7) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FTCPE_CMA9: FTCPE port map (CMA(9),CMA_T(9),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_T(9) <= ((CMA(9) AND NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT C1 AND NOT ARAS(8) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(9) AND REFRESET AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd1 AND NOT MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(9) AND NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(9) AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND ARAS(8) AND MemoryController/DMACYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CMA(9) AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND NOT C1 AND ARAS(8) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(9) AND NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND NOT ARAS(8) AND MemoryController/DMACYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_CMA10: FDCPE port map (CMA(10),CMA_D(10),NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CMA_D(10) <= ((MemoryController/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CMA(10) AND NOT $OpTx$FX_DC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ARAS(9) AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND ARAS(9) AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_DBDIR: FDCPE port map (DBDIR,'1',NOT nAWE,NOT MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF,'0');
</td></tr><tr><td>
</td></tr><tr><td>
DRDDIR <= NOT ((DBDIR AND NOT nREGEN));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FTCPE_MemoryController/CLOCK_COUNT_FSM_FFd1: FTCPE port map (MemoryController/CLOCK_COUNT_FSM_FFd1,MemoryController/CLOCK_COUNT_FSM_FFd1_T,NOT BCLK,'0','0',nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CLOCK_COUNT_FSM_FFd1_T <= ((REFRESET AND NOT MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND NOT MemoryController/CURRENT_STATE_FSM_FFd6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd2 AND NOT MemoryController/CURRENT_STATE_FSM_FFd6));
</td></tr><tr><td>
FTCPE_MemoryController/CLOCK_COUNT_FSM_FFd2: FTCPE port map (MemoryController/CLOCK_COUNT_FSM_FFd2,MemoryController/CLOCK_COUNT_FSM_FFd2_T,NOT BCLK,'0','0',nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CLOCK_COUNT_FSM_FFd2_T <= ((REFRESET AND NOT MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND MemoryController/CLOCK_COUNT_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd6));
</td></tr><tr><td>
FDCPE_MemoryController/CURRENT_STATE_FSM_FFd1: FDCPE port map (MemoryController/CURRENT_STATE_FSM_FFd1,MemoryController/CURRENT_STATE_FSM_FFd1_D,NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CURRENT_STATE_FSM_FFd1_D <= ((MemoryController/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND MemoryController/CURRENT_STATE_FSM_FFd1));
</td></tr><tr><td>
FDCPE_MemoryController/CURRENT_STATE_FSM_FFd2: FDCPE port map (MemoryController/CURRENT_STATE_FSM_FFd2,MemoryController/CURRENT_STATE_FSM_FFd2_D,NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CURRENT_STATE_FSM_FFd2_D <= ((MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_MemoryController/CURRENT_STATE_FSM_FFd3: FDCPE port map (MemoryController/CURRENT_STATE_FSM_FFd3,MemoryController/CURRENT_STATE_FSM_FFd3_D,NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CURRENT_STATE_FSM_FFd3_D <= ((MemoryController/CURRENT_STATE_FSM_FFd7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/DMACYCLE AND C3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nAS AND MemoryController/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	C1 AND NOT MemoryController/DMACYCLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/SDRAM_READY AND NOT MemoryController/STARTUP_REFRESH));
</td></tr><tr><td>
FDCPE_MemoryController/CURRENT_STATE_FSM_FFd5: FDCPE port map (MemoryController/CURRENT_STATE_FSM_FFd5,MemoryController/CURRENT_STATE_FSM_FFd6,NOT BCLK,NOT nRESET,'0');
</td></tr><tr><td>
FDCPE_MemoryController/CURRENT_STATE_FSM_FFd6: FDCPE port map (MemoryController/CURRENT_STATE_FSM_FFd6,'0',NOT BCLK,'0',NOT nRESET);
</td></tr><tr><td>
FDCPE_MemoryController/CURRENT_STATE_FSM_FFd7: FDCPE port map (MemoryController/CURRENT_STATE_FSM_FFd7,MemoryController/CURRENT_STATE_FSM_FFd7_D,NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CURRENT_STATE_FSM_FFd7_D <= (REFRESET AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/SDRAM_READY AND NOT MemoryController/STARTUP_REFRESH);
</td></tr><tr><td>
FTCPE_MemoryController/CYCLE: FTCPE port map (MemoryController/CYCLE,MemoryController/CYCLE_T,NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/CYCLE_T <= ((nAS AND NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CYCLE AND NOT MemoryController/CURRENT_STATE_FSM_FFd6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd7 AND NOT MemoryController/CURRENT_STATE_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5 AND MemoryController/CYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CYCLE AND MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CYCLE AND NOT C1 AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF));
</td></tr><tr><td>
FDCPE_MemoryController/DMACYCLE: FDCPE port map (MemoryController/DMACYCLE,'1',NOT nDBR,NOT MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF,'0');
</td></tr><tr><td>
</td></tr><tr><td>
MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF <= (nRESET AND MemoryController/CYCLE);
</td></tr><tr><td>
FDCPE_MemoryController/SDRAMCMDOUT3: FDCPE port map (MemoryController/SDRAMCMDOUT(3),MemoryController/SDRAMCMDOUT_D(3),NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/SDRAMCMDOUT_D(3) <= ((MemoryController/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/SDRAMCMDOUT(3) AND ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/SDRAMCMDOUT(3) AND C1 AND NOT MemoryController/DMACYCLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/SDRAMCMDOUT(3) AND NOT MemoryController/DMACYCLE AND C3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND NOT MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND MemoryController/CLOCK_COUNT_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/SDRAMCMDOUT(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH AND MemoryController/SDRAMCMDOUT(3)));
</td></tr><tr><td>
FDCPE_MemoryController/SDRAM_READY: FDCPE port map (MemoryController/SDRAM_READY,'1',NOT BCLK,NOT nRESET,'0',MemoryController/CURRENT_STATE_FSM_FFd7);
</td></tr><tr><td>
FDCPE_MemoryController/STARTUP_REFRESH: FDCPE port map (MemoryController/STARTUP_REFRESH,'0',NOT BCLK,'0',NOT nRESET,MemoryController/STARTUP_REFRESH_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MemoryController/STARTUP_REFRESH_CE <= (REFRESET AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/STARTUP_REFRESH AND NOT MemoryController/CLOCK_COUNT_FSM_FFd2);
</td></tr><tr><td>
FDCPE_REFRESET: FDCPE port map (REFRESET,REFRESET_D,NOT BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;REFRESET_D <= ((NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESET AND NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd1 AND NOT MemoryController/STARTUP_REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESH AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH AND NOT MemoryController/CURRENT_STATE_FSM_FFd5));
</td></tr><tr><td>
FDCPE_REFRESH: FDCPE port map (REFRESH,REFRESH_D,BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;REFRESH_D <= (RefreshCounter/REFRESH_COUNTER(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RefreshCounter/REFRESH_COUNTER(3) AND RefreshCounter/REFRESH_COUNTER(4));
</td></tr><tr><td>
FTCPE_RefreshCounter/REFRESH_COUNTER0: FTCPE port map (RefreshCounter/REFRESH_COUNTER(0),'1',C1,REFRESET,'0');
</td></tr><tr><td>
FTCPE_RefreshCounter/REFRESH_COUNTER1: FTCPE port map (RefreshCounter/REFRESH_COUNTER(1),RefreshCounter/REFRESH_COUNTER(0),C1,REFRESET,'0');
</td></tr><tr><td>
FTCPE_RefreshCounter/REFRESH_COUNTER2: FTCPE port map (RefreshCounter/REFRESH_COUNTER(2),RefreshCounter/REFRESH_COUNTER_T(2),C1,REFRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RefreshCounter/REFRESH_COUNTER_T(2) <= (RefreshCounter/REFRESH_COUNTER(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RefreshCounter/REFRESH_COUNTER(1));
</td></tr><tr><td>
FTCPE_RefreshCounter/REFRESH_COUNTER3: FTCPE port map (RefreshCounter/REFRESH_COUNTER(3),RefreshCounter/REFRESH_COUNTER_T(3),C1,REFRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RefreshCounter/REFRESH_COUNTER_T(3) <= (RefreshCounter/REFRESH_COUNTER(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RefreshCounter/REFRESH_COUNTER(2) AND RefreshCounter/REFRESH_COUNTER(1));
</td></tr><tr><td>
FTCPE_RefreshCounter/REFRESH_COUNTER4: FTCPE port map (RefreshCounter/REFRESH_COUNTER(4),RefreshCounter/REFRESH_COUNTER_T(4),C1,REFRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RefreshCounter/REFRESH_COUNTER_T(4) <= (RefreshCounter/REFRESH_COUNTER(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RefreshCounter/REFRESH_COUNTER(2) AND RefreshCounter/REFRESH_COUNTER(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RefreshCounter/REFRESH_COUNTER(1));
</td></tr><tr><td>
FDCPE_nCCAS: FDCPE port map (nCCAS,nCCAS_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCCAS_D <= ((MemoryController/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCCAS AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCCAS AND REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT REFRESH AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C1 AND NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCCAS AND REFRESET AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND NOT MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
nCLCS <= ((NOT nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/SDRAMCMDOUT(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ACAS(0) AND nRAMEN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/DMACYCLE AND nRAMEN));
</td></tr><tr><td>
FDCPE_nCLLBE: FDCPE port map (nCLLBE,nCLLBE_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCLLBE_D <= ((ACAS(0) AND NOT nCASL AND NOT nDBR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nDBR AND NOT nRAMEN AND NOT nLLBE));
</td></tr><tr><td>
FDCPE_nCLMBE: FDCPE port map (nCLMBE,nCLMBE_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCLMBE_D <= ((ACAS(0) AND NOT nCASU AND NOT nDBR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nDBR AND NOT nRAMEN AND NOT nLMBE));
</td></tr><tr><td>
FDCPE_nCRAS: FDCPE port map (nCRAS,nCRAS_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCRAS_D <= ((MemoryController/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCRAS AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCRAS AND REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/STARTUP_REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCRAS AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND C1 AND NOT MemoryController/DMACYCLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCRAS AND MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT REFRESH AND NOT MemoryController/DMACYCLE AND C3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCRAS AND REFRESET AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND NOT MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
nCUCS <= ((NOT nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/SDRAMCMDOUT(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ACAS(0) AND nRAMEN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT REFRESET AND MemoryController/SDRAM_READY AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/DMACYCLE AND nRAMEN));
</td></tr><tr><td>
FDCPE_nCUMBE: FDCPE port map (nCUMBE,nCUMBE_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCUMBE_D <= ((NOT ACAS(0) AND NOT nCASL AND NOT nDBR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nDBR AND NOT nRAMEN AND NOT nUMBE));
</td></tr><tr><td>
FDCPE_nCUUBE: FDCPE port map (nCUUBE,nCUUBE_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCUUBE_D <= ((NOT ACAS(0) AND NOT nCASU AND NOT nDBR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nDBR AND NOT nRAMEN AND NOT nUUBE));
</td></tr><tr><td>
FDCPE_nCWE: FDCPE port map (nCWE,nCWE_D,NOT BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nCWE_D <= ((MemoryController/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCWE AND MemoryController/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCWE AND REFRESET AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/DMACYCLE AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd3 AND NOT C1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT C3 AND NOT ACAS(9)/ACAS(9)_CLKF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCWE AND REFRESET AND MemoryController/SDRAM_READY)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nCWE AND REFRESET AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/CLOCK_COUNT_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/STARTUP_REFRESH)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MemoryController/CURRENT_STATE_FSM_FFd2 AND NOT DBDIR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (REFRESET AND NOT MemoryController/CLOCK_COUNT_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MemoryController/CLOCK_COUNT_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
nDBEN <= NOT ((NOT ACAS(0) AND MemoryController/DMACYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF));
</td></tr><tr><td>
</td></tr><tr><td>
nDRDEN <= NOT (((nRESET AND NOT nREGEN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nRESET AND MemoryController/DMACYCLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
