# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2024, The QEMU Project Developers
# This file is distributed under the same license as the QEMU package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: QEMU 9\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-27 05:37+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../system/arm/xlnx-zcu102.rst:2
msgid "Xilinx ZynqMP ZCU102 (``xlnx-zcu102``)"
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:4
msgid ""
"The ``xlnx-zcu102`` board models the Xilinx ZynqMP ZCU102 board. This board "
"has 4 Cortex-A53 CPUs and 2 Cortex-R5F CPUs."
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:8
msgid "Machine-specific options"
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:10
msgid "The following machine-specific options are supported:"
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:12
msgid "secure"
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:13
msgid ""
"Set ``on``/``off`` to enable/disable emulating a guest CPU which implements "
"the Arm Security Extensions (TrustZone). The default is ``off``."
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:16
msgid "virtualization"
msgstr ""

#: ../../../system/arm/xlnx-zcu102.rst:17
msgid ""
"Set ``on``/``off`` to enable/disable emulating a guest CPU which implements "
"the Arm Virtualization Extensions. The default is ``off``."
msgstr ""
