# VERILOG_INCLUDE_DIRS = \
# 	$(FYP_DIR)/hw/build/build_project.ip_user_files/ip/ddr4_0/ip_1/rtl/map \
# 	$(FYP_DIR)/hw/build/build_project.ip_user_files/ip/ddr4_0/rtl/ip_top \
# 	$(FYP_DIR)/hw/build/build_project.ip_user_files/ip/ddr4_0/rtl/cal \
# 	$(FYP_DIR)/hw/build/build_project.ip_user_files/ipstatic/hdl \
# 	$(FYP_DIR)/imports/json_sv/sv \
# 	$(FYP_DIR)/hw/build/regbanks/aggregation_engine_regbank \
# 	$(FYP_DIR)/hw/build/regbanks/feature_transformation_engine_regbank \
# 	$(FYP_DIR)/hw/build/regbanks/node_scoreboard_regbank \
# 	$(FYP_DIR)/hw/build/regbanks/prefetcher_regbank \
# 	/mnt/applications/Xilinx/19.2/Vivado/2019.2/data/xilinx_vip/include \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/tb \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/tb \
# 	$(FYP_DIR)/hw/build/ip/node_scoreboard/tb \

# # Xilinx IP
# VERILOG_SOURCES = \
# 	$(FYP_DIR)/hw/sim/modelsim/glbl.v \
# 	$(FYP_DIR)/hw/build/build_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/axi_memory_interconnect/sim/axi_memory_interconnect.v \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/axi_L_register_control_crossbar/sim/axi_L_register_control_crossbar.v \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/transformation_buffer_sdp_bram/sim/transformation_buffer_sdp_bram.v \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/aggregation_buffer_sdp_bram/sim/aggregation_buffer_sdp_bram.v \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/scale_factor_queue/sim/scale_factor_queue.v \
# 	$(FYP_DIR)/hw/build/ip/lib/buffers/ultraram.v \
# 	$(FYP_DIR)/hw/build/ip/include/arch_defines.v \
# 	$(FYP_DIR)/imports/verilog-axi/rtl/axi_ram.v \

# VHDL_SOURCES = \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/fp_mult/sim/fp_mult.vhd \
# 	$(FYP_DIR)/hw/build/build_project.srcs/sources_1/ip/fp_add/sim/fp_add.vhd \

# # Imports
# VERILOG_SOURCES += \
# 	$(FYP_DIR)/hw/build/ip/include/arch_package.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/noc/noc_pkg.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/input_port/circular_buffer.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/crossbar/crossbar.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/input_port/input_block.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/if/input_block2crossbar.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/if/input_block2switch_allocator.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/if/input_block2vc_allocator.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/input_port/input_buffer.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/input_port/input_port.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/noc/mesh.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/noc/node_link.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/input_port/rc_unit.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/allocators/round_robin_arbiter.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/router/router.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/if/router2router.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/noc/router_link.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/allocators/separable_input_first_allocator.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/allocators/switch_allocator.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/if/switch_allocator2crossbar.sv \
# 	$(FYP_DIR)/imports/nocrouter/src/rtl/allocators/vc_allocator.sv \

# # Packages
# VERILOG_SOURCES += \
# 	$(FYP_DIR)/hw/build/ip/include/top_pkg.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/include/age_pkg.sv \
# 	$(FYP_DIR)/hw/build/ip/node_scoreboard/include/node_scoreboard_pkg.sv \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/include/prefetcher_pkg.sv \

# # Register banks
# VERILOG_SOURCES += \
# 	$(FYP_DIR)/hw/build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_regs_pkg.sv \
# 	$(FYP_DIR)/hw/build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_regs.sv \
# 	$(FYP_DIR)/hw/build/regbanks/feature_transformation_engine_regbank/feature_transformation_engine_regbank_wrapper.sv \
# 	$(FYP_DIR)/hw/build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs_pkg.sv \
# 	$(FYP_DIR)/hw/build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_regs.sv \
# 	$(FYP_DIR)/hw/build/regbanks/aggregation_engine_regbank/aggregation_engine_regbank_wrapper.sv \
# 	$(FYP_DIR)/hw/build/regbanks/prefetcher_regbank/prefetcher_regbank_regs_pkg.sv \
# 	$(FYP_DIR)/hw/build/regbanks/prefetcher_regbank/prefetcher_regbank_regs.sv \
# 	$(FYP_DIR)/hw/build/regbanks/prefetcher_regbank/prefetcher_regbank_wrapper.sv \
# 	$(FYP_DIR)/hw/build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs_pkg.sv \
# 	$(FYP_DIR)/hw/build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_regs.sv \
# 	$(FYP_DIR)/hw/build/regbanks/node_scoreboard_regbank/node_scoreboard_regbank_wrapper.sv \

# # IP: Lib
# VERILOG_SOURCES += \
# 	$(FYP_DIR)/hw/build/ip/lib/axi/axi_read_master.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/axi/axi_write_master.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/base_components/binary_to_onehot.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/base_components/count_ones.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/base_components/onehot_to_binary_comb.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/base_components/rr_arbiter.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/arithmetic/fixed_point_mac.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/arithmetic/float_mac.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/arithmetic/mac.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/buffers/bram_fifo.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/buffers/hybrid_buffer/hybrid_buffer.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/buffers/hybrid_buffer/hybrid_buffer_driver.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/buffers/hybrid_buffer/hybrid_buffer_slot.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/buffers/ultraram_fifo.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/arithmetic/aggregators/passthrough_aggregator.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/systolic_modules/activation_core.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/systolic_modules/processing_element.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/arithmetic/aggregators/sum_aggregator.sv \
# 	$(FYP_DIR)/hw/build/ip/lib/systolic_modules/systolic_module.sv \

# # IP
# VERILOG_SOURCES += \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/aggregation_core.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/aggregation_core_allocator.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/aggregation_engine.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/aggregation_manager.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/aggregation_mesh.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/buffer_manager.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/rtl/feature_aggregator.sv \
# 	$(FYP_DIR)/hw/build/ip/transformation_engine/rtl/feature_transformation_core.sv \
# 	$(FYP_DIR)/hw/build/ip/transformation_engine/rtl/feature_transformation_engine.sv \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/rtl/prefetcher.sv \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/rtl/prefetcher_feature_bank.sv \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/rtl/prefetcher_fetch_tag.sv \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/rtl/prefetcher_streaming_manager.sv \
# 	$(FYP_DIR)/hw/build/ip/prefetcher/rtl/prefetcher_weight_bank.sv \
# 	$(FYP_DIR)/hw/build/ip/node_scoreboard/rtl/node_scoreboard.sv \
# 	$(FYP_DIR)/hw/build/ip/top/rtl/top.sv \
# 	$(FYP_DIR)/hw/build/ip/top/rtl/top_wrapper_tb.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/tb/agc_allocator_interface.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/tb/agc_interface.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/tb/aggregation_engine_interface.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/tb/agm_interface.sv \
# 	$(FYP_DIR)/hw/build/ip/aggregation_engine/tb/bm_interface.sv

FYP_DIR = /home/thw20/FYP/systolic_array

# Xilinx IP
VERILOG_SOURCES = \
	$(FYP_DIR)/hw/sim/modelsim/glbl.v

# Packages
VERILOG_SOURCES += \
	$(FYP_DIR)/hw/ip/include/top_pkg.sv

VHDL_SOURCES = \
	$(FYP_DIR)/hw/build/project_1.srcs/sources_1/ip/fp_mult/sim/fp_mult.vhd \
	$(FYP_DIR)/hw/build/project_1.srcs/sources_1/ip/fp_add/sim/fp_add.vhd \

# IP: Lib
VERILOG_SOURCES += \
	$(FYP_DIR)/hw/ip/lib/axi/axi_read_master.sv \
	$(FYP_DIR)/hw/ip/lib/axi/axi_write_master.sv \
	$(FYP_DIR)/hw/ip/lib/base_components/binary_to_onehot.sv \
	$(FYP_DIR)/hw/ip/lib/base_components/count_ones.sv \
	$(FYP_DIR)/hw/ip/lib/base_components/onehot_to_binary_comb.sv \
	$(FYP_DIR)/hw/ip/lib/base_components/rr_arbiter.sv \
	$(FYP_DIR)/hw/ip/lib/arithmetic/fixed_point_mac.sv \
	$(FYP_DIR)/hw/ip/lib/arithmetic/float_mac.sv \
	$(FYP_DIR)/hw/ip/lib/arithmetic/mac.sv \
	$(FYP_DIR)/hw/ip/lib/systolic_modules/activation_core.sv \
	$(FYP_DIR)/hw/ip/lib/systolic_modules/processing_element.sv \
	$(FYP_DIR)/hw/ip/lib/systolic_modules/systolic_module.sv \
	$(FYP_DIR)/imports/verilog-axi/rtl/axi_ram.v \

# IP
VERILOG_SOURCES	+= \
	$(FYP_DIR)/hw/ip/rtl/prefetcher.sv \
	$(FYP_DIR)/hw/ip/rtl/prefetcher_weight_bank.sv \
	$(FYP_DIR)/hw/ip/lib/buffer/ultraram.v \
	$(FYP_DIR)/hw/ip/lib/buffer/ultraram_fifo.sv \
	$(FYP_DIR)/hw/ip/lib/axi/axi_interface.sv \
	$(FYP_DIR)/hw/ip/top/top.sv \
	$(FYP_DIR)/hw/build/project_1.srcs/sources_1/ip/axi_interconnect_0/sim/axi_interconnect_0.v \
	$(FYP_DIR)/hw/ip/transformation_engine/rtl/feature_transformation_core.sv \
	$(FYP_DIR)/hw/ip/transformation_engine/rtl/feature_transformation_engine.sv \
	$(FYP_DIR)/hw/ip/top/ram_test.sv \

VSIM_LIBS = \
	axi_infrastructure_v1_1_0 \
	axi_vip_v1_1_6 \
	fifo_generator_v13_2_5 \
	axi_interconnect_v1_7_17 \
	generic_baseblocks_v2_1_0 \
	axi_register_slice_v2_1_20 \
	axi_data_fifo_v2_1_19 \
	axi_crossbar_v2_1_21 \
	xbip_utils_v3_0_10 \
	axi_utils_v2_0_6 \
	xbip_pipe_v3_0_6 \
	xbip_dsp48_wrapper_v3_0_4 \
	xbip_dsp48_addsub_v3_0_6 \
	xbip_dsp48_multadd_v3_0_6 \
	xbip_bram18k_v3_0_6 \
	mult_gen_v12_0_16 \
	floating_point_v7_1_9 \
	xilinx_vip \
	unisims_ver \
	unimacro_ver \
	secureip \
	xpm

LIST_DONE = 1