

================================================================
== Vitis HLS Report for 'array_mult_Pipeline_MULT_ACC_LOOP3'
================================================================
* Date:           Fri Jan 30 11:31:57 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MULT_ACC_LOOP  |       13|       13|         6|          2|          2|     5|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_6 = alloca i32 1" [../matrix_mult.cpp:21]   --->   Operation 9 'alloca' 'k_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult_acc_data_6 = alloca i32 1" [../matrix_mult.cpp:22]   --->   Operation 10 'alloca' 'mult_acc_data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_b, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_b, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln36_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln36_1"   --->   Operation 13 'read' 'or_ln36_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 0, i16 %mult_acc_data_6" [../matrix_mult.cpp:22]   --->   Operation 14 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln21 = store i3 0, i3 %k_6" [../matrix_mult.cpp:21]   --->   Operation 15 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44.1.1"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k = load i3 %k_6" [../matrix_mult.cpp:36]   --->   Operation 17 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.65ns)   --->   "%icmp_ln36 = icmp_eq  i3 %k, i3 5" [../matrix_mult.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%k_12 = add i3 %k, i3 1" [../matrix_mult.cpp:36]   --->   Operation 19 'add' 'k_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc44.1.1.split, void %for.inc47.1.1.exitStub" [../matrix_mult.cpp:36]   --->   Operation 20 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln39_10 = zext i3 %k" [../matrix_mult.cpp:39]   --->   Operation 21 'zext' 'zext_ln39_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln39_7 = add i4 %zext_ln39_10, i4 5" [../matrix_mult.cpp:39]   --->   Operation 22 'add' 'add_ln39_7' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i4 %add_ln39_7" [../matrix_mult.cpp:39]   --->   Operation 23 'zext' 'zext_ln39_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_a_store_data_addr = getelementptr i16 %in_a_store_data, i64 0, i64 %zext_ln39_11" [../matrix_mult.cpp:39]   --->   Operation 24 'getelementptr' 'in_a_store_data_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%in_a_store_data_load = load i5 %in_a_store_data_addr" [../matrix_mult.cpp:39]   --->   Operation 25 'load' 'in_a_store_data_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln21 = store i3 %k_12, i3 %k_6" [../matrix_mult.cpp:21]   --->   Operation 26 'store' 'store_ln21' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i3 %k" [../matrix_mult.cpp:39]   --->   Operation 27 'zext' 'zext_ln39_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k, i2 0" [../matrix_mult.cpp:39]   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39 = add i5 %p_shl, i5 %zext_ln39_12" [../matrix_mult.cpp:39]   --->   Operation 29 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln39_8 = add i5 %add_ln39, i5 %or_ln36_1_read" [../matrix_mult.cpp:39]   --->   Operation 30 'add' 'add_ln39_8' <Predicate = (!icmp_ln36)> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i5 %add_ln39_8" [../matrix_mult.cpp:39]   --->   Operation 31 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%in_a_store_data_load = load i5 %in_a_store_data_addr" [../matrix_mult.cpp:39]   --->   Operation 32 'load' 'in_a_store_data_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i16 %in_b, i64 0, i64 %zext_ln39_13" [../matrix_mult.cpp:39]   --->   Operation 33 'getelementptr' 'in_b_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%in_b_load = load i5 %in_b_addr" [../matrix_mult.cpp:39]   --->   Operation 34 'load' 'in_b_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%in_b_load = load i5 %in_b_addr" [../matrix_mult.cpp:39]   --->   Operation 35 'load' 'in_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 36 [3/3] (1.05ns) (grouped into DSP with root node mult_acc_data)   --->   "%mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load" [../matrix_mult.cpp:39]   --->   Operation 36 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 37 [2/3] (1.05ns) (grouped into DSP with root node mult_acc_data)   --->   "%mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load" [../matrix_mult.cpp:39]   --->   Operation 37 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%mult_acc_data_6_load_1 = load i16 %mult_acc_data_6"   --->   Operation 47 'load' 'mult_acc_data_6_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mult_acc_data_6_out, i16 %mult_acc_data_6_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mult_acc_data_6_load = load i16 %mult_acc_data_6" [../matrix_mult.cpp:39]   --->   Operation 38 'load' 'mult_acc_data_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node mult_acc_data)   --->   "%mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load" [../matrix_mult.cpp:39]   --->   Operation 39 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [2/2] (2.10ns) (root node of the DSP)   --->   "%mult_acc_data = add i16 %mul_ln39, i16 %mult_acc_data_6_load" [../matrix_mult.cpp:39]   --->   Operation 40 'add' 'mult_acc_data' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [../matrix_mult.cpp:37]   --->   Operation 41 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../matrix_mult.cpp:21]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../matrix_mult.cpp:36]   --->   Operation 43 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (2.10ns) (root node of the DSP)   --->   "%mult_acc_data = add i16 %mul_ln39, i16 %mult_acc_data_6_load" [../matrix_mult.cpp:39]   --->   Operation 44 'add' 'mult_acc_data' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %mult_acc_data, i16 %mult_acc_data_6" [../matrix_mult.cpp:22]   --->   Operation 45 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc44.1.1" [../matrix_mult.cpp:36]   --->   Operation 46 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.645ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', ../matrix_mult.cpp:21) of constant 0 on local variable 'k', ../matrix_mult.cpp:21 [11]  (1.588 ns)
	'load' operation 3 bit ('k', ../matrix_mult.cpp:36) on local variable 'k', ../matrix_mult.cpp:21 [14]  (0.000 ns)
	'add' operation 4 bit ('add_ln39_7', ../matrix_mult.cpp:39) [24]  (1.735 ns)
	'getelementptr' operation 5 bit ('in_a_store_data_addr', ../matrix_mult.cpp:39) [31]  (0.000 ns)
	'load' operation 16 bit ('in_a_store_data_load', ../matrix_mult.cpp:39) on array 'in_a_store_data' [32]  (2.322 ns)

 <State 2>: 5.726ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln39', ../matrix_mult.cpp:39) [28]  (0.000 ns)
	'add' operation 5 bit ('add_ln39_8', ../matrix_mult.cpp:39) [29]  (3.404 ns)
	'getelementptr' operation 5 bit ('in_b_addr', ../matrix_mult.cpp:39) [33]  (0.000 ns)
	'load' operation 16 bit ('in_b_load', ../matrix_mult.cpp:39) on array 'in_b' [34]  (2.322 ns)

 <State 3>: 3.372ns
The critical path consists of the following:
	'load' operation 16 bit ('in_b_load', ../matrix_mult.cpp:39) on array 'in_b' [34]  (2.322 ns)
	'mul' operation 16 bit of DSP[36] ('mul_ln39', ../matrix_mult.cpp:39) [35]  (1.050 ns)

 <State 4>: 1.588ns
The critical path consists of the following:

 <State 5>: 2.100ns
The critical path consists of the following:
	'load' operation 16 bit ('mult_acc_data_6_load', ../matrix_mult.cpp:39) on local variable 'mult_acc.data', ../matrix_mult.cpp:22 [19]  (0.000 ns)
	'add' operation 16 bit of DSP[36] ('mult_acc.data', ../matrix_mult.cpp:39) [36]  (2.100 ns)

 <State 6>: 3.688ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[36] ('mult_acc.data', ../matrix_mult.cpp:39) [36]  (2.100 ns)
	'store' operation 0 bit ('store_ln22', ../matrix_mult.cpp:22) of variable 'mult_acc.data', ../matrix_mult.cpp:39 on local variable 'mult_acc.data', ../matrix_mult.cpp:22 [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
