{"vcs1":{"timestamp_begin":1699295982.117539338, "rt":0.77, "ut":0.43, "st":0.27}}
{"vcselab":{"timestamp_begin":1699295982.983752584, "rt":0.87, "ut":0.56, "st":0.28}}
{"link":{"timestamp_begin":1699295983.917280629, "rt":0.54, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699295981.292664910}
{"VCS_COMP_START_TIME": 1699295981.292664910}
{"VCS_COMP_END_TIME": 1699295984.567877640}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338104}}
{"stitch_vcselab": {"peak_mem": 222604}}
