
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665407500                       # Number of ticks simulated
final_tick                               2255105326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37757950                       # Simulator instruction rate (inst/s)
host_op_rate                                 37757847                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              256413460                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736364                       # Number of bytes of host memory used
host_seconds                                     2.60                       # Real time elapsed on the host
sim_insts                                    97983523                       # Number of instructions simulated
sim_ops                                      97983523                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       228864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             340288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       154752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          154752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2418                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2418                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    167452275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    343945627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             511397903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    167452275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167452275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       232567261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232567261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       232567261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    167452275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    343945627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743965164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2418                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 339264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  340288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               85                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     663642000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5317                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2418                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.187135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.937338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.513621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          932     45.42%     45.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          521     25.39%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          184      8.97%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           99      4.82%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      3.85%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.19%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.22%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      1.46%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          137      6.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.537931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.351324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.845502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.83%      4.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            45     31.03%     35.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            24     16.55%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            24     16.55%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            16     11.03%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             8      5.52%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      2.07%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      3.45%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      2.07%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      2.76%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      2.07%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.69%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.572414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.545101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              106     73.10%     73.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.38%     74.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     20.69%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74368000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173761750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14029.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32779.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       509.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    511.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1595                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85797.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7741440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9545040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            383445270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60899250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              528738600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.588714                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    100111500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     540989000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7771680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4240500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21668400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6026400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            404703990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             42251250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529889820                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            800.327478                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     68879750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     572047250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600694000     90.34%     90.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1420500      0.21%     90.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                62798000      9.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664912500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          433414500     65.18%     65.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            231491000     34.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18295                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.911561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    26.388530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   485.611470                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.051540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.948460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181603                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59001                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2235                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2235                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192202                       # number of overall hits
system.cpu.dcache.overall_hits::total          192202                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26382                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67235                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93617                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93617                       # number of overall misses
system.cpu.dcache.overall_misses::total         93617                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    699525746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    699525746                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1801741968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1801741968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6952000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6952000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2501267714                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2501267714                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2501267714                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2501267714                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285819                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285819                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285819                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165318                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532614                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150190                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150190                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327539                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26515.265939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26515.265939                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26797.679304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26797.679304                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        17600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        17600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26718.093017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26718.093017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26718.093017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26718.093017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74918                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.275907                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13039                       # number of writebacks
system.cpu.dcache.writebacks::total             13039                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17401                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58140                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75541                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75541                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8981                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9095                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18076                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    222729504                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    222729504                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    248297312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    248297312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4026500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4026500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    471026816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471026816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    471026816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471026816                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063243                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063243                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24800.078388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24800.078388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27300.419131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27300.419131                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18219.457014                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18219.457014                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26058.133215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26058.133215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26058.133215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26058.133215                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10353                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.871295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.097943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.797583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.073713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333850                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333850                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149851                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149851                       # number of overall hits
system.cpu.icache.overall_hits::total          149851                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11897                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11897                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11897                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11897                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11897                       # number of overall misses
system.cpu.icache.overall_misses::total         11897                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    302840714                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302840714                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    302840714                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302840714                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    302840714                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302840714                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161748                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161748                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161748                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161748                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073553                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073553                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073553                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073553                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073553                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25455.216777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25455.216777                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25455.216777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25455.216777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25455.216777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25455.216777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                77                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.025974                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1543                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1543                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1543                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1543                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    243680771                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243680771                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    243680771                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243680771                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    243680771                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243680771                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23534.940216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23534.940216                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23534.940216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23534.940216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23534.940216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23534.940216                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5344                       # number of replacements
system.l2.tags.tagsinuse                 16196.804539                       # Cycle average of tags in use
system.l2.tags.total_refs                       24811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5344                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.642777                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7954.575326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3026.224350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3293.794218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1179.706698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   742.503948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.201037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    681379                       # Number of tag accesses
system.l2.tags.data_accesses                   681379                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7574                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16183                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13039                       # number of Writeback hits
system.l2.Writeback_hits::total                 13039                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7145                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7145                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14719                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23328                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8609                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14719                       # number of overall hits
system.l2.overall_hits::total                   23328                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1741                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1626                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3367                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1951                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1741                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3577                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5318                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1741                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3577                       # number of overall misses
system.l2.overall_misses::total                  5318                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    142662250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    136557250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       279219500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    162266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162266000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    142662250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    298823250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        441485500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    142662250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    298823250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       441485500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19550                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13039                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9096                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10350                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28646                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10350                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28646                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.176739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172225                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.214490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214490                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168213                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185645                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168213                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185645                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81942.705342                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83983.548585                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82928.274428                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83170.681702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83170.681702                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81942.705342                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83540.187308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83017.205716                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81942.705342                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83540.187308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83017.205716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2418                       # number of writebacks
system.l2.writebacks::total                      2418                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1741                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1626                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3367                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1951                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5318                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120853250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    116322250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    237175500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    138089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    138089000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    120853250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    254411250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    375264500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    120853250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    254411250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    375264500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.176739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172225                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.214490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214490                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185645                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185645                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69415.996554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71538.899139                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70441.193941                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70778.575090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70778.575090                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69415.996554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71124.196254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70564.968033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69415.996554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71124.196254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70564.968033                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3367                       # Transaction distribution
system.membus.trans_dist::ReadResp               3366                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2418                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1951                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1951                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       495040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       495048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7737                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            18991500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28200000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          230687                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       190390                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11097                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       170012                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81602                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.997788                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14103                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          440                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181694                       # DTB read hits
system.switch_cpus.dtb.read_misses               3106                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60263                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136388                       # DTB write hits
system.switch_cpus.dtb.write_misses              1249                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25395                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318082                       # DTB hits
system.switch_cpus.dtb.data_misses               4355                       # DTB misses
system.switch_cpus.dtb.data_acv                    75                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85658                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58501                       # ITB hits
system.switch_cpus.itb.fetch_misses              1291                       # ITB misses
system.switch_cpus.itb.fetch_acv                   21                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59792                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330815                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1250755                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              230687                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95705                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                767190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31908                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        52265                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161751                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1190869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.050288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.396656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           957682     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14658      1.23%     81.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28454      2.39%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17658      1.48%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44055      3.70%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10416      0.87%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18764      1.58%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8125      0.68%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91057      7.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1190869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.173343                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939841                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276444                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        714882                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152471                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32452                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14619                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11079                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1376                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1071569                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4319                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14619                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294128                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          200277                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342892                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166257                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        172695                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1017460                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1017                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25850                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10135                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         104013                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       680690                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1304626                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1301405                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2804                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493813                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           186869                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31757                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3564                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            217756                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34874                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21847                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             929095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26949                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872159                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1532                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       228846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18211                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1190869                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.732372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.422000                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       836449     70.24%     70.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138389     11.62%     81.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71623      6.01%     87.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58035      4.87%     92.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44178      3.71%     96.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22230      1.87%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13335      1.12%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4493      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2137      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1190869                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1256      4.44%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15580     55.03%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11476     40.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516053     59.17%     59.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          759      0.09%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1242      0.14%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194386     22.29%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139698     16.02%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872159                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655357                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28312                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032462                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2956320                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1181354                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8710                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4490                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4119                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895466                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4545                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7276                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52360                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          993                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18029                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16536                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14619                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          103293                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         59557                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       975929                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190718                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146828                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21578                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         58095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          993                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13804                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858981                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185974                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13177                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19885                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324032                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117144                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138058                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645455                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838764                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831133                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403736                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            543051                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.624529                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743459                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       223962                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12543                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1151933                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.644020                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.629028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       882084     76.57%     76.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       125987     10.94%     87.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49695      4.31%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19770      1.72%     93.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23150      2.01%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7827      0.68%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7877      0.68%     96.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6160      0.53%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29383      2.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1151933                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741868                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741868                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267157                       # Number of memory references committed
system.switch_cpus.commit.loads                138358                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98733                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712645                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433543     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142546     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129145     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741868                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29383                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2071167                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1971021                       # The number of ROB writes
system.switch_cpus.timesIdled                    4948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727193                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.830071                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.830071                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546427                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546427                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142776                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573749                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25415                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19554                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19553                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9096                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       662400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2005384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2667784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41691    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33885000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15869726                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28013496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.108236                       # Number of seconds simulated
sim_ticks                                2108235767000                       # Number of ticks simulated
final_tick                               4363936387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 234412                       # Simulator instruction rate (inst/s)
host_op_rate                                   234412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              262968459                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743532                       # Number of bytes of host memory used
host_seconds                                  8017.07                       # Real time elapsed on the host
sim_insts                                  1879299903                       # Number of instructions simulated
sim_ops                                    1879299903                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      9732928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    609503552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          619236480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      9732928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9732928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    167335104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       167335104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       152077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      9523493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9675570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2614611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2614611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      4616622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    289105973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             293722595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      4616622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4616622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79372102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79372102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79372102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      4616622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    289105973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            373094697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9675570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2689683                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9675570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2689683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              619144768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   91712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               168785216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               619236480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172139712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1433                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            587914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            570576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            580418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            584384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            611885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            593008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            613447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            602077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            658829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            600711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           626140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           648713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           623739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           611760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           583890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           576646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            160718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            162559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            163190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            162393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            163023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            162582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            164795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           178834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           160665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159789                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       230                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2108237905000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9675570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2689683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7356540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1884020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  257855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  175368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  65063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  67386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 133309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 147926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 150794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 151033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 151269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 151206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 151925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 151686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 159205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 155707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 156199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 154733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 153377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 153313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    573                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6360396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.880609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.778059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.515088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2877537     45.24%     45.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3202036     50.34%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138331      2.17%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34397      0.54%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21721      0.34%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10495      0.17%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11950      0.19%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11181      0.18%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52748      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6360396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       153040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.213291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.888224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          32582     21.29%     21.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         40132     26.22%     47.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         55582     36.32%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        21361     13.96%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3106      2.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          256      0.17%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        153040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       153040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.232547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.989932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.460848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        152488     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           268      0.18%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            81      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            29      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            15      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           13      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           14      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           22      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           22      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           25      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           18      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        153040                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 168643730012                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            350033798762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                48370685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17432.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36182.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       293.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    293.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5216122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  734879                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     170496.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23547101760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12848121000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37034704200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8411163120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         137781618000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1282793953275                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         140436171000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1642852832355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            778.791462                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 225924076000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   70398640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1811908884000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              24563521080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              13402714875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             38496736200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8705005200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         137781618000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1290890403990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         133334021250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1647174020595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            780.839913                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 214131656468                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   70398640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1823706028782                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      195                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   11810699                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    23652     32.47%     32.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      79      0.11%     32.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2159      2.96%     35.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   46956     64.46%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                72846                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     23651     47.74%     47.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       79      0.16%     47.90% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2159      4.36%     52.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    23651     47.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 49540                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2097875055500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                55995500      0.00%     99.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               842068500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9463047500      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2108236167000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999958                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.503684                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.680065                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.15%      0.15% # number of syscalls executed
system.cpu.kern.syscall::3                        428     62.21%     62.35% # number of syscalls executed
system.cpu.kern.syscall::4                         12      1.74%     64.10% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.29%     64.39% # number of syscalls executed
system.cpu.kern.syscall::17                       235     34.16%     98.55% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.15%     98.69% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.15%     98.84% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.15%     98.98% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.15%     99.13% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.15%     99.27% # number of syscalls executed
system.cpu.kern.syscall::71                         2      0.29%     99.56% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.15%     99.71% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.15%     99.85% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    688                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   246      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                 62295      4.77%      4.79% # number of callpals executed
system.cpu.kern.callpal::rdps                    4615      0.35%      5.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      5.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      5.14% # number of callpals executed
system.cpu.kern.callpal::rti                     8313      0.64%      5.78% # number of callpals executed
system.cpu.kern.callpal::callsys                  711      0.05%      5.84% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%      5.84% # number of callpals executed
system.cpu.kern.callpal::rdunique             1229298     94.16%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                1305492                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              8512                       # number of protection mode switches
system.cpu.kern.mode_switch::user                8220                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  47                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                8236                      
system.cpu.kern.mode_good::user                  8220                      
system.cpu.kern.mode_good::idle                    16                      
system.cpu.kern.mode_switch_good::kernel     0.967575                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.340426                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.981703                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        39918960000      1.89%      1.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         2055054425000     97.48%     99.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          13262782000      0.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      246                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          24289417                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           543156684                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24289417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.361866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2434717625                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2434717625                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    387974793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       387974793                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    142838694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      142838694                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      6367908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      6367908                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      6374946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      6374946                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    530813487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        530813487                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    530813487                       # number of overall hits
system.cpu.dcache.overall_hits::total       530813487                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     51617919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      51617919                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7373933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7373933                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        58859                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        58859                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     58991852                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58991852                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     58991852                       # number of overall misses
system.cpu.dcache.overall_misses::total      58991852                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2252234908810                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2252234908810                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 469152909341                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 469152909341                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1127718497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1127718497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2721387818151                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2721387818151                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2721387818151                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2721387818151                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    439592712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    439592712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150212627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150212627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      6426767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      6426767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      6374946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      6374946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    589805339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    589805339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    589805339                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    589805339                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.117422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117422                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.049090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049090                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.009158                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009158                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.100019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.100019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.100019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.100019                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 43632.811094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43632.811094                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63623.158678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63623.158678                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 19159.661173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19159.661173                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 46131.588107                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46131.588107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 46131.588107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46131.588107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29756570                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8356                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            465750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              86                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.889576                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.162791                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      9996322                       # number of writebacks
system.cpu.dcache.writebacks::total           9996322                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     28966199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     28966199                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5788745                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5788745                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         6329                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6329                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     34754944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     34754944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     34754944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     34754944                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     22651720                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22651720                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1585188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1585188                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        52530                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        52530                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     24236908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24236908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     24236908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24236908                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1695                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1695                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3581                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3581                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         5276                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5276                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 915553868395                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 915553868395                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  90132129384                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  90132129384                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    804247003                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    804247003                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1005685997779                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1005685997779                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1005685997779                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1005685997779                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    346351500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    346351500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    743554500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    743554500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   1089906000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1089906000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.051529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041093                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40418.735019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40418.735019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 56858.952619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56858.952619                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15310.241824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15310.241824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 41493.989158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41493.989158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 41493.989158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41493.989158                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204337.168142                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 204337.168142                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 207638.788048                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 207638.788048                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 206578.089462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 206578.089462                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          13162091                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.970881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           599973126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13162091                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.583420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.970881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1242056494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1242056494                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    600782022                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       600782022                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    600782022                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        600782022                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    600782022                       # number of overall hits
system.cpu.icache.overall_hits::total       600782022                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13665169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13665169                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13665169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13665169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13665169                       # number of overall misses
system.cpu.icache.overall_misses::total      13665169                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 186832138351                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 186832138351                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 186832138351                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 186832138351                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 186832138351                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 186832138351                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    614447191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    614447191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    614447191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    614447191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    614447191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    614447191                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.022240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022240                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.022240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022240                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.022240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022240                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13672.142536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13672.142536                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13672.142536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13672.142536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13672.142536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13672.142536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7970                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               231                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.502165                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       503057                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       503057                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       503057                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       503057                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       503057                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       503057                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     13162112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13162112                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     13162112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13162112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     13162112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13162112                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 162854370604                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 162854370604                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 162854370604                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 162854370604                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 162854370604                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 162854370604                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.021421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.021421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.021421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021421                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12372.966482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12372.966482                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12372.966482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12372.966482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12372.966482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12372.966482                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1856                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1856                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78653                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3581                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  161018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        18784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        22241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4828137                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4617000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              168000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2145000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           437810706                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6971000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75421621                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                75233                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75233                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677097                       # Number of tag accesses
system.iocache.tags.data_accesses              677097                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        75072                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        75072                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     19508445                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19508445                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  16350448640                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  16350448640                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     19508445                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     19508445                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     19508445                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     19508445                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121170.465839                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121170.465839                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217796.896846                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217796.896846                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121170.465839                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121170.465839                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121170.465839                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121170.465839                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        150364                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                22659                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.635950                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          161                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          161                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     11081445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11081445                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  12446462882                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  12446462882                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     11081445                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     11081445                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     11081445                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     11081445                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68828.850932                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68828.850932                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165793.676497                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165793.676497                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68828.850932                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68828.850932                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68828.850932                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68828.850932                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9674497                       # number of replacements
system.l2.tags.tagsinuse                 16335.620561                       # Cycle average of tags in use
system.l2.tags.total_refs                    16292367                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9674497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.684053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1703.616621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         15.469113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         16.412164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   571.310439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 14028.812222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.103981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.034870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.856251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997047                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1785                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 770430255                       # Number of tag accesses
system.l2.tags.data_accesses                770430255                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     13010013                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     14055715                       # number of ReadReq hits
system.l2.ReadReq_hits::total                27065728                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          9996322                       # number of Writeback hits
system.l2.Writeback_hits::total               9996322                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       710167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                710167                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      13010013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      14765882                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27775895                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     13010013                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     14765882                       # number of overall hits
system.l2.overall_hits::total                27775895                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       152077                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      8648402                       # number of ReadReq misses
system.l2.ReadReq_misses::total               8800479                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       875134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              875134                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       152077                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      9523536                       # number of demand (read+write) misses
system.l2.demand_misses::total                9675613                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       152077                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      9523536                       # number of overall misses
system.l2.overall_misses::total               9675613                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  13037991676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 744685689828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    757723681504                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  80977956472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80977956472                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  13037991676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 825663646300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     838701637976                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  13037991676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 825663646300                       # number of overall miss cycles
system.l2.overall_miss_latency::total    838701637976                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     13162090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     22704117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            35866207                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      9996322                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           9996322                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1585301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1585301                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     13162090                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     24289418                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37451508                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     13162090                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     24289418                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37451508                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.011554                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.380918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.245370                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.650000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.650000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.552030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.552030                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.011554                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.392086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258350                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.011554                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.392086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258350                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85732.830579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86106.738543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86100.277213                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92532.065343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92532.065343                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85732.830579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86697.172804                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86682.015700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85732.830579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86697.172804                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86682.015700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2539539                       # number of writebacks
system.l2.writebacks::total                   2539539                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       152077                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      8648402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          8800479                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       875134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         875134                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       152077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      9523536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9675613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       152077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      9523536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9675613                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1695                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1695                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3581                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3581                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         5276                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         5276                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  11125003324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 636545012172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 647670015496                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       234510                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       234510                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  70121096028                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70121096028                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  11125003324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 706666108200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 717791111524                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  11125003324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 706666108200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 717791111524                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    322621500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    322621500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    697001000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    697001000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1019622500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1019622500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.380918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.245370                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.650000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.552030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.552030                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.011554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.392086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.011554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.392086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258350                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73153.753191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73602.616087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73594.859495                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18039.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18039.230769                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80126.124717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80126.124717                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73153.753191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74202.072445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74185.595427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73153.753191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74202.072445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74185.595427                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190337.168142                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190337.168142                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 194638.648422                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194638.648422                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 193256.728582                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 193256.728582                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             8802335                       # Transaction distribution
system.membus.trans_dist::ReadResp            8802334                       # Transaction distribution
system.membus.trans_dist::WriteReq               3581                       # Transaction distribution
system.membus.trans_dist::WriteResp              3581                       # Transaction distribution
system.membus.trans_dist::Writeback           2614611                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        75072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              41                       # Transaction distribution
system.membus.trans_dist::ReadExReq            875106                       # Transaction distribution
system.membus.trans_dist::ReadExResp           875106                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        10552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21890775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21901329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22126706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9609216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9609216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        22241                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    781766976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    781789217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               791398433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              175                       # Total snoops (count)
system.membus.snoop_fanout::samples          12370976                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                12370976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            12370976                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10231999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         26388803875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76025379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        51900138966                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1197548509                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    850071774                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     27938425                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    770289831                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       621430693                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.674918                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        88890724                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       197748                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            479656904                       # DTB read hits
system.switch_cpus.dtb.read_misses           34893255                       # DTB read misses
system.switch_cpus.dtb.read_acv                    31                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        510403013                       # DTB read accesses
system.switch_cpus.dtb.write_hits           189852650                       # DTB write hits
system.switch_cpus.dtb.write_misses           1165536                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       183526440                       # DTB write accesses
system.switch_cpus.dtb.data_hits            669509554                       # DTB hits
system.switch_cpus.dtb.data_misses           36058791                       # DTB misses
system.switch_cpus.dtb.data_acv                    87                       # DTB access violations
system.switch_cpus.dtb.data_accesses        693929453                       # DTB accesses
system.switch_cpus.itb.fetch_hits           610446297                       # ITB hits
system.switch_cpus.itb.fetch_misses           1762531                       # ITB misses
system.switch_cpus.itb.fetch_acv                  679                       # ITB acv
system.switch_cpus.itb.fetch_accesses       612208828                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               4190085211                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    914117511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4666527950                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1197548509                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    710321417                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3099714510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       100814384                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             205630                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       295184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     86535187                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        29395                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          438                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         614447194                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      14198398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes            2353                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4151305047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.124111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.338232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3085936350     74.34%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        147731887      3.56%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        237301211      5.72%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        142218646      3.43%     87.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         93697445      2.26%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         35429945      0.85%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         49934771      1.20%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        106448764      2.56%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        252606028      6.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4151305047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.285805                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.113707                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        702921164                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2563840272                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         752960949                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      81925334                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49657328                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    232849728                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        770782                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3962814688                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1818953                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49657328                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        755435495                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1054285471                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1265188828                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         774271618                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     252466307                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3746514656                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3602775                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       36923812                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       38988295                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       19965225                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2283398552                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4066384973                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4065270559                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1005947                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1209494949                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1073903607                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    143359553                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      7527094                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         410814963                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    628434048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206147777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     32248915                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25065231                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3121904348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    112802598                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2526043987                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1959156                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1454104782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    936711713                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     96342560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   4151305047                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.608494                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.328380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3100541560     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    417311064     10.05%     84.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    251820074      6.07%     90.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156112794      3.76%     94.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     97063392      2.34%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     60297319      1.45%     98.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     42039783      1.01%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14176956      0.34%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11942105      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4151305047                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8988668     20.04%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22995651     51.26%     71.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12872571     28.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       200130      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1688170107     66.83%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       517347      0.02%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       663707      0.03%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       300175      0.01%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       100063      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    536826339     21.25%     88.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    192632815      7.63%     95.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    106633303      4.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2526043987                       # Type of FU issued
system.switch_cpus.iq.rate                   0.602862                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            44856895                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017758                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9246784862                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4687217708                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2421087429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      3424211                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1755621                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1670586                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2568988045                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1712707                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     36002041                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    272989592                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       151775                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       164092                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     49548292                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       200245                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       419244                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49657328                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       904566406                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      58747669                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3490942769                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     14677148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     628434048                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206147777                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    103469807                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       11840084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      44550930                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       164092                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23048791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     24037478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     47086269                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2481865296                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     517330920                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     44178692                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             256235823                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            708353097                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        589801638                       # Number of branches executed
system.switch_cpus.iew.exec_stores          191022177                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.592319                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2466483001                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2422758015                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         994566346                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1389090091                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.578212                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.715984                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1318259895                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     16460038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     38999260                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3951497059                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.490302                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.491443                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3285448122     83.14%     83.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    312032384      7.90%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     98518015      2.49%     93.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55462628      1.40%     94.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51224831      1.30%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26890897      0.68%     96.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15383578      0.39%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21975990      0.56%     97.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     84560614      2.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3951497059                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1937428417                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1937428417                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              512043940                       # Number of memory references committed
system.switch_cpus.commit.loads             355444455                       # Number of loads committed
system.switch_cpus.commit.membars             8751363                       # Number of memory barriers committed
system.switch_cpus.commit.branches          400833195                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1668791                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1702020752                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     43956080                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    157026384      8.10%      8.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1151390784     59.43%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       508915      0.03%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       662275      0.03%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       300173      0.02%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       100063      0.01%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    364195818     18.80%     86.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    156610717      8.08%     94.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    106633287      5.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1937428417                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      84560614                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           6986054476                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6712054421                       # The number of ROB writes
system.switch_cpus.timesIdled                 5575632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                38780164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             26386323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          1780602162                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1780602162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.353184                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.353184                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.424956                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.424956                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2940509938                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1668735274                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1004993                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1003995                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80179933                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       57082530                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           35868085                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          35867978                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3581                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3581                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          9996322                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        75202                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1585301                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1585301                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     26324202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     58585805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              84910007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    842373760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2194313057                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3036686817                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75440                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         47528511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039788                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               47453148     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  75363      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47528511                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33724686500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            82500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19774634142                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       37698010341                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.880734                       # Number of seconds simulated
sim_ticks                                880734450500                       # Number of ticks simulated
final_tick                               5244670838000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 892017                       # Simulator instruction rate (inst/s)
host_op_rate                                   892017                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              352372726                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744556                       # Number of bytes of host memory used
host_seconds                                  2499.44                       # Real time elapsed on the host
sim_insts                                  2229542993                       # Number of instructions simulated
sim_ops                                    2229542993                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       834816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    295568320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          296403136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       834816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        834816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19070208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19070208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        13044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4618255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4631299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        297972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             297972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       947863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    335593004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             336540867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       947863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           947863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21652620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21652620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21652620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       947863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    335593004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            358193487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4631299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     297972                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4631299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   297972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              296349952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19069568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               296403136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19070208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    831                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            291938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            293106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            293732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            293053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            279825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            280518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            294217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            304809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            299954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           282310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           293036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           287144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           287653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           279779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           291944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21508                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  880734496000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4631299                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               297972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4519818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4176486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.522644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.924458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    46.190751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3643354     87.23%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       493079     11.81%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23963      0.57%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9450      0.23%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1228      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          675      0.02%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          490      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          269      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3978      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4176486                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     270.098063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     99.960826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              8      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            48      0.28%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           385      2.25%      2.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          952      5.55%      8.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1243      7.25%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1340      7.82%     23.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1695      9.89%     33.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2041     11.91%     44.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2087     12.17%     57.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2077     12.12%     69.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1680      9.80%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1361      7.94%     87.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          924      5.39%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          589      3.44%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          309      1.80%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          208      1.21%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           97      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           54      0.32%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           24      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           14      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.381986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.357939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.901248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4875     28.44%     28.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              905      5.28%     33.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11303     65.94%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.33%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17142                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 107474656250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            194295931250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23152340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23210.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41960.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       336.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    336.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   676419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75531                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     178674.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    15.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              39271228920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              21427753875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             55004937000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9333085680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         195306873840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1864775932110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         158365992750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2343485804175                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            783.715823                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  26572346750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   29409640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  824755651750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40413930480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22051251750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             56643841800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             9713980080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         195306873840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1873347882525                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         150846738000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2348324498475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            785.333994                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  25865520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   29409640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  825458564500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5566761                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    13471     32.21%     32.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     902      2.16%     34.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   27449     65.63%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                41822                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     13471     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      902      3.24%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    13471     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 27844                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             874678198500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               339364000      0.04%     99.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5716480000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         880734042500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.490765                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.665774                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     25.81%     25.81% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.81%     26.61% # number of syscalls executed
system.cpu.kern.syscall::71                        32     25.81%     52.42% # number of syscalls executed
system.cpu.kern.syscall::73                        27     21.77%     74.19% # number of syscalls executed
system.cpu.kern.syscall::74                        32     25.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    124                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2122      1.36%      1.36% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 36816     23.60%     24.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    1856      1.19%     26.15% # number of callpals executed
system.cpu.kern.callpal::rti                     4104      2.63%     28.78% # number of callpals executed
system.cpu.kern.callpal::callsys                 3142      2.01%     30.80% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     30.80% # number of callpals executed
system.cpu.kern.callpal::rdunique              107940     69.20%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 155982                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6226                       # number of protection mode switches
system.cpu.kern.mode_switch::user                4096                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                4096                      
system.cpu.kern.mode_good::user                  4096                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.657886                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.793645                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9034399000      1.03%      1.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         871699643500     98.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2122                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7404758                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            62196642                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7404758                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.399551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300052826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300052826                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     48829769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        48829769                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12544741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12544741                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       220698                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       220698                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       210836                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       210836                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     61374510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61374510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     61374510                       # number of overall hits
system.cpu.dcache.overall_hits::total        61374510                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11066166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11066166                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       283750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       283750                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         6056                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6056                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11349916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11349916                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11349916                       # number of overall misses
system.cpu.dcache.overall_misses::total      11349916                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 697149241972                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 697149241972                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  10627157510                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10627157510                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    109067250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    109067250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 707776399482                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 707776399482                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 707776399482                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 707776399482                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     59895935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     59895935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12828491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12828491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       226754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       226754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       210837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       210837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     72724426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     72724426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     72724426                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     72724426                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.184757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.184757                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022119                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.026707                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026707                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.156067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156067                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.156067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156067                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62998.263533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62998.263533                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 37452.537480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37452.537480                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 18009.783686                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18009.783686                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62359.615655                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62359.615655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62359.615655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62359.615655                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1469343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             43425                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.836339                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       529208                       # number of writebacks
system.cpu.dcache.writebacks::total            529208                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3737180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3737180                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       213870                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       213870                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          156                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3951050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3951050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3951050                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3951050                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7328986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7328986                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        69880                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69880                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         5900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7398866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7398866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7398866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7398866                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          902                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          902                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 460949359768                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 460949359768                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2644959368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2644959368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     92373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     92373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 463594319136                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 463594319136                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 463594319136                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 463594319136                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    201897500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    201897500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    201897500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    201897500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.122362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.122362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.026019                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026019                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.101738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.101738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.101738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.101738                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62894.015593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62894.015593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 37850.019576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37850.019576                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15656.525424                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15656.525424                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 62657.482800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62657.482800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 62657.482800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62657.482800                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223833.148559                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223833.148559                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223833.148559                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223833.148559                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            261326                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.874956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           122328899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            261326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            468.108412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.874956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278115497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278115497                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    138654180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       138654180                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    138654180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        138654180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    138654180                       # number of overall hits
system.cpu.icache.overall_hits::total       138654180                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       272903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        272903                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       272903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         272903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       272903                       # number of overall misses
system.cpu.icache.overall_misses::total        272903                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4551018559                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4551018559                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4551018559                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4551018559                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4551018559                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4551018559                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    138927083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    138927083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    138927083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    138927083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    138927083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    138927083                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001964                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001964                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 16676.322939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16676.322939                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 16676.322939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16676.322939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 16676.322939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16676.322939                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          638                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        11571                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11571                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        11571                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11571                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        11571                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11571                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       261332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       261332                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       261332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       261332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       261332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       261332                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   3984551656                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3984551656                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   3984551656                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3984551656                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   3984551656                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3984551656                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001881                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001881                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001881                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001881                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001881                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001881                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15247.086679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15247.086679                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15247.086679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15247.086679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15247.086679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15247.086679                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 902                       # Transaction distribution
system.iobus.trans_dist::WriteResp                902                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1804000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              902000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4631734                       # number of replacements
system.l2.tags.tagsinuse                 16380.350407                       # Cycle average of tags in use
system.l2.tags.total_refs                    22510002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4631734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.859951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      157.611833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   235.849948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 15986.888626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.009620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.014395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.975762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999777                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 135826503                       # Number of tag accesses
system.l2.tags.data_accesses                135826503                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       248282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2741735                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2990017                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           529208                       # number of Writeback hits
system.l2.Writeback_hits::total                529208                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        44768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44768                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        248282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2786503                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3034785                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       248282                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2786503                       # number of overall hits
system.l2.overall_hits::total                 3034785                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        13044                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      4593097                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4606141                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25161                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        13044                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4618258                       # number of demand (read+write) misses
system.l2.demand_misses::total                4631302                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        13044                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4618258                       # number of overall misses
system.l2.overall_misses::total               4631302                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1111922500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 424801282250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    425913204750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2087611250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2087611250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1111922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 426888893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     428000816000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1111922500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 426888893500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    428000816000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       261326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7334832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7596158                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       529208                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            529208                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        69929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69929                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       261326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7404761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7666087                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       261326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7404761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7666087                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.049915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.626203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.606378                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.359808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359808                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.049915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.623688                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604129                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.049915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.623688                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604129                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85243.981907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92486.895498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 92466.384496                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82970.122412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82970.122412                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85243.981907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92435.046613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92414.793075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85243.981907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92435.046613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92414.793075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               297972                       # number of writebacks
system.l2.writebacks::total                    297972                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        13044                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      4593097                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4606141                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25161                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        13044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4618258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4631302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        13044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4618258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4631302                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          902                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          902                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          902                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          902                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    947262500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 366247498250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 367194760750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1775170250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1775170250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    947262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 368022668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 368969931000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    947262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 368022668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 368969931000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    190171500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    190171500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    190171500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    190171500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.049915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.626203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.606378                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.359808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359808                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.049915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.623688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.049915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.623688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.604129                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72620.553511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79738.681384                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79718.523760                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70552.452208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70552.452208                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72620.553511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79688.633355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79668.726203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72620.553511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79688.633355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79668.726203                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210833.148559                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210833.148559                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210833.148559                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210833.148559                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4606141                       # Transaction distribution
system.membus.trans_dist::ReadResp            4606138                       # Transaction distribution
system.membus.trans_dist::WriteReq                902                       # Transaction distribution
system.membus.trans_dist::WriteResp               902                       # Transaction distribution
system.membus.trans_dist::Writeback            297972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25161                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25161                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9560572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9562382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9562382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    315473344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    315480560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               315480560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4930177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4930177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4930177                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2100500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7182966000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        25860547999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       227118464                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    194066491                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2175048                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     41495430                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36311203                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.506511                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7461720                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         8537                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             65148767                       # DTB read hits
system.switch_cpus.dtb.read_misses           11602857                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         74592267                       # DTB read accesses
system.switch_cpus.dtb.write_hits            19689716                       # DTB write hits
system.switch_cpus.dtb.write_misses           1069292                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        19429972                       # DTB write accesses
system.switch_cpus.dtb.data_hits             84838483                       # DTB hits
system.switch_cpus.dtb.data_misses           12672149                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses         94022239                       # DTB accesses
system.switch_cpus.itb.fetch_hits           137537532                       # ITB hits
system.switch_cpus.itb.fetch_misses            239245                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3242                       # ITB acv
system.switch_cpus.itb.fetch_accesses       137776777                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1761468901                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    155804591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1484900074                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           227118464                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     43772923                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1573231097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        26333376                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             162790                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       234417                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     12133043                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         138927083                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1316138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes            1771                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1754732642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.846226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.352576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1534222833     87.43%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          5923545      0.34%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8269374      0.47%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8040682      0.46%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         27819860      1.59%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7359332      0.42%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3848112      0.22%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6840269      0.39%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        152408635      8.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1754732642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.128937                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.842990                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        107169806                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1483497404                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         113799044                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      37107186                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       13159202                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     18765275                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          7510                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1055836817                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         20909                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       13159202                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        126075950                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       878216509                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    493819299                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         128436204                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     115025478                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      973983421                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1182493                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       38609351                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        2680831                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         219985                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    694319071                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1095390833                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    779524081                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    315860559                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     273719496                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        420599574                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     68346514                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       418065                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         252875746                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    122612034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     25142359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     66652644                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5926720                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          799041568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     61908767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         506446286                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       134199                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    510707245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    461222778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     56571078                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1754732642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.288617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.883792                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1500818059     85.53%     85.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    137940683      7.86%     93.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     49274110      2.81%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     25235838      1.44%     97.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     25488064      1.45%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7799942      0.44%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      5093893      0.29%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1921879      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1160174      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1754732642                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          928108     13.63%     13.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         60399      0.89%     14.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            45      0.00%     14.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            75      0.00%     14.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         3842      0.06%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4113794     60.42%     74.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1702931     25.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     263890054     52.11%     52.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        52324      0.01%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     60947785     12.03%     64.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1801921      0.36%     64.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     18022052      3.56%     68.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2560438      0.51%     68.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       521215      0.10%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     83334590     16.45%     85.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     20877889      4.12%     89.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     54438018     10.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      506446286                       # Type of FU issued
system.switch_cpus.iq.rate                   0.287514                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             6809194                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013445                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2589764464                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    961211940                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    399054964                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    184804143                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    410460355                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     90652746                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      420727240                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        92528240                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6129470                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     73644579                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        22519                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        15261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     12098025                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          141                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       143338                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       13159202                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       822249922                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      16613200                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    914019921                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1162792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     122612034                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     25142359                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     45591579                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       14397224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2191225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        15261                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       889500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7001058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7890558                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     503944733                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      77981918                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2501553                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              53069586                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             98748256                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         58545997                       # Number of branches executed
system.switch_cpus.iew.exec_stores           20766338                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.286093                       # Inst execution rate
system.switch_cpus.iew.wb_sent              502701623                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             489707710                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         261200651                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         322202112                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.278011                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.810673                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    495559161                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5337689                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7734323                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1683130628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.225775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.951046                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1527062021     90.73%     90.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     72677110      4.32%     95.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41370946      2.46%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9470822      0.56%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10438613      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6091215      0.36%     99.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1547340      0.09%     99.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1098431      0.07%     99.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     13374130      0.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1683130628                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    380008092                       # Number of instructions committed
system.switch_cpus.commit.committedOps      380008092                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               62011790                       # Number of memory references committed
system.switch_cpus.commit.loads              48967456                       # Number of loads committed
system.switch_cpus.commit.membars             4956809                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33569673                       # Number of branches committed
system.switch_cpus.commit.fp_insts           82668167                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         274616481                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2894581                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     29765002      7.83%      7.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    150542011     39.62%     47.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        48622      0.01%     47.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     47.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     57169900     15.04%     62.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      1415730      0.37%     62.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     17225152      4.53%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult      2143520      0.56%     67.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       285686      0.08%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     53924265     14.19%     82.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     13050186      3.43%     85.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     54438018     14.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    380008092                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      13374130                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2474981406                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1822755866                       # The number of ROB writes
system.switch_cpus.timesIdled                  188544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 6736259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           350243090                       # Number of Instructions Simulated
system.switch_cpus.committedOps             350243090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.029275                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.029275                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.198836                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.198836                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        504447923                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       298947829                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         115915806                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         86017713                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       135023162                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22872891                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            7596164                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7596160                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               902                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              902                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           529208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69929                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       522657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15340546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15863203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16724800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    507781040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              524505840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               6                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8196209                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8196209    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8196209                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4627763500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         394941844                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11857607733                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.585339                       # Number of seconds simulated
sim_ticks                                585338982000                       # Number of ticks simulated
final_tick                               5830009820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1617596                       # Simulator instruction rate (inst/s)
host_op_rate                                  1617596                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              397610831                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745580                       # Number of bytes of host memory used
host_seconds                                  1472.14                       # Real time elapsed on the host
sim_insts                                  2381328107                       # Number of instructions simulated
sim_ops                                    2381328107                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       493504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    256350400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          256843904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       493504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        493504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70232256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70232256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4005475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4013186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1097379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1097379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       843108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    437952038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             438795146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       843108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           843108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       119985612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119985612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       119985612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       843108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    437952038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            558780758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4013186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1098531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4013186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1098531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              256831680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70253184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               256843904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70305984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   829                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            251931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            253075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            252012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            249046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            248059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            246579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            248552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            249614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            254560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            257389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           253684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           254682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           252387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           247173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           245678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             69186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             69450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             69185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66352                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  585338442500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4013186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1098531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3687481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  261921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3781999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.484939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.060475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.195210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3041007     80.41%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       607403     16.06%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       113616      3.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9353      0.25%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3254      0.09%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1337      0.04%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          948      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          434      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4647      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3781999                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.816344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3371.963267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        65984     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::442368-458751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65993                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.633673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.601017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.794811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         65990    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65993                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  86428150000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            161671806250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20064975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21537.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40287.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       438.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    438.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1285263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43439                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 3.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114509.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    26.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              53519122440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              29201902125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             70595374200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            12872383920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         233538380400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2253346096905                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         168718449000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2821791708990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            789.188071                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  15036494750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19545760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  550753119250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              54757851120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              29877795750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             72355069800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            13287505680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         233538380400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2262003518250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         161124219750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2826944340750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.629140                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  14915083750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19545760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  550880225750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    3108612                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    13763     40.00%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.03%     40.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     599      1.74%     41.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   20035     58.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                34408                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     13761     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.04%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      599      2.13%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    13761     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 28132                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             582779650500     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8446500      0.00%     99.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               218016500      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2332881000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         585338994500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999855                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.686848                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.817601                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.85%      3.85% # number of syscalls executed
system.cpu.kern.syscall::3                          2      7.69%     11.54% # number of syscalls executed
system.cpu.kern.syscall::4                          5     19.23%     30.77% # number of syscalls executed
system.cpu.kern.syscall::6                          2      7.69%     38.46% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.85%     42.31% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.85%     46.15% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.85%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     11.54%     61.54% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.85%     65.38% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.85%     69.23% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.85%     73.08% # number of syscalls executed
system.cpu.kern.syscall::71                         5     19.23%     92.31% # number of syscalls executed
system.cpu.kern.syscall::73                         1      3.85%     96.15% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.85%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     26                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   132      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.02%      0.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                 32988     93.60%     93.99% # number of callpals executed
system.cpu.kern.callpal::rdps                    1214      3.44%     97.44% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     97.44% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     97.44% # number of callpals executed
system.cpu.kern.callpal::rti                      810      2.30%     99.74% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      0.12%     99.86% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.03%     99.88% # number of callpals executed
system.cpu.kern.callpal::rdunique                  41      0.12%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  35244                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               939                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 794                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 795                      
system.cpu.kern.mode_good::user                   794                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.846645                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.915899                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4212103500      0.72%      0.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         580994199500     99.26%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            132691500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      132                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           5545639                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32866647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5546151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.926028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         167699723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        167699723                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20284881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20284881                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     10173143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10173143                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1197529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1197529                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1186640                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1186640                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     30458024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30458024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     30458024                       # number of overall hits
system.cpu.dcache.overall_hits::total        30458024                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7373603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7373603                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       133592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       133592                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       189131                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       189131                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7507195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7507195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7507195                       # number of overall misses
system.cpu.dcache.overall_misses::total       7507195                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 510544211246                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 510544211246                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   7837445253                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7837445253                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data  15758119250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  15758119250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 518381656499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 518381656499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 518381656499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 518381656499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     27658484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27658484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10306735                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10306735                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1386660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1386660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1186642                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1186642                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     37965219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37965219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     37965219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37965219                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.266595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.266595                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012962                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.136393                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.136393                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000002                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000002                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.197739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.197739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.197739                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.197739                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 69239.449323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69239.449323                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 58667.025368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58667.025368                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 83318.542439                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 83318.542439                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 69051.310976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69051.310976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 69051.310976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69051.310976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3723635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          493                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             82767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.989368                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   246.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1207227                       # number of writebacks
system.cpu.dcache.writebacks::total           1207227                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2076429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2076429                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        73738                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73738                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          518                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          518                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2150167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2150167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2150167                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2150167                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5297174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5297174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        59854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59854                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data       188613                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total       188613                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5357028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5357028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5357028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5357028                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          406                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          406                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          788                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          788                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1194                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1194                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 366068875502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 366068875502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4021208019                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4021208019                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data  15365865250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total  15365865250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 370090083521                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 370090083521                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 370090083521                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 370090083521                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     90638000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90638000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    175231000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    175231000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    265869000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    265869000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.191521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.191521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.136020                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.136020                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000002                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.141104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.141104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.141104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.141104                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69106.447231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69106.447231                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 67183.613777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67183.613777                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 81467.689131                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81467.689131                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 69084.963439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69084.963439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 69084.963439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69084.963439                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 223246.305419                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223246.305419                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 222374.365482                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222374.365482                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 222670.854271                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 222670.854271                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             31187                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94264054                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2973.817086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         154268093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        154268093                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     77084377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        77084377                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     77084377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         77084377                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     77084377                       # number of overall hits
system.cpu.icache.overall_hits::total        77084377                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        34072                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34072                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        34072                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34072                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        34072                       # number of overall misses
system.cpu.icache.overall_misses::total         34072                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1081258382                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1081258382                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1081258382                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1081258382                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1081258382                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1081258382                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     77118449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     77118449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     77118449                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     77118449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     77118449                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     77118449                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000442                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000442                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000442                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000442                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000442                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000442                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31734.514616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31734.514616                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31734.514616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31734.514616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31734.514616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31734.514616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1835                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.891304                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2878                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2878                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2878                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2878                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2878                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2878                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        31194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31194                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        31194                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31194                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        31194                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31194                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    904710864                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    904710864                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    904710864                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    904710864                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    904710864                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    904710864                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000404                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000404                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000404                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000404                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 29002.720523                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29002.720523                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 29002.720523                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29002.720523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 29002.720523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29002.720523                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  408                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 408                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1940                       # Transaction distribution
system.iobus.trans_dist::WriteResp                788                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          518                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    79295                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1213000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              660000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6719879                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1600000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1156502                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1154                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1170                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10386                       # Number of tag accesses
system.iocache.tags.data_accesses               10386                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       241499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       241499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    250689878                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    250689878                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       241499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       241499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       241499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       241499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120749.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120749.500000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217612.741319                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217612.741319                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120749.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120749.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120749.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120749.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2293                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  345                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.646377                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       136499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       136499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    190781882                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    190781882                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       136499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       136499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       136499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       136499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68249.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68249.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165609.272569                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165609.272569                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68249.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68249.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68249.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68249.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4013454                       # number of replacements
system.l2.tags.tagsinuse                 16379.264461                       # Cycle average of tags in use
system.l2.tags.total_refs                     4096926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4029518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.016729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      174.196569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    44.938690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 16160.129202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.986336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999711                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 112617947                       # Number of tag accesses
system.l2.tags.data_accesses                112617947                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        23478                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1529771                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1553249                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1207227                       # number of Writeback hits
system.l2.Writeback_hits::total               1207227                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        10393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10393                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         23478                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1540164                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1563642                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        23478                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1540164                       # number of overall hits
system.l2.overall_hits::total                 1563642                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7711                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      3956012                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3963723                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        49463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49463                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7711                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4005475                       # number of demand (read+write) misses
system.l2.demand_misses::total                4013186                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7711                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4005475                       # number of overall misses
system.l2.overall_misses::total               4013186                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    626561250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 359805566250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    360432127500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3846796750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3846796750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    626561250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 363652363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     364278924250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    626561250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 363652363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    364278924250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        31189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5485783                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5516972                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1207227                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1207227                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        59856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59856                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        31189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5545639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5576828                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        31189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5545639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5576828                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.247235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.721139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.718460                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.826367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.826367                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.247235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.722275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719618                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.247235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.722275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719618                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81255.511607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90951.586155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90932.723477                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        31499                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        31499                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77771.197663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77771.197663                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81255.511607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90788.823548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90770.506089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81255.511607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90788.823548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90770.506089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1096227                       # number of writebacks
system.l2.writebacks::total                   1096227                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      3956012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3963723                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        49463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49463                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4005475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4013186                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4005475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4013186                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          406                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          406                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          788                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          788                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1194                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1194                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    529863250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 309644424250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 310174287500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3229325250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3229325250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    529863250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 312873749500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 313403612750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    529863250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 312873749500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 313403612750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     84954000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     84954000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    164987000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    164987000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    249941000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    249941000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.247235                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.721139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.718460                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.826367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.826367                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.247235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.722275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.247235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.722275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719618                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68715.244456                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78271.861726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78253.270347                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65287.694843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65287.694843                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68715.244456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78111.522229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78093.468070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68715.244456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78111.522229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78093.468070                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 209246.305419                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209246.305419                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 209374.365482                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209374.365482                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 209330.820771                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 209330.820771                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3964131                       # Transaction distribution
system.membus.trans_dist::ReadResp            3964131                       # Transaction distribution
system.membus.trans_dist::WriteReq                788                       # Transaction distribution
system.membus.trans_dist::WriteResp               788                       # Transaction distribution
system.membus.trans_dist::Writeback           1097379                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49463                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49463                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9122601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9124989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9128447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5551                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    327002432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    327007983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               327155439                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoop_fanout::samples           5112919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5112919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5112919                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2261000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10796057395                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1164498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        22094950249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       154643742                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    131817143                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1142538                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     42288114                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36348418                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.954219                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4689555                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5297                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             30871461                       # DTB read hits
system.switch_cpus.dtb.read_misses            7103925                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         36773583                       # DTB read accesses
system.switch_cpus.dtb.write_hits            13684134                       # DTB write hits
system.switch_cpus.dtb.write_misses           2006526                       # DTB write misses
system.switch_cpus.dtb.write_acv                   52                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        15035866                       # DTB write accesses
system.switch_cpus.dtb.data_hits             44555595                       # DTB hits
system.switch_cpus.dtb.data_misses            9110451                       # DTB misses
system.switch_cpus.dtb.data_acv                    75                       # DTB access violations
system.switch_cpus.dtb.data_accesses         51809449                       # DTB accesses
system.switch_cpus.itb.fetch_hits            76282484                       # ITB hits
system.switch_cpus.itb.fetch_misses            152217                       # ITB misses
system.switch_cpus.itb.fetch_acv                26011                       # ITB acv
system.switch_cpus.itb.fetch_accesses        76434701                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1170473932                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     84554246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              766116545                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           154643742                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     41037973                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1056729240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        14673460                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              37377                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       177964                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      8191871                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          488                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          77118450                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        391985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             183                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1157027977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.662142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.061183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1029812102     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6901107      0.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14702171      1.27%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9184000      0.79%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7335326      0.63%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7079229      0.61%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5066772      0.44%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8457145      0.73%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         68490125      5.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1157027977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.132121                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.654535                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         56301959                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1010598942                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          63975153                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      18818096                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7333827                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     13341515                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2953                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      533212978                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         12701                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7333827                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         65926151                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       479335950                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    474153933                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          70683752                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      59594364                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      487123869                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        174589                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       16627797                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         690713                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         154692                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    307970222                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     508105946                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    431526452                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     76578434                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     101125028                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        206845191                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     39678368                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1649985                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         125579742                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     73720377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21656351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     37749159                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6102724                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          389970729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     37271376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         237502408                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        65080                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    275456993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    238037685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     33540326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1157027977                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.205269                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.714835                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1021711070     88.30%     88.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     82092977      7.10%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     30312767      2.62%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10311728      0.89%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6080691      0.53%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2292795      0.20%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2471968      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       801682      0.07%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       952299      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1157027977                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          258944      6.44%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2762113     68.75%     75.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        996783     24.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     139661234     58.80%     58.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        23661      0.01%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      7774449      3.27%     62.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            3      0.00%     62.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2000051      0.84%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     41240164     17.36%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15928737      6.71%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     30873369     13.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      237502408                       # Type of FU issued
system.switch_cpus.iq.rate                   0.202911                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             4017840                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016917                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1616499139                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    592512778                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    215816252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     19616573                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    110199502                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9748760                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      231710823                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         9808932                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1351451                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     48273505                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13444                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10161375                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         5715                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       940099                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7333827                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       453781415                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7767629                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    453700202                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1258229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      73720377                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21656351                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27700810                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        5391767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1988269                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        13444                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       579997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3774336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4354333                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     236380203                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      38467109                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1122204                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              26458097                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             54167093                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         42640987                       # Number of branches executed
system.switch_cpus.iew.exec_stores           15699984                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.201953                       # Inst execution rate
system.switch_cpus.iew.wb_sent              234828099                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             225565012                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          93766827                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         123144989                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.192713                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.761434                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    273607213                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3731050                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4248247                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1117458430                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.147399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.764086                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1041304858     93.19%     93.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     43777605      3.92%     97.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18080849      1.62%     98.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2203320      0.20%     98.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3163472      0.28%     99.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1134664      0.10%     99.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335787      0.03%     99.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1841647      0.16%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      5616228      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1117458430                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    164712546                       # Number of instructions committed
system.switch_cpus.commit.committedOps      164712546                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36941848                       # Number of memory references committed
system.switch_cpus.commit.loads              25446872                       # Number of loads committed
system.switch_cpus.commit.membars             2505952                       # Number of memory barriers committed
system.switch_cpus.commit.branches           23953887                       # Number of branches committed
system.switch_cpus.commit.fp_insts            8404594                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         137727860                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1941224                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     12927924      7.85%      7.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     73038275     44.34%     52.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        22007      0.01%     52.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      6401336      3.89%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            2      0.00%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      2000004      1.21%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     27952824     16.97%     74.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     11496558      6.98%     81.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     30873369     18.74%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    164712546                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       5616228                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1510207134                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           916209423                       # The number of ROB writes
system.switch_cpus.timesIdled                  115175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                13445955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               204032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           151785114                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151785114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.711388                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.711388                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.129678                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.129678                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        255038190                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       146418634                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          13476446                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9745268                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        30536735                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       14973281                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            5517385                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5517385                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               788                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              788                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1207227                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1153                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59856                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        62384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12300902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12363286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1996160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    432189039                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              434185199                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1161                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6786413                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013045                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6785258     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1155      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6786413                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4600250000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48352136                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9007326999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
