
---------- Begin Simulation Statistics ----------
simSeconds                                   0.117368                       # Number of seconds simulated (Second)
simTicks                                 117367541816                       # Number of ticks simulated (Tick)
finalTick                                117367541816                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1412.18                       # Real time elapsed on the host (Second)
hostTickRate                                 83110837                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2252832                       # Number of bytes of host memory used (Byte)
simInsts                                    261123640                       # Number of instructions simulated (Count)
simOps                                      312341038                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   184908                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     221176                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        246570467                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.943430                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.059962                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       335216997                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   177316                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      331046352                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 176667                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             23053274                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          19251372                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1174                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           241260947                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.372151                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.353996                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  84937304     35.21%     35.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  56107599     23.26%     58.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  51320557     21.27%     79.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  29954189     12.42%     92.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  13412566      5.56%     97.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4485264      1.86%     99.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    948579      0.39%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     92098      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2791      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             241260947                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  324545      1.35%      1.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 282065      1.17%      2.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    9099      0.04%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  860      0.00%      2.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                1976642      8.23%     10.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc              986564      4.11%     14.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 729997      3.04%     17.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                 264639      1.10%     19.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                960733      4.00%     23.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 72749      0.30%     23.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc             480135      2.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     25.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift               245284      1.02%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     26.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 678855      2.83%     29.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              17017489     70.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4663469      1.41%      1.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     179305291     54.16%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1825049      0.55%     56.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         91836      0.03%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          604      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          613      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          606      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         6521      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     16020074      4.84%     60.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc      3396636      1.03%     62.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5256640      1.59%     63.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp      1661251      0.50%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4558106      1.38%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       408906      0.12%     65.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      2871369      0.87%     66.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift      4085976      1.23%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     67.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     69282874     20.93%     88.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     37610526     11.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      331046352                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.342603                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            24029656                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.072587                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                807656957                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               300044119                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       267429223                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                119903017                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                58427429                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        55110495                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   290770214                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    59642325                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   4103192                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          248375                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         5309520                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       67811258                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      38630483                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1293935                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2292346                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                37733864                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          27589803                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1824019                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             17630483                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               894673                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                17386154                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.986142                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 2658673                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                853                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         1083921                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             829359                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           254562                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       185175                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        20841109                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          176142                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1785831                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    237738558                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.314775                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.585162                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       116365423     48.95%     48.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        38999601     16.40%     65.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        21404498      9.00%     74.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13112037      5.52%     79.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        47856999     20.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    237738558                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      172889                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2271526                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      4622821      1.48%      1.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    169456040     54.21%     55.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1797855      0.58%     56.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        91417      0.03%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          604      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          605      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          606      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         6515      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     15769927      5.05%     61.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5207853      1.67%     64.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp      1592829      0.51%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4483103      1.43%     66.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       408442      0.13%     66.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift      4072746      1.30%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     62331797     19.94%     88.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     36477780     11.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    312572704                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      47856999                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            261355306                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              312572704                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      261123640                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        312341038                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.943430                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.059962                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           98809577                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         252033172                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         62331797                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        36477780                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          54636315                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      4622821      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    169456040     54.21%     55.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1797855      0.58%     56.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        91417      0.03%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          604      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            4      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          605      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          606      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         6515      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd     15769927      5.05%     61.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5207853      1.67%     64.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp      1592829      0.51%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      4483103      1.43%     66.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult       408442      0.13%     66.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift      4072746      1.30%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     62331797     19.94%     88.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     36477780     11.67%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    312572704                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     31807271                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     28664137                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3143134                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     23550917                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      8256354                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2271526                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2271522                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       97650953                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          97650953                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      97700154                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         97700154                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3560267                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3560267                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3600995                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3600995                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  63016667513                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  63016667513                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  63016667513                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  63016667513                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    101211220                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     101211220                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    101301149                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    101301149                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.035177                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.035177                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.035547                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.035547                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 17699.983600                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 17699.983600                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 17499.793116                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 17499.793116                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       737448                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        37403                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       116186                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          515                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.347133                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    72.627184                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1905506                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1905506                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1988222                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1988222                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1988222                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1988222                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1572045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1572045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1612773                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       716766                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2329539                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  30513307062                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  30513307062                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  30804605734                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  14167739875                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  44972345609                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015532                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015532                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015921                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022996                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 19409.945047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 19409.945047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 19100.397721                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 19766.199673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 19305.255507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2185301                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       716766                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       716766                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  14167739875                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  14167739875                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 19766.199673                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 19766.199673                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       172878                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       172878                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          300                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          300                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      5818148                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      5818148                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       173178                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       173178                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001732                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001732                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 19393.826667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 19393.826667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          295                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          295                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       437444                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       437444                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000029                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000029                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 87488.800000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 87488.800000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     63216793                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        63216793                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1545483                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1545483                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  19532128784                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  19532128784                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     64762276                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     64762276                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.023864                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.023864                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 12638.203580                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12638.203580                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       630929                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       630929                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       914554                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       914554                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  10818595592                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  10818595592                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 11829.367749                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 11829.367749                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        49201                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         49201                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        40728                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        40728                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        89929                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        89929                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.452891                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.452891                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        40728                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        40728                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    291298672                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    291298672                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.452891                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.452891                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data  7152.295030                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total  7152.295030                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       172729                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       172729                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data          159                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total          159                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data      1437996                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total      1437996                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       172888                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       172888                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.000920                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.000920                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data          159                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total          159                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data      1135260                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total      1135260                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.000920                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.000920                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        55082                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        55082                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       232124                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       232124                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data  10046907427                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total  10046907427                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       287206                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       287206                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.808214                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.808214                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 43282.501710                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 43282.501710                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data        88431                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total        88431                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       143693                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       143693                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   7350355542                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   7350355542                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.500313                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.500313                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 51153.191471                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 51153.191471                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     34379078                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       34379078                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1782660                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1782660                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  33437631302                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  33437631302                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     36161738                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     36161738                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.049297                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.049297                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18757.155768                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18757.155768                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1268862                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1268862                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       513798                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       513798                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  12344355928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  12344355928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014208                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014208                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 24025.698675                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 24025.698675                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1572045                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1765537                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused          130158                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          799347                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss       311634                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.452750                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.337079                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       478124                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       570647                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           1048771                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      3285936                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit      1050588                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand       231770                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        654912                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage       191759                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.667943                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            100573107                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2186325                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              46.000987                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              283220                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   684.105995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   339.561948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.668072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.331603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          239                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          785                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          215                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          727                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.233398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.766602                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          408775185                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         408775185                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 74728839                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              62972794                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  80198706                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              21547904                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1812704                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             16680085                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 38945                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              345461577                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               6840934                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           326943160                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                244422                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         33218322                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        68125551                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       37263761                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.325962                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       62631579                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      61939804                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     336696181                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    197004761                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         105389312                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    106165413                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2812182                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads     181519708                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           20874186                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     137995701                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3701790                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            32                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  91702865                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                763050                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          241260947                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.492586                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.773021                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                128725583     53.36%     53.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 15649970      6.49%     59.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 15859263      6.57%     66.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 11370303      4.71%     71.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 69655828     28.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            241260947                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             303822513                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.232193                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           37733864                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.153035                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    101414285                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       91335464                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          91335464                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      91335464                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         91335464                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       367401                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          367401                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       367401                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         367401                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   8370462855                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   8370462855                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   8370462855                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   8370462855                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     91702865                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      91702865                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     91702865                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     91702865                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 22782.907110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 22782.907110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 22782.907110                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 22782.907110                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1020                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      48.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst        19340                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         19340                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        19340                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        19340                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       348061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       348061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       348061                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       348061                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   7715740087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   7715740087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   7715740087                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   7715740087                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003796                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003796                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003796                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003796                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22167.781185                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22167.781185                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22167.781185                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22167.781185                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 347036                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     91335464                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        91335464                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       367401                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        367401                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   8370462855                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   8370462855                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     91702865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     91702865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 22782.907110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 22782.907110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        19340                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        19340                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       348061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       348061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   7715740087                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   7715740087                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22167.781185                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22167.781185                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses       348061                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1021.955853                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             91683524                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             348060                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             263.412986                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1021.955853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          548                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          265                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          367159520                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         367159520                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1812704                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9694534                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   879594                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              335638735                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 67811258                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                38630483                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                177315                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    582994                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   104766                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          24007                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         828876                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1031333                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1860209                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                322932927                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               322539718                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 194725513                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 304483009                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.308104                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.639528                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp          2015063                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty      2922455                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict        1028760                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq          164174                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq         173742                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq          159                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp        173901                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq          405152                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp         405152                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq       348061                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq      1667003                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq       199054                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp       199054                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1043157                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      7075521                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total              8118678                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     22275840                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    254570304                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total             276846144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                       1583052                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                65084736                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples         4377569                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.067736                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.251300                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0               4081061     93.23%     93.23% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                296499      6.77%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                     9      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             2                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total           4377569                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy       4391934388                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy       497978255                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy      3136614745                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests      5341948                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests      2806231                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests          253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops        296254                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops       296245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst         63829                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data        859561                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher       373901                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          1297291                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst        63829                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data       859561                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher       373901                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         1297291                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst       284232                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data       499757                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher       338936                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total        1122925                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst       284232                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data       499757                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher       338936                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total       1122925                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst   6902593092                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data  11369700192                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher  10038317193                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total  28310610477                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst   6902593092                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data  11369700192                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher  10038317193                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total  28310610477                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst       348061                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data      1359318                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher       712837                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      2420216                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst       348061                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data      1359318                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher       712837                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      2420216                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.816615                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.367653                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.475475                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.463977                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.816615                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.367653                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.475475                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.463977                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 24285.066748                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 22750.457106                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 29617.146579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 25211.488280                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 24285.066748                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 22750.457106                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 29617.146579                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 25211.488280                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks       951683                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total           951683                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data        41971                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher        38822                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total        80793                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data        41971                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher        38822                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total        80793                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst       284232                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data       457786                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher       300114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total      1042132                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst       284232                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data       457786                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher       300114                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher       164067                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total      1206199                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst   5684920927                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   8922778014                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher   7302055271                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total  21909754212                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst   5684920927                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   8922778014                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher   7302055271                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher   3943049597                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total  25852803809                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.816615                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.336776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.421013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.430595                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.816615                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.336776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.421013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.498385                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 20000.988372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 19491.155287                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 24330.938480                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 21023.972215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 20000.988372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 19491.155287                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 24330.938480                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 24033.166920                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 21433.282409                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements               1348764                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks       229320                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total       229320                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher       164067                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total       164067                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher   3943049597                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total   3943049597                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 24033.166920                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 24033.166920                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data       110719                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher         1845                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total       112564                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        84406                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher         2084                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        86490                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data    339464631                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher      1993488                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total    341458119                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data       195125                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher         3929                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total       199054                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.432574                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.530415                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.434505                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data  4021.806874                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher   956.568138                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total  3947.949116                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data         2279                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher          134                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total         2413                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        82127                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher         1950                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        84077                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   4034950456                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher     39095988                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   4074046444                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.420894                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.496309                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.422383                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 49130.620332                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 20049.224615                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 48456.134781                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst        63829                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total        63829                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst       284232                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total       284232                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst   6902593092                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total   6902593092                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst       348061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total       348061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.816615                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.816615                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 24285.066748                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 24285.066748                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst       284232                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total       284232                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst   5684920927                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total   5684920927                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.816615                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.816615                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 20000.988372                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 20000.988372                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        99538                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::cpu.dcache.prefetcher          339                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        99877                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data       304604                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.dcache.prefetcher          671                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total       305275                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   6715698827                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.dcache.prefetcher     14904512                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   6730603339                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data       404142                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher         1010                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total       405152                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.753705                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.dcache.prefetcher     0.664356                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.753483                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 22047.310039                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher 22212.387481                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 22047.672882                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data        41880                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::cpu.dcache.prefetcher           71                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total        41951                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data       262724                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher          600                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total       263324                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data   5105855277                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher     11424035                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total   5117279312                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.650078                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher     0.594059                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.649939                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 19434.293315                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher 19040.058333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 19433.395027                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data       760023                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       373562                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      1133585                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data       195153                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       338265                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total       533418                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data   4654001365                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher  10023412681                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total  14677414046                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data       955176                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       711827                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total      1667003                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.204311                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.475207                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.319986                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 23847.962189                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 29631.835044                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 27515.783206                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data           91                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        38751                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total        38842                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data       195062                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher       299514                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total       494576                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   3816922737                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   7290631236                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total  11107553973                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.204216                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.420768                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.296686                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 19567.741216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 24341.537411                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 22458.740361                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data          159                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total          159                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data          159                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total          159                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data       173704                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total       173704                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data           38                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total           38                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data       173742                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total       173742                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.000219                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.000219                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data           38                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total           38                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data       723520                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total       723520                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.000219                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.000219                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks      1905506                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total      1905506                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks      1905506                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total      1905506                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses      1042132                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued         360046                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused          10783                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful          68478                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.190192                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.061658                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache        47612                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR       148367                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate           195979                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified       411026                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit        26205                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand        12397                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            7                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage       150490                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         4029.157551                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             5091095                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs           1467831                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              3.468448                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   628.673803                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   680.998312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1498.653809                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   782.595410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   438.236217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.153485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.166259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.365882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.191063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.106991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.983681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022         1425                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         2669                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          376                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          989                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          138                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1117                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         1339                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.347900                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.651611                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses          44069871                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses         44069871                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1081804                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5479461                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10708                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               24007                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2152703                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               250343                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  74126                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           62242379                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.790902                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.642150                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               60549277     97.28%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               404576      0.65%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               952454      1.53%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                80980      0.13%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                15713      0.03%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                19348      0.03%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               207762      0.33%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5406      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1160      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  370      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                147      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                133      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 94      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 83      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                146      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                354      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                362      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                610      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                612      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                382      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                402      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                420      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                182      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                159      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                297      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                126      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                107      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                100      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                112      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 59      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              446      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             62242379                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1812704                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 89533670                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                22410973                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        7478583                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  85858428                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              34166589                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              339100636                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               3381641                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   530                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               25692416                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  88338                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           357590118                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   650826436                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                349553155                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                121705761                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             329292717                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 28297401                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  284556                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              177620                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  65851056                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        523238588                       # The number of ROB reads (Count)
system.cpu.rob.writes                       670353982                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                261123640                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  312341038                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  3252                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst            280564                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            455398                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher       287708                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher       149879                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total              1173549                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst           280564                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           455398                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher       287708                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher       149879                       # number of overall hits (Count)
system.l3cache.overallHits::total             1173549                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            3667                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            2388                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher        12411                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher        12603                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              31069                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           3667                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           2388                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher        12411                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher        12603                       # number of overall misses (Count)
system.l3cache.overallMisses::total             31069                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    324898912                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    235579001                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher   1694425678                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher   1744659065                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    3999562656                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    324898912                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    235579001                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher   1694425678                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher   1744659065                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   3999562656                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst        284231                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        457786                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher       300119                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher       162482                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1204618                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst       284231                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       457786                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher       300119                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher       162482                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1204618                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.012901                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.005216                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.041354                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.077566                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.025792                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.012901                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.005216                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.041354                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.077566                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.025792                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 88600.739569                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 98651.172948                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 136526.120216                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 138432.045148                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 128731.618527                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 88600.739569                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 98651.172948                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 136526.120216                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 138432.045148                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 128731.618527                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks           65266                       # number of writebacks (Count)
system.l3cache.writebacks::total                65266                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         3667                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         2388                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher        12411                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher        12603                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          31069                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         3667                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         2388                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher        12411                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher        12603                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         31069                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    272534152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    201478361                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher   1517031773                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher   1564142450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total   3555186736                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    272534152                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    201478361                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher   1517031773                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher   1564142450                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total   3555186736                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.012901                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.005216                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.041354                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.077566                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.025792                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.012901                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.005216                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.041354                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.077566                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.025792                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 74320.739569                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 84371.172948                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 122232.839658                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 124108.739983                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 114428.746854                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 74320.739569                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 84371.172948                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 122232.839658                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 124108.739983                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 114428.746854                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                     70115                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          805                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          805                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data        26773                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::cpu.dcache.prefetcher         1877                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total        28650                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        55358                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher           73                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        55431                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        82131                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher         1950                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        84081                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.674021                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.037436                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.659257                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        55358                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher           73                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        55431                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data   1171977428                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher      1448759                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total   1173426187                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.674021                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.037436                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.659257                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 21170.877344                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 19846.013699                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 21169.132561                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data        261556                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::cpu.dcache.prefetcher          600                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total           262156                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         1168                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           1168                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    116381121                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    116381121                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       262724                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::cpu.dcache.prefetcher          600                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       263324                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.004446                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.004436                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 99641.370719                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 99641.370719                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         1168                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         1168                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data     99702081                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total     99702081                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.004446                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.004436                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 85361.370719                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 85361.370719                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst       280564                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data       193842                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher       287108                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher       149879                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total       911393                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         3667                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         1220                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher        12411                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher        12603                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total        29901                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    324898912                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    119197880                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   1694425678                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher   1744659065                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total   3883181535                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst       284231                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       195062                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       299519                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher       162482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       941294                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.012901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.006254                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.041436                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.077566                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.031766                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 88600.739569                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 97703.180328                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 136526.120216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 138432.045148                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 129867.948731                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         3667                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         1220                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        12411                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher        12603                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total        29901                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    272534152                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data    101776280                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   1517031773                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher   1564142450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total   3455484655                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.012901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.006254                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.041436                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.077566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.031766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 74320.739569                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 83423.180328                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 122232.839658                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 124108.739983                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 115564.183639                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data           38                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total              38                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data           38                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total           38                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks       951683                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       951683                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       951683                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       951683                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            16256.335783                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2521379                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                115132                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                 21.899898                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  6939.602204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst  2048.778688                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  1016.423276                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  3255.593747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher  2995.937868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.423560                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.125048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.062038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.198706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.182858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.992208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         6778                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         9589                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              14                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1              12                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2              90                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3             745                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4            5917                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             127                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             506                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              82                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             421                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            8453                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.413696                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.585266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              41356972                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             41356972                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     65266.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3667.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2355.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples     12397.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples     12590.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004509019612                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1620                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1620                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                91288                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               64674                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        31069                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       65266                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      31069                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     65266                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      60                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                       1683                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  31069                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 65266                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6622                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3855                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2829                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2309                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1905                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1510                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     1290                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     1121                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      983                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      923                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     890                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     859                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     803                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     772                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     760                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     738                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     725                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     454                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     431                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     423                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     400                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     402                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     758                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1001                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1211                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1423                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1684                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1942                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1962                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2239                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2448                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2007                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2003                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     999                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    1040                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     954                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    1016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    1014                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    1092                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                    1096                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                    1107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                    1139                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                    1102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                    1168                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                    1152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                    1176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                    1076                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                    1070                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     976                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                    1036                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                    1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     970                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     972                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                    1023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     991                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                    1015                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                    1011                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                    1043                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                     924                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                    1216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                     703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                    2171                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1620                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.128395                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     158.821364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           1619     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6399            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1620                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1620                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       40.270370                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      28.332990                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      46.555522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-23            999     61.67%     61.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24-31            169     10.43%     72.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32-39             82      5.06%     77.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40-47             53      3.27%     80.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48-55             24      1.48%     81.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::56-63             25      1.54%     83.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::64-71             30      1.85%     85.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::72-79             28      1.73%     87.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::80-87             19      1.17%     88.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::88-95             12      0.74%     88.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::96-103            18      1.11%     90.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::104-111           18      1.11%     91.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::112-119           16      0.99%     92.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::120-127           14      0.86%     93.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::128-135           18      1.11%     94.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::136-143           16      0.99%     95.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::144-151            9      0.56%     95.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::152-159            5      0.31%     95.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::160-167            5      0.31%     96.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::168-175           10      0.62%     96.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::176-183            5      0.31%     97.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::184-191            6      0.37%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::192-199            6      0.37%     97.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::200-207            3      0.19%     98.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::208-215            7      0.43%     98.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::216-223            2      0.12%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::224-231            5      0.31%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::232-239            3      0.19%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::240-247            1      0.06%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::248-255            2      0.12%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::256-263            1      0.06%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::264-271            2      0.12%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::272-279            2      0.12%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::288-295            2      0.12%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::296-303            1      0.06%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::312-319            1      0.06%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::400-407            1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1620                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     3840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1988416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4177024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               16941787.90178028                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               35589260.33015520                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   117367449948                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1218326.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       234688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       150720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       793408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher       805760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      4175232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1999598.836004644167                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1284171.055028889328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 6760029.116430208087                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 6865271.160430452786                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 35573992.054341688752                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3667                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2388                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher        12411                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher        12603                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        65266                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    128136832                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    107410994                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher   1005019164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher   1053390778                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 2713620693618                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34943.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     44979.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     80978.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     83582.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  41577861.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       234688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       152832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       794304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher       806592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1988416                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       234688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       234688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      4177024                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4177024                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3667                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher        12411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher        12603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            31069                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        65266                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           65266                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1999599                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1302166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher      6767663                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher      6872360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           16941788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1999599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1999599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     35589260                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          35589260                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     35589260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1999599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1302166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher      6767663                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher      6872360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          52531048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 31009                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                65238                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1777                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1839                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1876                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4007                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3997                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          4035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          4063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         4045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         4105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4074                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4061                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         4097                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1712539018                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              155045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2293957768                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 55227.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            73977.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                26573                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               54383                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             85.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        15277                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   403.027820                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   244.800890                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   365.557153                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4142     27.11%     27.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3253     21.29%     48.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1700     11.13%     59.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1161      7.60%     67.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          753      4.93%     72.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          488      3.19%     75.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          572      3.74%     79.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          383      2.51%     81.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2825     18.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        15277                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1984576                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             4175232                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                16.909070                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                35.573992                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         54756660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         29081085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       106293180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      170119800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 9264468720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3605152530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  42033218400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    55263090375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    470.854970                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 109239090590                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3918980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   4209471226                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         54421080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         28895130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       115111080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      170422560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 9264468720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3513735360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  42110201280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    55257255210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    470.805253                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 109440600546                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3918980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   4007961270                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               29901                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         65266                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4783                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1168                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1168                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          29901                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          55431                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port       187618                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  187618                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      6165440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6165440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              86500                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    86500    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                86500                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 117367541816                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           199978614                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           80907784                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         158232                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        71732                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
