{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701462239358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701462239370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 17:23:59 2023 " "Processing started: Fri Dec 01 17:23:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701462239370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701462239370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contadorcresc -c contadorcresc " "Command: quartus_map --read_settings_files=on --write_settings_files=off contadorcresc -c contadorcresc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701462239370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701462240147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701462240147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilog " "Found entity 1: verilog" {  } { { "verilog.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701462252758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701462252758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcresc.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorcresc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorcresc " "Found entity 1: contadorcresc" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701462252761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701462252761 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadorcresc.v(69) " "Verilog HDL Instantiation warning at contadorcresc.v(69): instance has no name" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701462252762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadorcresc " "Elaborating entity \"contadorcresc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701462252809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 contadorcresc.v(15) " "Verilog HDL assignment warning at contadorcresc.v(15): truncated value with size 32 to match size of target (29)" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701462252812 "|contadorcresc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorcresc.v(29) " "Verilog HDL assignment warning at contadorcresc.v(29): truncated value with size 32 to match size of target (4)" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701462252812 "|contadorcresc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorcresc.v(38) " "Verilog HDL assignment warning at contadorcresc.v(38): truncated value with size 32 to match size of target (4)" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701462252812 "|contadorcresc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorcresc.v(47) " "Verilog HDL assignment warning at contadorcresc.v(47): truncated value with size 32 to match size of target (4)" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701462252812 "|contadorcresc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorcresc.v(56) " "Verilog HDL assignment warning at contadorcresc.v(56): truncated value with size 32 to match size of target (4)" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701462252812 "|contadorcresc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verilog verilog:comb_439 " "Elaborating entity \"verilog\" for hierarchy \"verilog:comb_439\"" {  } { { "contadorcresc.v" "comb_439" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701462252813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701462253359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701462253926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701462253926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/Contador ass com filtro/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701462253964 "|contadorcresc|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701462253964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701462253965 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701462253965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701462253965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701462253965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701462253979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 17:24:13 2023 " "Processing ended: Fri Dec 01 17:24:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701462253979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701462253979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701462253979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701462253979 ""}
