Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Oct 20 02:50:30 2017
| Host         : EMA-VAIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoSDRAM_wrapper_control_sets_placed.rpt
| Design       : DemoSDRAM_wrapper
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   387 |
| Unused register locations in slices containing registers |  1185 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2712 |          850 |
| No           | No                    | Yes                    |             180 |           68 |
| No           | Yes                   | No                     |            2005 |          795 |
| Yes          | No                    | No                     |            1608 |          501 |
| Yes          | No                    | Yes                    |             234 |           87 |
| Yes          | Yes                   | No                     |            2604 |          830 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                    |                                                                                                                                                                                                                                             | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/temp_waitrequest1                                                                                                                                                                |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff[40]_i_1__3_n_0                                                                                                |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/current_ctrl_state2                                                                                                                                                              |                1 |              1 |
| ~DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                                    | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                                                            |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                                                                       |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[7]                                                                                                                  | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[8]                                                                                           |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                       |                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                            | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Div_Res_4_reg[34][0]                                                                                                |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_i_2_n_0                                                                                                           |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_13                                                                                                                         |                1 |              1 |
|  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg_i_2_n_0   |                                                                                                                                                                                                                                             | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg_i_3_n_0                                                                                                                                                      |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                      |                1 |              1 |
| ~DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               |                                                                                                                                                                                                                                             | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                      |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                      |                1 |              1 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                      |                1 |              1 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Aw_agen/reg1_slvctl_ff_reg[19]                                                                                                                           | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                1 |              1 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                |                1 |              1 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               |                                                                                                                                                                                                                                             | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                      |                                                                                                                                                                                                                      |                1 |              2 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/mem_ready_o                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                      |                1 |              2 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |                2 |              2 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                                                          |                                                                                                                                                                                                                      |                1 |              2 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                              |                1 |              2 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                      |                3 |              3 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                             |                2 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                        |                3 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                        |                3 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/ATG_FF_0.lastaddr_ff_reg[0]_0                                                                                                                   | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                2 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_rd_req                                                                                                                                   | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/p_0_in                                                                                                                          |                3 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                        | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_agen0/ATG_FF_0.wrap_mask_ff[11]_i_1__0_n_0                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                1 |              4 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                  | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen3/ATG_FF_0.wrap_mask_ff[11]_i_1__2_n_0                                                                                          | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen1/ATG_FF_0.wrap_mask_ff[11]_i_1__4_n_0                                                                                          | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                2 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                      |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.wrap_mask_ff[11]_i_1__3_n_0                                                                                          | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                             |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                   |                3 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                            |                1 |              4 |
| ~DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               |                                                                                                                                                                                                                                             | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                            |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_ref_cmd_count                                                                                                                                                  | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_heal_wr_req                                                                                                                                      | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_i_2_n_0                                                                                                           |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                        | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                      |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                 | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                             |                1 |              4 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                    | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                |                                                                                                                                                                                                                      |                4 |              4 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                  | DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                        |                                                                                                                                                                                                                      |                1 |              4 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/mar_fifo3_pop                                                                                                                | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                3 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_FPU.WB_FSR_reg[31][0]                                                                                                                    |                2 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                               |                2 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/p_3_out[0]                                                                                                                                     | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo1/headreg_ff[20]_i_1__7_n_0                                                                             |                1 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/mar_fifo0_pop                                                                                                                                  | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                2 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                     | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/rst_clk_wiz_1/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                2 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/p_3_out_0[0]                                                                                                                                   | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/headreg_ff[20]_i_1__8_n_0                                                                             |                1 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/mar_fifo1_pop                                                                                                                | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                3 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/p_3_out_1[0]                                                                                                                                   | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifo0/headreg_ff[20]_i_1__9_n_0                                                                                               |                1 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/mar_fifo2_pop                                                                                                                | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                2 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/p_3_out_2[0]                                                                                                                                   | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo3/headreg_ff[20]_i_1__10_n_0                                                                            |                1 |              5 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | DemoSDRAM_i/rst_clk_wiz_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                        |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_wait_count                                                                                                                               | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/p_0_in                                                                                                                          |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/headreg_ff[36]_i_1__9_n_0                                                                                                   |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/headreg_ff[71]_i_1__4_n_0                                                                                                  |                1 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/headreg_ff[71]_i_1__5_n_0                                                                                                  |                3 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                           |                6 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/headreg_ff[36]_i_1__8_n_0                                                                                                 |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/headreg_ff[76]_i_1__3_n_0                                                                                               |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifo0/headreg_ff[20]_i_1__9_n_0                                                                                               |                3 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/headreg_ff[92]_i_1__0_n_0                                                                              |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count[5]_i_2_n_0                                                                                                                                   | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_pend_ref_count[5]_i_1_n_0                                                                                                            |                2 |              6 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                                              |                                                                                                                                                                                                                      |                1 |              6 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                                                        |                                                                                                                                                                                                                      |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo3/headreg_ff[20]_i_1__10_n_0                                                                            |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                      | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/m_valid_i_reg_0                                                                                                                         |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/headreg_ff[20]_i_1__8_n_0                                                                             |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo1/headreg_ff[20]_i_1__7_n_0                                                                             |                1 |              6 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              6 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                        |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                 | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/m_valid_i_reg_0                                                                                                                         |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                      |                                                                                                                                                                                                                      |                2 |              6 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/E[0]                                                                                                                                                           | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/m_valid_i_reg_0                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                        |                4 |              7 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                           | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                3 |              7 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_col_index                                                                                                                                | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/p_0_in                                                                                                                          |                2 |              7 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                |                2 |              7 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                |                2 |              7 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0_en_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen1/ATG_FF_0.wrap_mask_ff[11]_i_1__4_n_0                                                                                          | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/ATG_FF_0.wrap_mask_ff_reg[8]_2                                                                                             |                4 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.wrap_mask_ff[11]_i_1__3_n_0                                                                                          | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/ATG_FF_0.wrap_mask_ff_reg[8]_1                                                                                             |                3 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen3/ATG_FF_0.wrap_mask_ff[11]_i_1__2_n_0                                                                                          | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/ATG_FF_0.wrap_mask_ff_reg[8]_0                                                                                             |                1 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_agen0/ATG_FF_0.wrap_mask_ff[11]_i_1__0_n_0                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/ATG_FF_0.wrap_mask_ff_reg[8]                                                                                               |                2 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                  | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                       |                3 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                               |                                                                                                                                                                                                                      |                2 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                               |                                                                                                                                                                                                                      |                2 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/ATG_FF_0.wrap_mask_ff_reg[0]_1                                                                                                                    | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/ATG_FF_0.wrap_mask_ff_reg[1]                                                                                               |                4 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                          | DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                3 |              8 |
| ~DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                      |                2 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              8 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                |                                                                                                                                                                                                                      |                2 |              8 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                      |                2 |              8 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                              |                                                                                                                                                                                                                      |                2 |              8 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                 |                                                                                                                                                                                                                      |                7 |              8 |
|  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE               | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                                   |                                                                                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/ATG_FF_0.wrap_mask_ff[8]_i_2__1_n_0                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/ATG_FF_0.wrap_mask_ff_reg[8]_0                                                                                          |                4 |              8 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/clear                                                                                                                                                   |                2 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/ATG_FF_0.addr_offset_ff_reg[1]_1[0]                                                                                                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/ATG_FF_0.addr_offset_ff[8]_i_1__4_n_0                                                                                   |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen1/ATG_FF_0.addr_offset_ff[8]_i_2__8_n_0                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen1/ATG_FF_0.addr_offset_ff[8]_i_1__8_n_0                                                                  |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/p_1_out0_in[1]                                                                                                                                  | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/ATG_FF_0.addr_offset_ff[8]_i_1__0_n_0                                                                                    |                4 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/PARAMRAM_ON.param_ram_addr_ff_reg[8]_0                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_complete_depth[8]_i_1_n_0                                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/cur_itrn_done                                                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                2 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/ATG_FF_0.addr_offset_ff_reg[1]_0[0]                                                                                                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/ATG_FF_0.addr_offset_ff[8]_i_1__3_n_0                                                                 |                5 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/ATG_FF_0.addr_offset_ff_reg[1][0]                                                                                                                | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/ATG_FF_0.addr_offset_ff[8]_i_1__2_n_0                                                                 |                4 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/E[0]                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.addr_offset_ff[8]_i_1__1_n_0                                                                 |                5 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_complete_depth[8]_i_1_n_0                                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                          |                                                                                                                                                                                                                      |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/b_addr_idle_save_ff_reg[4]                                                                                                                        | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                5 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/m_valid_i_reg_0                                                                                                                         |                5 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/cur_itrn_done                                                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |                2 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/B_track/E[0]                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/SR[0]                                                                                                                      |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_agen0/ATG_FF_0.addr_offset_ff[8]_i_2__1_n_0                                                                                                           | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_agen0/ATG_FF_0.addr_offset_ff[8]_i_1__5_n_0                                                                                    |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.addr_offset_ff[8]_i_2__7_n_0                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.addr_offset_ff[8]_i_1__7_n_0                                                                  |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen3/ATG_FF_0.addr_offset_ff[8]_i_2__0_n_0                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen3/ATG_FF_0.addr_offset_ff[8]_i_1__6_n_0                                                                  |                3 |              9 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/ATG_FF_0.wrap_mask_ff_reg[0]_1                                                                                                                    | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                3 |             10 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                      |                4 |             10 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/p_79_in                                                                                                                       | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                4 |             10 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                6 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.wrap_mask_ff[11]_i_1__3_n_0                                                                                          |                                                                                                                                                                                                                      |                3 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                     |                4 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen1/ATG_FF_0.wrap_mask_ff[11]_i_1__4_n_0                                                                                          |                                                                                                                                                                                                                      |                4 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Ar_agen0/ATG_FF_0.wrap_mask_ff[11]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                      |                3 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                4 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen3/ATG_FF_0.wrap_mask_ff[11]_i_1__2_n_0                                                                                          |                                                                                                                                                                                                                      |                5 |             11 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/valid_ff_i_1__4__0_n_0                                                                                 |                6 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                      |                4 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                      |                3 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                           |                                                                                                                                                                                                                      |                3 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/headreg_ff[88]_i_1__1_n_0                                                                             |                4 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/headreg_ff[88]_i_1__2_n_0                                                                             |                4 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/headreg_ff[88]_i_1__3_n_0                                                                             |                5 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                             |                                                                                                                                                                                                                      |                3 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/headreg_ff[88]_i_1__4_n_0                                                                                               |                5 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/notfull_ff_i_1__4__0_n_0                                                                                                  |                5 |             12 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                      |                3 |             13 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                      |                5 |             13 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/current_scrub_row_index                                                                                                                                | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_scrubber_inst/p_0_in                                                                                                                          |                5 |             13 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |                4 |             13 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                                    | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[12]                                                                                                           |                4 |             13 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/ATG_FF_0.wrap_mask_ff[8]_i_2__1_n_0                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                4 |             13 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_nop_boot_count                                                                                                                                                 | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |                4 |             15 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        | DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                          |               11 |             15 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[3][0]                                                                                                                                            |                7 |             15 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_rd_buffer[0]_2                                                                                                                                                 | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |                6 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_rd_buffer[1]_1                                                                                                                                                 | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |                6 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[1]                                                                                                                             |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                      |                7 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                      |                2 |             16 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                      |               15 |             16 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                      |               15 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                      |                7 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                9 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                      |               13 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                           |                7 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                           |                8 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                      |               10 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_rd_buffer[2]_0                                                                                                                                                 | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |                6 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[2]                                                                                                                             |                                                                                                                                                                                                                      |                2 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                      |                7 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                      |                9 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[3]                                                                                                                             |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                4 |             16 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                        |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                      |                3 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/mawtrk_fifo_num[0]                                                                                                                             |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                9 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                              |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                      |                8 |             16 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_err_count                                                                                                                                        | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_i_2_n_0                                                                                                           |                4 |             16 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_awready_i_1_n_0                                                                                                                                   |                8 |             17 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                   |                3 |             17 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |               12 |             17 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                  |               17 |             19 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/ATG_FF_0.wrap_mask_ff_reg[0]_1                                                                                                                    |                                                                                                                                                                                                                      |                8 |             20 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/SR[0]                                                                                                                             |                6 |             20 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdr_rand/PARAMRAM_ON.four_k_bound_chk_ff_reg[11][0]                                                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |               10 |             21 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/PARAMRAM_ON.four_k_bound_chk_ffw_reg[11][0]                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |               12 |             21 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       |                                                                                                                                                                                                                                             | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                    |                5 |             23 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/PARAMRAM_ON.param_cmdr_submitcnt_ff_reg[23][0]                                                                                                           | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |                6 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/p_79_in                                                                                                                       |                                                                                                                                                                                                                      |                9 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_rw_addr                                                                                                                                                        | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |               17 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                             |                                                                                                                                                                                                                      |               10 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[8]_0                                                                                                                           | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                       |                5 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/E[0]                                                                                                                                                     | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |                5 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/regenable_regslice/p_1_out_1[0]                                                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |               12 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/regenable_regslice/p_1_out_0[0]                                                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |               12 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                             |                                                                                                                                                                                                                      |                8 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address[23]_i_1_n_0                                                                                                                                                        | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_awready_i_1_n_0                                                                                                                                   |               13 |             24 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             24 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[7]                                                                                                                  |                                                                                                                                                                                                                      |                6 |             24 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                      |                3 |             24 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                5 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                6 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                6 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                8 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                6 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                6 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                8 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |               10 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                6 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                8 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                8 |             25 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen3/ATG_FF_0.wrap_mask_ff[11]_i_1__7_n_0                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |               10 |             26 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen2/ATG_FF_0.wrap_mask_ff[11]_i_1__6_n_0                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |               10 |             26 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.wrap_mask_ff[11]_i_1__5_n_0                                                                                         | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                8 |             26 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                              |               16 |             26 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/ATG_FF_0.wrap_mask_ff[11]_i_1__8_n_0                                                                                                           | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |                8 |             26 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Div_Res_4_reg[34][0]                                                                                                |               13 |             26 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0                                                                                                                         |                8 |             27 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[26]_i_1_n_0                                                                                                                                           | DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_nop_boot_count[14]_i_3_n_0                                                                                                           |               16 |             27 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata[31]_i_2_n_0                                                                                                                                                        | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata[31]_i_1_n_0                                                                                                                                 |               12 |             27 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             27 |
|  dbg_hub/inst/itck_i                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                      |               10 |             30 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                           | DemoSDRAM_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                     |                9 |             31 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                |                                                                                                                                                                                                                      |                6 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                9 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                          | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                6 |             32 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                     |                                                                                                                                                                                                                      |                8 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                            |               12 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_24_out                                                                                                                |                9 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                                                                      |               11 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                     | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                7 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                 |                8 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                5 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                        |                                                                                                                                                                                                                      |                8 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                        |                                                                                                                                                                                                                      |               14 |             32 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               16 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                               |               12 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdr_rand/E[0]                                                                                                    | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |               25 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/E[0]                                                                                                    | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |               25 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/p_3_out[36]                                                                                                                                      | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/headreg_ff[36]_i_1__8_n_0                                                                                                 |               15 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[31]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                      |               15 |             32 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                         | DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |               10 |             32 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                      |                7 |             33 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                6 |             33 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                8 |             33 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                      |                6 |             33 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32]_0[0]                                                                                                                                                      | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                 |                9 |             33 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                      |                5 |             33 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/p_3_out[35]                                                                                                                                      | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/notfull_ff_i_1__4__0_n_0                                                                                                  |                6 |             33 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                         |                                                                                                                                                                                                                      |               10 |             34 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_agen/p_3_out[0]                                                                                                                                      | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_fifow/headreg_ff[76]_i_1__3_n_0                                                                                               |                9 |             36 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                      |                8 |             36 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                      |               17 |             36 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                        |               17 |             36 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                           |                                                                                                                                                                                                                      |                8 |             36 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/p_3_out[20]                                                                                                                                        | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Wfifo/headreg_ff[36]_i_1__9_n_0                                                                                                   |                8 |             36 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                         |                                                                                                                                                                                                                      |               12 |             37 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             37 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/p_3_out[47]                                                                                                                   | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/valid_ff_i_1__4__0_n_0                                                                                 |               10 |             37 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             37 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                           |                                                                                                                                                                                                                      |                9 |             37 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/p_3_out[47]                                                                                                                   | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/headreg_ff[92]_i_1__0_n_0                                                                              |               10 |             37 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/p_3_out[35]                                                                                                                                    | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_fifo0/headreg_ff[88]_i_1__4_n_0                                                                                               |                9 |             41 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/p_3_out[35]                                                                                                                  | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/headreg_ff[88]_i_1__3_n_0                                                                             |                8 |             41 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/p_3_out[35]                                                                                                                  | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/headreg_ff[88]_i_1__1_n_0                                                                             |               10 |             41 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/p_3_out[35]                                                                                                                  | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo2/headreg_ff[88]_i_1__2_n_0                                                                             |                8 |             41 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/clk_wiz_1/inst/locked                                                                                                                                                                                                           |                                                                                                                                                                                                                      |               19 |             43 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |               14 |             44 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_agen_pop_ff                                                                                                                                          |                                                                                                                                                                                                                      |                6 |             48 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/in_push0                                                                                                                                         |                                                                                                                                                                                                                      |                6 |             48 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                           |                                                                                                                                                                                                                      |               12 |             49 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               14 |             54 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/E[0]                                                                                                                                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |               12 |             55 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifo_push_3ff                                                                                                                                        |                                                                                                                                                                                                                      |                7 |             56 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_1ff                                                                                                                                        |                                                                                                                                                                                                                      |                7 |             56 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                   |               29 |             63 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff                                                                                                                                       |                                                                                                                                                                                                                      |                8 |             64 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/slv_ex_info1_ff_reg[0]                                                                                                                            | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |               13 |             64 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |               24 |             64 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/p_3_out[56]                                                                                                                                       | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Arfifo/headreg_ff[71]_i_1__5_n_0                                                                                                  |               10 |             66 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/p_3_out[5]                                                                                                                                        | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/Awfifo/headreg_ff[71]_i_1__4_n_0                                                                                                  |               13 |             66 |
|  dbg_hub/inst/itck_i                                               |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |               29 |             68 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                              |                                                                                                                                                                                                                      |               11 |             75 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[0]                                                                                                                             |                                                                                                                                                                                                                      |               10 |             80 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[1]                                                                                                                             |                                                                                                                                                                                                                      |               10 |             80 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[3]                                                                                                                             |                                                                                                                                                                                                                      |               10 |             80 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_track/martrk_fifo_num[2]                                                                                                                             |                                                                                                                                                                                                                      |               10 |             80 |
|  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |               29 |             90 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mar_agen0/SR[0]                                                                                                                   |               54 |             93 |
|  dbg_hub/inst/sl_iport0_o[1]                                       | DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                      |               29 |            102 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_MB_Halted[15]                                                                                                                                                 |                                                                                                                                                                                                                      |               16 |            128 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                        | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               59 |            181 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               89 |            203 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                       | DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               78 |            241 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_agen1/ATG_FF_0.done_ff_reg_0                                                                                |              117 |            275 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.cmdw_rand/SR[0]                                                                            |              113 |            319 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             | DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][118]_0                                                                                         |              138 |            424 |
|  dbg_hub/inst/sl_iport0_o[1]                                       |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |              233 |            754 |
|  DemoSDRAM_i/clk_wiz_1/inst/clk_blaze                              |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |              616 |           2172 |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    30 |
| 2      |                    12 |
| 3      |                    10 |
| 4      |                    47 |
| 5      |                    12 |
| 6      |                    24 |
| 7      |                     6 |
| 8      |                    23 |
| 9      |                    19 |
| 10     |                     5 |
| 11     |                     7 |
| 12     |                    12 |
| 13     |                     6 |
| 14     |                     1 |
| 15     |                     3 |
| 16+    |                   170 |
+--------+-----------------------+


