abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n485 is replaced by zero with estimated error 0
error = 0.03133
area = 948
delay = 38.5
#gates = 417
output circuit appNtk/cla32_1_0.03133_948_38.5.blif
time = 6311059 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n503 is replaced by n491 with estimated error 0.03133
error = 0.03133
area = 917
delay = 38.5
#gates = 404
output circuit appNtk/cla32_2_0.03133_917_38.5.blif
time = 9674643 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n388 is replaced by n413 with estimated error 0.03133
error = 0.03133
area = 900
delay = 38.5
#gates = 397
output circuit appNtk/cla32_3_0.03133_900_38.5.blif
time = 11734226 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n474 is replaced by n463 with estimated error 0.03133
error = 0.03133
area = 895
delay = 36.1
#gates = 395
output circuit appNtk/cla32_4_0.03133_895_36.1.blif
time = 13236414 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n330 is replaced by n327 with estimated error 0.03133
error = 0.03133
area = 891
delay = 36.1
#gates = 394
output circuit appNtk/cla32_5_0.03133_891_36.1.blif
time = 15437682 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n334 is replaced by n319 with estimated error 0.03133
error = 0.03133
area = 887
delay = 36.1
#gates = 392
output circuit appNtk/cla32_6_0.03133_887_36.1.blif
time = 19199623 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n141 is replaced by n133 with estimated error 0.03133
error = 0.03133
area = 885
delay = 36.1
#gates = 391
output circuit appNtk/cla32_7_0.03133_885_36.1.blif
time = 21583602 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n447 is replaced by n457 with estimated error 0.03133
error = 0.03133
area = 884
delay = 36.1
#gates = 390
output circuit appNtk/cla32_8_0.03133_884_36.1.blif
time = 24657726 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n284 is replaced by n282 with estimated error 0.03134
error = 0.03134
area = 874
delay = 36.1
#gates = 385
output circuit appNtk/cla32_9_0.03134_874_36.1.blif
time = 28286178 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n269 is replaced by n243 with estimated error 0.03134
error = 0.03134
area = 869
delay = 36.1
#gates = 383
output circuit appNtk/cla32_10_0.03134_869_36.1.blif
time = 31560989 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n276 is replaced by zero with estimated error 0.03134
error = 0.03134
area = 864
delay = 36.1
#gates = 381
output circuit appNtk/cla32_11_0.03134_864_36.1.blif
time = 34960837 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n266 is replaced by n214 with inverter with estimated error 0.03135
error = 0.03135
area = 860
delay = 36.1
#gates = 380
output circuit appNtk/cla32_12_0.03135_860_36.1.blif
time = 37152461 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n264 is replaced by n215 with estimated error 0.0314
error = 0.0314
area = 857
delay = 36.1
#gates = 379
output circuit appNtk/cla32_13_0.0314_857_36.1.blif
time = 39300792 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n304 is replaced by n278 with estimated error 0.03157
error = 0.03157
area = 855
delay = 34.6
#gates = 378
output circuit appNtk/cla32_14_0.03157_855_34.6.blif
time = 41546842 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n222 is replaced by n220 with estimated error 0.03307
error = 0.03307
area = 851
delay = 34.6
#gates = 376
output circuit appNtk/cla32_15_0.03307_851_34.6.blif
time = 43867390 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n207 is replaced by one with estimated error 0.0351
error = 0.0351
area = 847
delay = 34.6
#gates = 374
output circuit appNtk/cla32_16_0.0351_847_34.6.blif
time = 45246222 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n215 is replaced by one with estimated error 0.0351
error = 0.0351
area = 844
delay = 34.6
#gates = 373
output circuit appNtk/cla32_17_0.0351_844_34.6.blif
time = 46951702 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n216 is replaced by n214 with estimated error 0.0351
error = 0.0351
area = 841
delay = 34.6
#gates = 372
output circuit appNtk/cla32_18_0.0351_841_34.6.blif
time = 48470888 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
n244 is replaced by n270 with estimated error 0.03889
error = 0.03889
area = 836
delay = 34.6
#gates = 370
output circuit appNtk/cla32_19_0.03889_836_34.6.blif
time = 50085143 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 2
n209 is replaced by n149 with estimated error 0.04248
error = 0.04248
area = 833
delay = 34.6
#gates = 368
output circuit appNtk/cla32_20_0.04248_833_34.6.blif
time = 51542444 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 2
n205 is replaced by n144 with inverter with estimated error 0.04932
error = 0.04932
area = 831
delay = 31.4
#gates = 368
output circuit appNtk/cla32_21_0.04932_831_31.4.blif
time = 52844220 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
