
sdram_elf:     file format elf32-littlearm


Disassembly of section .text:

30000000 <_start>:
30000000:	eb000005 	bl	3000001c <disable_watch_dog>
30000004:	eb000010 	bl	3000004c <memsetup>
30000008:	eb000007 	bl	3000002c <copy_steppingstone_to_sdram>
3000000c:	e59ff090 	ldr	pc, [pc, #144]	; 300000a4 <mem_cfg_val+0x34>

30000010 <on_sdram>:
30000010:	e3a0d30d 	mov	sp, #872415232	; 0x34000000
30000014:	eb000033 	bl	300000e8 <main>

30000018 <halt_loop>:
30000018:	eafffffe 	b	30000018 <halt_loop>

3000001c <disable_watch_dog>:
3000001c:	e3a01453 	mov	r1, #1392508928	; 0x53000000
30000020:	e3a02000 	mov	r2, #0	; 0x0
30000024:	e5812000 	str	r2, [r1]
30000028:	e1a0f00e 	mov	pc, lr

3000002c <copy_steppingstone_to_sdram>:
3000002c:	e3a01000 	mov	r1, #0	; 0x0
30000030:	e3a02203 	mov	r2, #805306368	; 0x30000000
30000034:	e3a03a01 	mov	r3, #4096	; 0x1000
30000038:	e4914004 	ldr	r4, [r1], #4
3000003c:	e4824004 	str	r4, [r2], #4
30000040:	e1510003 	cmp	r1, r3
30000044:	1afffffb 	bne	30000038 <copy_steppingstone_to_sdram+0xc>
30000048:	e1a0f00e 	mov	pc, lr

3000004c <memsetup>:
3000004c:	e3a01312 	mov	r1, #1207959552	; 0x48000000
30000050:	e28f2018 	add	r2, pc, #24	; 0x18
30000054:	e1a00000 	nop			(mov r0,r0)
30000058:	e2813034 	add	r3, r1, #52	; 0x34
3000005c:	e4924004 	ldr	r4, [r2], #4
30000060:	e4814004 	str	r4, [r1], #4
30000064:	e1510003 	cmp	r1, r3
30000068:	1afffffb 	bne	3000005c <memsetup+0x10>
3000006c:	e1a0f00e 	mov	pc, lr

30000070 <mem_cfg_val>:
30000070:	22011110 	.word	0x22011110
30000074:	00002e90 	.word	0x00002e90
30000078:	00002e90 	.word	0x00002e90
3000007c:	00002e90 	.word	0x00002e90
30000080:	00002e90 	.word	0x00002e90
30000084:	00002e90 	.word	0x00002e90
30000088:	00002e90 	.word	0x00002e90
3000008c:	00018005 	.word	0x00018005
30000090:	00018005 	.word	0x00018005
30000094:	00a60f44 	.word	0x00a60f44
30000098:	00000032 	.word	0x00000032
3000009c:	00000030 	.word	0x00000030
300000a0:	00000030 	.word	0x00000030
300000a4:	30000010 	.word	0x30000010
300000a8:	e1a00000 	nop			(mov r0,r0)
300000ac:	e1a00000 	nop			(mov r0,r0)

300000b0 <wait>:
300000b0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
300000b4:	e28db000 	add	fp, sp, #0	; 0x0
300000b8:	e24dd00c 	sub	sp, sp, #12	; 0xc
300000bc:	e50b0008 	str	r0, [fp, #-8]
300000c0:	ea000002 	b	300000d0 <wait+0x20>
300000c4:	e51b3008 	ldr	r3, [fp, #-8]
300000c8:	e2433001 	sub	r3, r3, #1	; 0x1
300000cc:	e50b3008 	str	r3, [fp, #-8]
300000d0:	e51b3008 	ldr	r3, [fp, #-8]
300000d4:	e3530000 	cmp	r3, #0	; 0x0
300000d8:	1afffff9 	bne	300000c4 <wait+0x14>
300000dc:	e28bd000 	add	sp, fp, #0	; 0x0
300000e0:	e8bd0800 	pop	{fp}
300000e4:	e12fff1e 	bx	lr

300000e8 <main>:
300000e8:	e92d4800 	push	{fp, lr}
300000ec:	e28db004 	add	fp, sp, #4	; 0x4
300000f0:	e24dd008 	sub	sp, sp, #8	; 0x8
300000f4:	e3a03000 	mov	r3, #0	; 0x0
300000f8:	e50b3008 	str	r3, [fp, #-8]
300000fc:	e3a03456 	mov	r3, #1442840576	; 0x56000000
30000100:	e2833010 	add	r3, r3, #16	; 0x10
30000104:	e3a02b55 	mov	r2, #87040	; 0x15400
30000108:	e5832000 	str	r2, [r3]
3000010c:	e3a00c75 	mov	r0, #29952	; 0x7500
30000110:	e2800030 	add	r0, r0, #48	; 0x30
30000114:	ebffffe5 	bl	300000b0 <wait>
30000118:	e3a02456 	mov	r2, #1442840576	; 0x56000000
3000011c:	e2822014 	add	r2, r2, #20	; 0x14
30000120:	e51b3008 	ldr	r3, [fp, #-8]
30000124:	e1a03283 	lsl	r3, r3, #5
30000128:	e1e03003 	mvn	r3, r3
3000012c:	e5823000 	str	r3, [r2]
30000130:	e51b3008 	ldr	r3, [fp, #-8]
30000134:	e2833001 	add	r3, r3, #1	; 0x1
30000138:	e50b3008 	str	r3, [fp, #-8]
3000013c:	e51b3008 	ldr	r3, [fp, #-8]
30000140:	e3530010 	cmp	r3, #16	; 0x10
30000144:	1afffff0 	bne	3000010c <main+0x24>
30000148:	e3a03000 	mov	r3, #0	; 0x0
3000014c:	e50b3008 	str	r3, [fp, #-8]
30000150:	eaffffed 	b	3000010c <main+0x24>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	.word	0x5328203a
   8:	6372756f 	.word	0x6372756f
   c:	20797265 	.word	0x20797265
  10:	202b2b47 	.word	0x202b2b47
  14:	6574694c 	.word	0x6574694c
  18:	30303220 	.word	0x30303220
  1c:	2d317139 	.word	0x2d317139
  20:	29363731 	.word	0x29363731
  24:	332e3420 	.word	0x332e3420
  28:	Address 0x00000028 is out of bounds.

