<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>amd_iommu_types.h source code [linux-4.14.y/drivers/iommu/amd_iommu_types.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="acpihid_map_entry,amd_iommu,amd_iommu_fault,amd_iommu_intr_mode_type,amd_ir_data,amd_irte_ops,dev_table_entry,devid_map,iommu_dev_data,irq_2_irte,irq_remap_table,irte,irte_ga,irte_ga_hi,irte_ga_lo,protection_domain,unity_map_entry "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/iommu/amd_iommu_types.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-4.14.y</a>/<a href='..'>drivers</a>/<a href='./'>iommu</a>/<a href='amd_iommu_types.h.html'>amd_iommu_types.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (C) 2007-2010 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * Author: Joerg Roedel &lt;jroedel@suse.de&gt;</i></td></tr>
<tr><th id="4">4</th><td><i> *         Leo Duran &lt;leo.duran@amd.com&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="7">7</th><td><i> * under the terms of the GNU General Public License version 2 as published</i></td></tr>
<tr><th id="8">8</th><td><i> * by the Free Software Foundation.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="13">13</th><td><i> * GNU General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="16">16</th><td><i> * along with this program; if not, write to the Free Software</i></td></tr>
<tr><th id="17">17</th><td><i> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_AMD_IOMMU_TYPES_H">_ASM_X86_AMD_IOMMU_TYPES_H</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_AMD_IOMMU_TYPES_H" data-ref="_M/_ASM_X86_AMD_IOMMU_TYPES_H">_ASM_X86_AMD_IOMMU_TYPES_H</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/linux/mutex.h.html">&lt;linux/mutex.h&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/linux/msi.h.html">&lt;linux/msi.h&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/linux/list.h.html">&lt;linux/list.h&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/linux/spinlock.h.html">&lt;linux/spinlock.h&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/linux/pci.h.html">&lt;linux/pci.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/linux/irqreturn.h.html">&lt;linux/irqreturn.h&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * Maximum number of IOMMUs supported</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MAX_IOMMUS" data-ref="_M/MAX_IOMMUS">MAX_IOMMUS</dfn>	32</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * some size calculation constants</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DEV_TABLE_ENTRY_SIZE" data-ref="_M/DEV_TABLE_ENTRY_SIZE">DEV_TABLE_ENTRY_SIZE</dfn>		32</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ALIAS_TABLE_ENTRY_SIZE" data-ref="_M/ALIAS_TABLE_ENTRY_SIZE">ALIAS_TABLE_ENTRY_SIZE</dfn>		2</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RLOOKUP_TABLE_ENTRY_SIZE" data-ref="_M/RLOOKUP_TABLE_ENTRY_SIZE">RLOOKUP_TABLE_ENTRY_SIZE</dfn>	(sizeof(void *))</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* Capability offsets used by the driver */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MMIO_CAP_HDR_OFFSET" data-ref="_M/MMIO_CAP_HDR_OFFSET">MMIO_CAP_HDR_OFFSET</dfn>	0x00</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_OFFSET" data-ref="_M/MMIO_RANGE_OFFSET">MMIO_RANGE_OFFSET</dfn>	0x0c</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MMIO_MISC_OFFSET" data-ref="_M/MMIO_MISC_OFFSET">MMIO_MISC_OFFSET</dfn>	0x10</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/* Masks, shifts and macros to parse the device range capability */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_LD_MASK" data-ref="_M/MMIO_RANGE_LD_MASK">MMIO_RANGE_LD_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_FD_MASK" data-ref="_M/MMIO_RANGE_FD_MASK">MMIO_RANGE_FD_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_BUS_MASK" data-ref="_M/MMIO_RANGE_BUS_MASK">MMIO_RANGE_BUS_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_LD_SHIFT" data-ref="_M/MMIO_RANGE_LD_SHIFT">MMIO_RANGE_LD_SHIFT</dfn>	24</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_FD_SHIFT" data-ref="_M/MMIO_RANGE_FD_SHIFT">MMIO_RANGE_FD_SHIFT</dfn>	16</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MMIO_RANGE_BUS_SHIFT" data-ref="_M/MMIO_RANGE_BUS_SHIFT">MMIO_RANGE_BUS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MMIO_GET_LD" data-ref="_M/MMIO_GET_LD">MMIO_GET_LD</dfn>(x)  (((x) &amp; MMIO_RANGE_LD_MASK) &gt;&gt; MMIO_RANGE_LD_SHIFT)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MMIO_GET_FD" data-ref="_M/MMIO_GET_FD">MMIO_GET_FD</dfn>(x)  (((x) &amp; MMIO_RANGE_FD_MASK) &gt;&gt; MMIO_RANGE_FD_SHIFT)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MMIO_GET_BUS" data-ref="_M/MMIO_GET_BUS">MMIO_GET_BUS</dfn>(x) (((x) &amp; MMIO_RANGE_BUS_MASK) &gt;&gt; MMIO_RANGE_BUS_SHIFT)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MMIO_MSI_NUM" data-ref="_M/MMIO_MSI_NUM">MMIO_MSI_NUM</dfn>(x)	((x) &amp; 0x1f)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* Flag masks for the AMD IOMMU exclusion range */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/MMIO_EXCL_ENABLE_MASK" data-ref="_M/MMIO_EXCL_ENABLE_MASK">MMIO_EXCL_ENABLE_MASK</dfn> 0x01ULL</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/MMIO_EXCL_ALLOW_MASK" data-ref="_M/MMIO_EXCL_ALLOW_MASK">MMIO_EXCL_ALLOW_MASK</dfn>  0x02ULL</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* Used offsets into the MMIO space */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/MMIO_DEV_TABLE_OFFSET" data-ref="_M/MMIO_DEV_TABLE_OFFSET">MMIO_DEV_TABLE_OFFSET</dfn>   0x0000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MMIO_CMD_BUF_OFFSET" data-ref="_M/MMIO_CMD_BUF_OFFSET">MMIO_CMD_BUF_OFFSET</dfn>     0x0008</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/MMIO_EVT_BUF_OFFSET" data-ref="_M/MMIO_EVT_BUF_OFFSET">MMIO_EVT_BUF_OFFSET</dfn>     0x0010</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MMIO_CONTROL_OFFSET" data-ref="_M/MMIO_CONTROL_OFFSET">MMIO_CONTROL_OFFSET</dfn>     0x0018</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/MMIO_EXCL_BASE_OFFSET" data-ref="_M/MMIO_EXCL_BASE_OFFSET">MMIO_EXCL_BASE_OFFSET</dfn>   0x0020</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MMIO_EXCL_LIMIT_OFFSET" data-ref="_M/MMIO_EXCL_LIMIT_OFFSET">MMIO_EXCL_LIMIT_OFFSET</dfn>  0x0028</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MMIO_EXT_FEATURES" data-ref="_M/MMIO_EXT_FEATURES">MMIO_EXT_FEATURES</dfn>	0x0030</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MMIO_PPR_LOG_OFFSET" data-ref="_M/MMIO_PPR_LOG_OFFSET">MMIO_PPR_LOG_OFFSET</dfn>	0x0038</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MMIO_GA_LOG_BASE_OFFSET" data-ref="_M/MMIO_GA_LOG_BASE_OFFSET">MMIO_GA_LOG_BASE_OFFSET</dfn>	0x00e0</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MMIO_GA_LOG_TAIL_OFFSET" data-ref="_M/MMIO_GA_LOG_TAIL_OFFSET">MMIO_GA_LOG_TAIL_OFFSET</dfn>	0x00e8</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MMIO_CMD_HEAD_OFFSET" data-ref="_M/MMIO_CMD_HEAD_OFFSET">MMIO_CMD_HEAD_OFFSET</dfn>	0x2000</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/MMIO_CMD_TAIL_OFFSET" data-ref="_M/MMIO_CMD_TAIL_OFFSET">MMIO_CMD_TAIL_OFFSET</dfn>	0x2008</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MMIO_EVT_HEAD_OFFSET" data-ref="_M/MMIO_EVT_HEAD_OFFSET">MMIO_EVT_HEAD_OFFSET</dfn>	0x2010</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/MMIO_EVT_TAIL_OFFSET" data-ref="_M/MMIO_EVT_TAIL_OFFSET">MMIO_EVT_TAIL_OFFSET</dfn>	0x2018</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_OFFSET" data-ref="_M/MMIO_STATUS_OFFSET">MMIO_STATUS_OFFSET</dfn>	0x2020</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MMIO_PPR_HEAD_OFFSET" data-ref="_M/MMIO_PPR_HEAD_OFFSET">MMIO_PPR_HEAD_OFFSET</dfn>	0x2030</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/MMIO_PPR_TAIL_OFFSET" data-ref="_M/MMIO_PPR_TAIL_OFFSET">MMIO_PPR_TAIL_OFFSET</dfn>	0x2038</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MMIO_GA_HEAD_OFFSET" data-ref="_M/MMIO_GA_HEAD_OFFSET">MMIO_GA_HEAD_OFFSET</dfn>	0x2040</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MMIO_GA_TAIL_OFFSET" data-ref="_M/MMIO_GA_TAIL_OFFSET">MMIO_GA_TAIL_OFFSET</dfn>	0x2048</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MMIO_CNTR_CONF_OFFSET" data-ref="_M/MMIO_CNTR_CONF_OFFSET">MMIO_CNTR_CONF_OFFSET</dfn>	0x4000</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MMIO_CNTR_REG_OFFSET" data-ref="_M/MMIO_CNTR_REG_OFFSET">MMIO_CNTR_REG_OFFSET</dfn>	0x40000</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MMIO_REG_END_OFFSET" data-ref="_M/MMIO_REG_END_OFFSET">MMIO_REG_END_OFFSET</dfn>	0x80000</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* Extended Feature Bits */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/FEATURE_PREFETCH" data-ref="_M/FEATURE_PREFETCH">FEATURE_PREFETCH</dfn>	(1ULL&lt;&lt;0)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/FEATURE_PPR" data-ref="_M/FEATURE_PPR">FEATURE_PPR</dfn>		(1ULL&lt;&lt;1)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/FEATURE_X2APIC" data-ref="_M/FEATURE_X2APIC">FEATURE_X2APIC</dfn>		(1ULL&lt;&lt;2)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/FEATURE_NX" data-ref="_M/FEATURE_NX">FEATURE_NX</dfn>		(1ULL&lt;&lt;3)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/FEATURE_GT" data-ref="_M/FEATURE_GT">FEATURE_GT</dfn>		(1ULL&lt;&lt;4)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/FEATURE_IA" data-ref="_M/FEATURE_IA">FEATURE_IA</dfn>		(1ULL&lt;&lt;6)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/FEATURE_GA" data-ref="_M/FEATURE_GA">FEATURE_GA</dfn>		(1ULL&lt;&lt;7)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/FEATURE_HE" data-ref="_M/FEATURE_HE">FEATURE_HE</dfn>		(1ULL&lt;&lt;8)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/FEATURE_PC" data-ref="_M/FEATURE_PC">FEATURE_PC</dfn>		(1ULL&lt;&lt;9)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/FEATURE_GAM_VAPIC" data-ref="_M/FEATURE_GAM_VAPIC">FEATURE_GAM_VAPIC</dfn>	(1ULL&lt;&lt;21)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/FEATURE_PASID_SHIFT" data-ref="_M/FEATURE_PASID_SHIFT">FEATURE_PASID_SHIFT</dfn>	32</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/FEATURE_PASID_MASK" data-ref="_M/FEATURE_PASID_MASK">FEATURE_PASID_MASK</dfn>	(0x1fULL &lt;&lt; FEATURE_PASID_SHIFT)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/FEATURE_GLXVAL_SHIFT" data-ref="_M/FEATURE_GLXVAL_SHIFT">FEATURE_GLXVAL_SHIFT</dfn>	14</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/FEATURE_GLXVAL_MASK" data-ref="_M/FEATURE_GLXVAL_MASK">FEATURE_GLXVAL_MASK</dfn>	(0x03ULL &lt;&lt; FEATURE_GLXVAL_SHIFT)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* Note:</i></td></tr>
<tr><th id="109">109</th><td><i> * The current driver only support 16-bit PASID.</i></td></tr>
<tr><th id="110">110</th><td><i> * Currently, hardware only implement upto 16-bit PASID</i></td></tr>
<tr><th id="111">111</th><td><i> * even though the spec says it could have upto 20 bits.</i></td></tr>
<tr><th id="112">112</th><td><i> */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PASID_MASK" data-ref="_M/PASID_MASK">PASID_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* MMIO status bits */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_EVT_INT_MASK" data-ref="_M/MMIO_STATUS_EVT_INT_MASK">MMIO_STATUS_EVT_INT_MASK</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_COM_WAIT_INT_MASK" data-ref="_M/MMIO_STATUS_COM_WAIT_INT_MASK">MMIO_STATUS_COM_WAIT_INT_MASK</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_PPR_INT_MASK" data-ref="_M/MMIO_STATUS_PPR_INT_MASK">MMIO_STATUS_PPR_INT_MASK</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_GALOG_RUN_MASK" data-ref="_M/MMIO_STATUS_GALOG_RUN_MASK">MMIO_STATUS_GALOG_RUN_MASK</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_GALOG_OVERFLOW_MASK" data-ref="_M/MMIO_STATUS_GALOG_OVERFLOW_MASK">MMIO_STATUS_GALOG_OVERFLOW_MASK</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MMIO_STATUS_GALOG_INT_MASK" data-ref="_M/MMIO_STATUS_GALOG_INT_MASK">MMIO_STATUS_GALOG_INT_MASK</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* event logging constants */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/EVENT_ENTRY_SIZE" data-ref="_M/EVENT_ENTRY_SIZE">EVENT_ENTRY_SIZE</dfn>	0x10</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_SHIFT" data-ref="_M/EVENT_TYPE_SHIFT">EVENT_TYPE_SHIFT</dfn>	28</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_MASK" data-ref="_M/EVENT_TYPE_MASK">EVENT_TYPE_MASK</dfn>		0xf</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_ILL_DEV" data-ref="_M/EVENT_TYPE_ILL_DEV">EVENT_TYPE_ILL_DEV</dfn>	0x1</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_IO_FAULT" data-ref="_M/EVENT_TYPE_IO_FAULT">EVENT_TYPE_IO_FAULT</dfn>	0x2</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_DEV_TAB_ERR" data-ref="_M/EVENT_TYPE_DEV_TAB_ERR">EVENT_TYPE_DEV_TAB_ERR</dfn>	0x3</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_PAGE_TAB_ERR" data-ref="_M/EVENT_TYPE_PAGE_TAB_ERR">EVENT_TYPE_PAGE_TAB_ERR</dfn>	0x4</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_ILL_CMD" data-ref="_M/EVENT_TYPE_ILL_CMD">EVENT_TYPE_ILL_CMD</dfn>	0x5</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_CMD_HARD_ERR" data-ref="_M/EVENT_TYPE_CMD_HARD_ERR">EVENT_TYPE_CMD_HARD_ERR</dfn>	0x6</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_IOTLB_INV_TO" data-ref="_M/EVENT_TYPE_IOTLB_INV_TO">EVENT_TYPE_IOTLB_INV_TO</dfn>	0x7</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/EVENT_TYPE_INV_DEV_REQ" data-ref="_M/EVENT_TYPE_INV_DEV_REQ">EVENT_TYPE_INV_DEV_REQ</dfn>	0x8</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/EVENT_DEVID_MASK" data-ref="_M/EVENT_DEVID_MASK">EVENT_DEVID_MASK</dfn>	0xffff</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/EVENT_DEVID_SHIFT" data-ref="_M/EVENT_DEVID_SHIFT">EVENT_DEVID_SHIFT</dfn>	0</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/EVENT_DOMID_MASK" data-ref="_M/EVENT_DOMID_MASK">EVENT_DOMID_MASK</dfn>	0xffff</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/EVENT_DOMID_SHIFT" data-ref="_M/EVENT_DOMID_SHIFT">EVENT_DOMID_SHIFT</dfn>	0</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/EVENT_FLAGS_MASK" data-ref="_M/EVENT_FLAGS_MASK">EVENT_FLAGS_MASK</dfn>	0xfff</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/EVENT_FLAGS_SHIFT" data-ref="_M/EVENT_FLAGS_SHIFT">EVENT_FLAGS_SHIFT</dfn>	0x10</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/* feature control bits */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CONTROL_IOMMU_EN" data-ref="_M/CONTROL_IOMMU_EN">CONTROL_IOMMU_EN</dfn>        0x00ULL</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CONTROL_HT_TUN_EN" data-ref="_M/CONTROL_HT_TUN_EN">CONTROL_HT_TUN_EN</dfn>       0x01ULL</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/CONTROL_EVT_LOG_EN" data-ref="_M/CONTROL_EVT_LOG_EN">CONTROL_EVT_LOG_EN</dfn>      0x02ULL</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CONTROL_EVT_INT_EN" data-ref="_M/CONTROL_EVT_INT_EN">CONTROL_EVT_INT_EN</dfn>      0x03ULL</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CONTROL_COMWAIT_EN" data-ref="_M/CONTROL_COMWAIT_EN">CONTROL_COMWAIT_EN</dfn>      0x04ULL</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CONTROL_INV_TIMEOUT" data-ref="_M/CONTROL_INV_TIMEOUT">CONTROL_INV_TIMEOUT</dfn>	0x05ULL</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CONTROL_PASSPW_EN" data-ref="_M/CONTROL_PASSPW_EN">CONTROL_PASSPW_EN</dfn>       0x08ULL</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CONTROL_RESPASSPW_EN" data-ref="_M/CONTROL_RESPASSPW_EN">CONTROL_RESPASSPW_EN</dfn>    0x09ULL</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CONTROL_COHERENT_EN" data-ref="_M/CONTROL_COHERENT_EN">CONTROL_COHERENT_EN</dfn>     0x0aULL</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CONTROL_ISOC_EN" data-ref="_M/CONTROL_ISOC_EN">CONTROL_ISOC_EN</dfn>         0x0bULL</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CONTROL_CMDBUF_EN" data-ref="_M/CONTROL_CMDBUF_EN">CONTROL_CMDBUF_EN</dfn>       0x0cULL</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CONTROL_PPFLOG_EN" data-ref="_M/CONTROL_PPFLOG_EN">CONTROL_PPFLOG_EN</dfn>       0x0dULL</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/CONTROL_PPFINT_EN" data-ref="_M/CONTROL_PPFINT_EN">CONTROL_PPFINT_EN</dfn>       0x0eULL</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CONTROL_PPR_EN" data-ref="_M/CONTROL_PPR_EN">CONTROL_PPR_EN</dfn>          0x0fULL</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/CONTROL_GT_EN" data-ref="_M/CONTROL_GT_EN">CONTROL_GT_EN</dfn>           0x10ULL</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/CONTROL_GA_EN" data-ref="_M/CONTROL_GA_EN">CONTROL_GA_EN</dfn>           0x11ULL</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CONTROL_GAM_EN" data-ref="_M/CONTROL_GAM_EN">CONTROL_GAM_EN</dfn>          0x19ULL</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/CONTROL_GALOG_EN" data-ref="_M/CONTROL_GALOG_EN">CONTROL_GALOG_EN</dfn>        0x1CULL</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/CONTROL_GAINT_EN" data-ref="_M/CONTROL_GAINT_EN">CONTROL_GAINT_EN</dfn>        0x1DULL</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_MASK" data-ref="_M/CTRL_INV_TO_MASK">CTRL_INV_TO_MASK</dfn>	(7 &lt;&lt; CONTROL_INV_TIMEOUT)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_NONE" data-ref="_M/CTRL_INV_TO_NONE">CTRL_INV_TO_NONE</dfn>	0</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_1MS" data-ref="_M/CTRL_INV_TO_1MS">CTRL_INV_TO_1MS</dfn>		1</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_10MS" data-ref="_M/CTRL_INV_TO_10MS">CTRL_INV_TO_10MS</dfn>	2</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_100MS" data-ref="_M/CTRL_INV_TO_100MS">CTRL_INV_TO_100MS</dfn>	3</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_1S" data-ref="_M/CTRL_INV_TO_1S">CTRL_INV_TO_1S</dfn>		4</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_10S" data-ref="_M/CTRL_INV_TO_10S">CTRL_INV_TO_10S</dfn>		5</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/CTRL_INV_TO_100S" data-ref="_M/CTRL_INV_TO_100S">CTRL_INV_TO_100S</dfn>	6</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* command specific defines */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/CMD_COMPL_WAIT" data-ref="_M/CMD_COMPL_WAIT">CMD_COMPL_WAIT</dfn>          0x01</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_DEV_ENTRY" data-ref="_M/CMD_INV_DEV_ENTRY">CMD_INV_DEV_ENTRY</dfn>       0x02</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IOMMU_PAGES" data-ref="_M/CMD_INV_IOMMU_PAGES">CMD_INV_IOMMU_PAGES</dfn>	0x03</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IOTLB_PAGES" data-ref="_M/CMD_INV_IOTLB_PAGES">CMD_INV_IOTLB_PAGES</dfn>	0x04</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IRT" data-ref="_M/CMD_INV_IRT">CMD_INV_IRT</dfn>		0x05</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/CMD_COMPLETE_PPR" data-ref="_M/CMD_COMPLETE_PPR">CMD_COMPLETE_PPR</dfn>	0x07</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_ALL" data-ref="_M/CMD_INV_ALL">CMD_INV_ALL</dfn>		0x08</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CMD_COMPL_WAIT_STORE_MASK" data-ref="_M/CMD_COMPL_WAIT_STORE_MASK">CMD_COMPL_WAIT_STORE_MASK</dfn>	0x01</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CMD_COMPL_WAIT_INT_MASK" data-ref="_M/CMD_COMPL_WAIT_INT_MASK">CMD_COMPL_WAIT_INT_MASK</dfn>		0x02</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IOMMU_PAGES_SIZE_MASK" data-ref="_M/CMD_INV_IOMMU_PAGES_SIZE_MASK">CMD_INV_IOMMU_PAGES_SIZE_MASK</dfn>	0x01</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IOMMU_PAGES_PDE_MASK" data-ref="_M/CMD_INV_IOMMU_PAGES_PDE_MASK">CMD_INV_IOMMU_PAGES_PDE_MASK</dfn>	0x02</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IOMMU_PAGES_GN_MASK" data-ref="_M/CMD_INV_IOMMU_PAGES_GN_MASK">CMD_INV_IOMMU_PAGES_GN_MASK</dfn>	0x04</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/PPR_STATUS_MASK" data-ref="_M/PPR_STATUS_MASK">PPR_STATUS_MASK</dfn>			0xf</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/PPR_STATUS_SHIFT" data-ref="_M/PPR_STATUS_SHIFT">PPR_STATUS_SHIFT</dfn>		12</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/CMD_INV_IOMMU_ALL_PAGES_ADDRESS" data-ref="_M/CMD_INV_IOMMU_ALL_PAGES_ADDRESS">CMD_INV_IOMMU_ALL_PAGES_ADDRESS</dfn>	0x7fffffffffffffffULL</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* macros and definitions for device table entries */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_VALID" data-ref="_M/DEV_ENTRY_VALID">DEV_ENTRY_VALID</dfn>         0x00</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_TRANSLATION" data-ref="_M/DEV_ENTRY_TRANSLATION">DEV_ENTRY_TRANSLATION</dfn>   0x01</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_IR" data-ref="_M/DEV_ENTRY_IR">DEV_ENTRY_IR</dfn>            0x3d</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_IW" data-ref="_M/DEV_ENTRY_IW">DEV_ENTRY_IW</dfn>            0x3e</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_NO_PAGE_FAULT" data-ref="_M/DEV_ENTRY_NO_PAGE_FAULT">DEV_ENTRY_NO_PAGE_FAULT</dfn>	0x62</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_EX" data-ref="_M/DEV_ENTRY_EX">DEV_ENTRY_EX</dfn>            0x67</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_SYSMGT1" data-ref="_M/DEV_ENTRY_SYSMGT1">DEV_ENTRY_SYSMGT1</dfn>       0x68</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_SYSMGT2" data-ref="_M/DEV_ENTRY_SYSMGT2">DEV_ENTRY_SYSMGT2</dfn>       0x69</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_IRQ_TBL_EN" data-ref="_M/DEV_ENTRY_IRQ_TBL_EN">DEV_ENTRY_IRQ_TBL_EN</dfn>	0x80</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_INIT_PASS" data-ref="_M/DEV_ENTRY_INIT_PASS">DEV_ENTRY_INIT_PASS</dfn>     0xb8</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_EINT_PASS" data-ref="_M/DEV_ENTRY_EINT_PASS">DEV_ENTRY_EINT_PASS</dfn>     0xb9</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_NMI_PASS" data-ref="_M/DEV_ENTRY_NMI_PASS">DEV_ENTRY_NMI_PASS</dfn>      0xba</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_LINT0_PASS" data-ref="_M/DEV_ENTRY_LINT0_PASS">DEV_ENTRY_LINT0_PASS</dfn>    0xbe</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_LINT1_PASS" data-ref="_M/DEV_ENTRY_LINT1_PASS">DEV_ENTRY_LINT1_PASS</dfn>    0xbf</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_MODE_MASK" data-ref="_M/DEV_ENTRY_MODE_MASK">DEV_ENTRY_MODE_MASK</dfn>	0x07</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/DEV_ENTRY_MODE_SHIFT" data-ref="_M/DEV_ENTRY_MODE_SHIFT">DEV_ENTRY_MODE_SHIFT</dfn>	0x09</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MAX_DEV_TABLE_ENTRIES" data-ref="_M/MAX_DEV_TABLE_ENTRIES">MAX_DEV_TABLE_ENTRIES</dfn>	0xffff</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* constants to configure the command buffer */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/CMD_BUFFER_SIZE" data-ref="_M/CMD_BUFFER_SIZE">CMD_BUFFER_SIZE</dfn>    8192</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CMD_BUFFER_UNINITIALIZED" data-ref="_M/CMD_BUFFER_UNINITIALIZED">CMD_BUFFER_UNINITIALIZED</dfn> 1</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CMD_BUFFER_ENTRIES" data-ref="_M/CMD_BUFFER_ENTRIES">CMD_BUFFER_ENTRIES</dfn> 512</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/MMIO_CMD_SIZE_SHIFT" data-ref="_M/MMIO_CMD_SIZE_SHIFT">MMIO_CMD_SIZE_SHIFT</dfn> 56</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/MMIO_CMD_SIZE_512" data-ref="_M/MMIO_CMD_SIZE_512">MMIO_CMD_SIZE_512</dfn> (0x9ULL &lt;&lt; MMIO_CMD_SIZE_SHIFT)</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* constants for event buffer handling */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/EVT_BUFFER_SIZE" data-ref="_M/EVT_BUFFER_SIZE">EVT_BUFFER_SIZE</dfn>		8192 /* 512 entries */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/EVT_LEN_MASK" data-ref="_M/EVT_LEN_MASK">EVT_LEN_MASK</dfn>		(0x9ULL &lt;&lt; 56)</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Constants for PPR Log handling */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/PPR_LOG_ENTRIES" data-ref="_M/PPR_LOG_ENTRIES">PPR_LOG_ENTRIES</dfn>		512</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/PPR_LOG_SIZE_SHIFT" data-ref="_M/PPR_LOG_SIZE_SHIFT">PPR_LOG_SIZE_SHIFT</dfn>	56</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/PPR_LOG_SIZE_512" data-ref="_M/PPR_LOG_SIZE_512">PPR_LOG_SIZE_512</dfn>	(0x9ULL &lt;&lt; PPR_LOG_SIZE_SHIFT)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/PPR_ENTRY_SIZE" data-ref="_M/PPR_ENTRY_SIZE">PPR_ENTRY_SIZE</dfn>		16</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/PPR_LOG_SIZE" data-ref="_M/PPR_LOG_SIZE">PPR_LOG_SIZE</dfn>		(PPR_ENTRY_SIZE * PPR_LOG_ENTRIES)</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/PPR_REQ_TYPE" data-ref="_M/PPR_REQ_TYPE">PPR_REQ_TYPE</dfn>(x)		(((x) &gt;&gt; 60) &amp; 0xfULL)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/PPR_FLAGS" data-ref="_M/PPR_FLAGS">PPR_FLAGS</dfn>(x)		(((x) &gt;&gt; 48) &amp; 0xfffULL)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/PPR_DEVID" data-ref="_M/PPR_DEVID">PPR_DEVID</dfn>(x)		((x) &amp; 0xffffULL)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/PPR_TAG" data-ref="_M/PPR_TAG">PPR_TAG</dfn>(x)		(((x) &gt;&gt; 32) &amp; 0x3ffULL)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/PPR_PASID1" data-ref="_M/PPR_PASID1">PPR_PASID1</dfn>(x)		(((x) &gt;&gt; 16) &amp; 0xffffULL)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/PPR_PASID2" data-ref="_M/PPR_PASID2">PPR_PASID2</dfn>(x)		(((x) &gt;&gt; 42) &amp; 0xfULL)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/PPR_PASID" data-ref="_M/PPR_PASID">PPR_PASID</dfn>(x)		((PPR_PASID2(x) &lt;&lt; 16) | PPR_PASID1(x))</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/PPR_REQ_FAULT" data-ref="_M/PPR_REQ_FAULT">PPR_REQ_FAULT</dfn>		0x01</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/* Constants for GA Log handling */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/GA_LOG_ENTRIES" data-ref="_M/GA_LOG_ENTRIES">GA_LOG_ENTRIES</dfn>		512</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/GA_LOG_SIZE_SHIFT" data-ref="_M/GA_LOG_SIZE_SHIFT">GA_LOG_SIZE_SHIFT</dfn>	56</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/GA_LOG_SIZE_512" data-ref="_M/GA_LOG_SIZE_512">GA_LOG_SIZE_512</dfn>		(0x8ULL &lt;&lt; GA_LOG_SIZE_SHIFT)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/GA_ENTRY_SIZE" data-ref="_M/GA_ENTRY_SIZE">GA_ENTRY_SIZE</dfn>		8</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/GA_LOG_SIZE" data-ref="_M/GA_LOG_SIZE">GA_LOG_SIZE</dfn>		(GA_ENTRY_SIZE * GA_LOG_ENTRIES)</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/GA_TAG" data-ref="_M/GA_TAG">GA_TAG</dfn>(x)		(u32)(x &amp; 0xffffffffULL)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/GA_DEVID" data-ref="_M/GA_DEVID">GA_DEVID</dfn>(x)		(u16)(((x) &gt;&gt; 32) &amp; 0xffffULL)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/GA_REQ_TYPE" data-ref="_M/GA_REQ_TYPE">GA_REQ_TYPE</dfn>(x)		(((x) &gt;&gt; 60) &amp; 0xfULL)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/GA_GUEST_NR" data-ref="_M/GA_GUEST_NR">GA_GUEST_NR</dfn>		0x1</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>/* Bit value definition for dte irq remapping fields*/</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/DTE_IRQ_PHYS_ADDR_MASK" data-ref="_M/DTE_IRQ_PHYS_ADDR_MASK">DTE_IRQ_PHYS_ADDR_MASK</dfn>	(((1ULL &lt;&lt; 45)-1) &lt;&lt; 6)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/DTE_IRQ_REMAP_INTCTL_MASK" data-ref="_M/DTE_IRQ_REMAP_INTCTL_MASK">DTE_IRQ_REMAP_INTCTL_MASK</dfn>	(0x3ULL &lt;&lt; 60)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/DTE_IRQ_TABLE_LEN_MASK" data-ref="_M/DTE_IRQ_TABLE_LEN_MASK">DTE_IRQ_TABLE_LEN_MASK</dfn>	(0xfULL &lt;&lt; 1)</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/DTE_IRQ_REMAP_INTCTL" data-ref="_M/DTE_IRQ_REMAP_INTCTL">DTE_IRQ_REMAP_INTCTL</dfn>    (2ULL &lt;&lt; 60)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/DTE_IRQ_TABLE_LEN" data-ref="_M/DTE_IRQ_TABLE_LEN">DTE_IRQ_TABLE_LEN</dfn>       (8ULL &lt;&lt; 1)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/DTE_IRQ_REMAP_ENABLE" data-ref="_M/DTE_IRQ_REMAP_ENABLE">DTE_IRQ_REMAP_ENABLE</dfn>    1ULL</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_NONE" data-ref="_M/PAGE_MODE_NONE">PAGE_MODE_NONE</dfn>    0x00</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_1_LEVEL" data-ref="_M/PAGE_MODE_1_LEVEL">PAGE_MODE_1_LEVEL</dfn> 0x01</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_2_LEVEL" data-ref="_M/PAGE_MODE_2_LEVEL">PAGE_MODE_2_LEVEL</dfn> 0x02</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_3_LEVEL" data-ref="_M/PAGE_MODE_3_LEVEL">PAGE_MODE_3_LEVEL</dfn> 0x03</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_4_LEVEL" data-ref="_M/PAGE_MODE_4_LEVEL">PAGE_MODE_4_LEVEL</dfn> 0x04</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_5_LEVEL" data-ref="_M/PAGE_MODE_5_LEVEL">PAGE_MODE_5_LEVEL</dfn> 0x05</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/PAGE_MODE_6_LEVEL" data-ref="_M/PAGE_MODE_6_LEVEL">PAGE_MODE_6_LEVEL</dfn> 0x06</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/PM_LEVEL_SHIFT" data-ref="_M/PM_LEVEL_SHIFT">PM_LEVEL_SHIFT</dfn>(x)	(12 + ((x) * 9))</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/PM_LEVEL_SIZE" data-ref="_M/PM_LEVEL_SIZE">PM_LEVEL_SIZE</dfn>(x)	(((x) &lt; 6) ? \</u></td></tr>
<tr><th id="271">271</th><td><u>				  ((1ULL &lt;&lt; PM_LEVEL_SHIFT((x))) - 1): \</u></td></tr>
<tr><th id="272">272</th><td><u>				   (0xffffffffffffffffULL))</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/PM_LEVEL_INDEX" data-ref="_M/PM_LEVEL_INDEX">PM_LEVEL_INDEX</dfn>(x, a)	(((a) &gt;&gt; PM_LEVEL_SHIFT((x))) &amp; 0x1ffULL)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/PM_LEVEL_ENC" data-ref="_M/PM_LEVEL_ENC">PM_LEVEL_ENC</dfn>(x)		(((x) &lt;&lt; 9) &amp; 0xe00ULL)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/PM_LEVEL_PDE" data-ref="_M/PM_LEVEL_PDE">PM_LEVEL_PDE</dfn>(x, a)	((a) | PM_LEVEL_ENC((x)) | \</u></td></tr>
<tr><th id="276">276</th><td><u>				 IOMMU_PTE_PR | IOMMU_PTE_IR | IOMMU_PTE_IW)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/PM_PTE_LEVEL" data-ref="_M/PM_PTE_LEVEL">PM_PTE_LEVEL</dfn>(pte)	(((pte) &gt;&gt; 9) &amp; 0x7ULL)</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/PM_MAP_4k" data-ref="_M/PM_MAP_4k">PM_MAP_4k</dfn>		0</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/PM_ADDR_MASK" data-ref="_M/PM_ADDR_MASK">PM_ADDR_MASK</dfn>		0x000ffffffffff000ULL</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/PM_MAP_MASK" data-ref="_M/PM_MAP_MASK">PM_MAP_MASK</dfn>(lvl)	(PM_ADDR_MASK &amp; \</u></td></tr>
<tr><th id="282">282</th><td><u>				(~((1ULL &lt;&lt; (12 + ((lvl) * 9))) - 1)))</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/PM_ALIGNED" data-ref="_M/PM_ALIGNED">PM_ALIGNED</dfn>(lvl, addr)	((PM_MAP_MASK(lvl) &amp; (addr)) == (addr))</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/*</i></td></tr>
<tr><th id="286">286</th><td><i> * Returns the page table level to use for a given page size</i></td></tr>
<tr><th id="287">287</th><td><i> * Pagesize is expected to be a power-of-two</i></td></tr>
<tr><th id="288">288</th><td><i> */</i></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/PAGE_SIZE_LEVEL" data-ref="_M/PAGE_SIZE_LEVEL">PAGE_SIZE_LEVEL</dfn>(pagesize) \</u></td></tr>
<tr><th id="290">290</th><td><u>		((__ffs(pagesize) - 12) / 9)</u></td></tr>
<tr><th id="291">291</th><td><i>/*</i></td></tr>
<tr><th id="292">292</th><td><i> * Returns the number of ptes to use for a given page size</i></td></tr>
<tr><th id="293">293</th><td><i> * Pagesize is expected to be a power-of-two</i></td></tr>
<tr><th id="294">294</th><td><i> */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/PAGE_SIZE_PTE_COUNT" data-ref="_M/PAGE_SIZE_PTE_COUNT">PAGE_SIZE_PTE_COUNT</dfn>(pagesize) \</u></td></tr>
<tr><th id="296">296</th><td><u>		(1ULL &lt;&lt; ((__ffs(pagesize) - 12) % 9))</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/*</i></td></tr>
<tr><th id="299">299</th><td><i> * Aligns a given io-virtual address to a given page size</i></td></tr>
<tr><th id="300">300</th><td><i> * Pagesize is expected to be a power-of-two</i></td></tr>
<tr><th id="301">301</th><td><i> */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/PAGE_SIZE_ALIGN" data-ref="_M/PAGE_SIZE_ALIGN">PAGE_SIZE_ALIGN</dfn>(address, pagesize) \</u></td></tr>
<tr><th id="303">303</th><td><u>		((address) &amp; ~((pagesize) - 1))</u></td></tr>
<tr><th id="304">304</th><td><i>/*</i></td></tr>
<tr><th id="305">305</th><td><i> * Creates an IOMMU PTE for an address and a given pagesize</i></td></tr>
<tr><th id="306">306</th><td><i> * The PTE has no permission bits set</i></td></tr>
<tr><th id="307">307</th><td><i> * Pagesize is expected to be a power-of-two larger than 4096</i></td></tr>
<tr><th id="308">308</th><td><i> */</i></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/PAGE_SIZE_PTE" data-ref="_M/PAGE_SIZE_PTE">PAGE_SIZE_PTE</dfn>(address, pagesize)		\</u></td></tr>
<tr><th id="310">310</th><td><u>		(((address) | ((pagesize) - 1)) &amp;	\</u></td></tr>
<tr><th id="311">311</th><td><u>		 (~(pagesize &gt;&gt; 1)) &amp; PM_ADDR_MASK)</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/*</i></td></tr>
<tr><th id="314">314</th><td><i> * Takes a PTE value with mode=0x07 and returns the page size it maps</i></td></tr>
<tr><th id="315">315</th><td><i> */</i></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/PTE_PAGE_SIZE" data-ref="_M/PTE_PAGE_SIZE">PTE_PAGE_SIZE</dfn>(pte) \</u></td></tr>
<tr><th id="317">317</th><td><u>	(1ULL &lt;&lt; (1 + ffz(((pte) | 0xfffULL))))</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>/*</i></td></tr>
<tr><th id="320">320</th><td><i> * Takes a page-table level and returns the default page-size for this level</i></td></tr>
<tr><th id="321">321</th><td><i> */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/PTE_LEVEL_PAGE_SIZE" data-ref="_M/PTE_LEVEL_PAGE_SIZE">PTE_LEVEL_PAGE_SIZE</dfn>(level)			\</u></td></tr>
<tr><th id="323">323</th><td><u>	(1ULL &lt;&lt; (12 + (9 * (level))))</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/*</i></td></tr>
<tr><th id="326">326</th><td><i> * Bit value definition for I/O PTE fields</i></td></tr>
<tr><th id="327">327</th><td><i> */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_PR" data-ref="_M/IOMMU_PTE_PR">IOMMU_PTE_PR</dfn> (1ULL &lt;&lt; 0)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_U" data-ref="_M/IOMMU_PTE_U">IOMMU_PTE_U</dfn>  (1ULL &lt;&lt; 59)</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_FC" data-ref="_M/IOMMU_PTE_FC">IOMMU_PTE_FC</dfn> (1ULL &lt;&lt; 60)</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_IR" data-ref="_M/IOMMU_PTE_IR">IOMMU_PTE_IR</dfn> (1ULL &lt;&lt; 61)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_IW" data-ref="_M/IOMMU_PTE_IW">IOMMU_PTE_IW</dfn> (1ULL &lt;&lt; 62)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/*</i></td></tr>
<tr><th id="335">335</th><td><i> * Bit value definition for DTE fields</i></td></tr>
<tr><th id="336">336</th><td><i> */</i></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_V" data-ref="_M/DTE_FLAG_V">DTE_FLAG_V</dfn>  (1ULL &lt;&lt; 0)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_TV" data-ref="_M/DTE_FLAG_TV">DTE_FLAG_TV</dfn> (1ULL &lt;&lt; 1)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_IR" data-ref="_M/DTE_FLAG_IR">DTE_FLAG_IR</dfn> (1ULL &lt;&lt; 61)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_IW" data-ref="_M/DTE_FLAG_IW">DTE_FLAG_IW</dfn> (1ULL &lt;&lt; 62)</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_IOTLB" data-ref="_M/DTE_FLAG_IOTLB">DTE_FLAG_IOTLB</dfn>	(1ULL &lt;&lt; 32)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_GV" data-ref="_M/DTE_FLAG_GV">DTE_FLAG_GV</dfn>	(1ULL &lt;&lt; 55)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/DTE_FLAG_MASK" data-ref="_M/DTE_FLAG_MASK">DTE_FLAG_MASK</dfn>	(0x3ffULL &lt;&lt; 32)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/DTE_GLX_SHIFT" data-ref="_M/DTE_GLX_SHIFT">DTE_GLX_SHIFT</dfn>	(56)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/DTE_GLX_MASK" data-ref="_M/DTE_GLX_MASK">DTE_GLX_MASK</dfn>	(3)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/DEV_DOMID_MASK" data-ref="_M/DEV_DOMID_MASK">DEV_DOMID_MASK</dfn>	0xffffULL</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_VAL_A" data-ref="_M/DTE_GCR3_VAL_A">DTE_GCR3_VAL_A</dfn>(x)	(((x) &gt;&gt; 12) &amp; 0x00007ULL)</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_VAL_B" data-ref="_M/DTE_GCR3_VAL_B">DTE_GCR3_VAL_B</dfn>(x)	(((x) &gt;&gt; 15) &amp; 0x0ffffULL)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_VAL_C" data-ref="_M/DTE_GCR3_VAL_C">DTE_GCR3_VAL_C</dfn>(x)	(((x) &gt;&gt; 31) &amp; 0xfffffULL)</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_INDEX_A" data-ref="_M/DTE_GCR3_INDEX_A">DTE_GCR3_INDEX_A</dfn>	0</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_INDEX_B" data-ref="_M/DTE_GCR3_INDEX_B">DTE_GCR3_INDEX_B</dfn>	1</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_INDEX_C" data-ref="_M/DTE_GCR3_INDEX_C">DTE_GCR3_INDEX_C</dfn>	1</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_SHIFT_A" data-ref="_M/DTE_GCR3_SHIFT_A">DTE_GCR3_SHIFT_A</dfn>	58</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_SHIFT_B" data-ref="_M/DTE_GCR3_SHIFT_B">DTE_GCR3_SHIFT_B</dfn>	16</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/DTE_GCR3_SHIFT_C" data-ref="_M/DTE_GCR3_SHIFT_C">DTE_GCR3_SHIFT_C</dfn>	43</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/GCR3_VALID" data-ref="_M/GCR3_VALID">GCR3_VALID</dfn>		0x01ULL</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PAGE_MASK" data-ref="_M/IOMMU_PAGE_MASK">IOMMU_PAGE_MASK</dfn> (((1ULL &lt;&lt; 52) - 1) &amp; ~0xfffULL)</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_PRESENT" data-ref="_M/IOMMU_PTE_PRESENT">IOMMU_PTE_PRESENT</dfn>(pte) ((pte) &amp; IOMMU_PTE_PR)</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_PAGE" data-ref="_M/IOMMU_PTE_PAGE">IOMMU_PTE_PAGE</dfn>(pte) (iommu_phys_to_virt((pte) &amp; IOMMU_PAGE_MASK))</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PTE_MODE" data-ref="_M/IOMMU_PTE_MODE">IOMMU_PTE_MODE</dfn>(pte) (((pte) &gt;&gt; 9) &amp; 0x07)</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PROT_MASK" data-ref="_M/IOMMU_PROT_MASK">IOMMU_PROT_MASK</dfn> 0x03</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PROT_IR" data-ref="_M/IOMMU_PROT_IR">IOMMU_PROT_IR</dfn> 0x01</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/IOMMU_PROT_IW" data-ref="_M/IOMMU_PROT_IW">IOMMU_PROT_IW</dfn> 0x02</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* IOMMU capabilities */</i></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/IOMMU_CAP_IOTLB" data-ref="_M/IOMMU_CAP_IOTLB">IOMMU_CAP_IOTLB</dfn>   24</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/IOMMU_CAP_NPCACHE" data-ref="_M/IOMMU_CAP_NPCACHE">IOMMU_CAP_NPCACHE</dfn> 26</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/IOMMU_CAP_EFR" data-ref="_M/IOMMU_CAP_EFR">IOMMU_CAP_EFR</dfn>     27</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* IOMMU Feature Reporting Field (for IVHD type 10h */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/IOMMU_FEAT_GASUP_SHIFT" data-ref="_M/IOMMU_FEAT_GASUP_SHIFT">IOMMU_FEAT_GASUP_SHIFT</dfn>	6</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* IOMMU Extended Feature Register (EFR) */</i></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/IOMMU_EFR_GASUP_SHIFT" data-ref="_M/IOMMU_EFR_GASUP_SHIFT">IOMMU_EFR_GASUP_SHIFT</dfn>	7</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/MAX_DOMAIN_ID" data-ref="_M/MAX_DOMAIN_ID">MAX_DOMAIN_ID</dfn> 65536</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>/* Protection domain flags */</i></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/PD_DMA_OPS_MASK" data-ref="_M/PD_DMA_OPS_MASK">PD_DMA_OPS_MASK</dfn>		(1UL &lt;&lt; 0) /* domain used for dma_ops */</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/PD_DEFAULT_MASK" data-ref="_M/PD_DEFAULT_MASK">PD_DEFAULT_MASK</dfn>		(1UL &lt;&lt; 1) /* domain is a default dma_ops</u></td></tr>
<tr><th id="388">388</th><td><u>					      domain for an IOMMU */</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/PD_PASSTHROUGH_MASK" data-ref="_M/PD_PASSTHROUGH_MASK">PD_PASSTHROUGH_MASK</dfn>	(1UL &lt;&lt; 2) /* domain has no page</u></td></tr>
<tr><th id="390">390</th><td><u>					      translation */</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/PD_IOMMUV2_MASK" data-ref="_M/PD_IOMMUV2_MASK">PD_IOMMUV2_MASK</dfn>		(1UL &lt;&lt; 3) /* domain has gcr3 table */</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_dump" title='amd_iommu_dump' data-ref="amd_iommu_dump">amd_iommu_dump</dfn>;</td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/DUMP_printk" data-ref="_M/DUMP_printk">DUMP_printk</dfn>(format, arg...)					\</u></td></tr>
<tr><th id="395">395</th><td><u>	do {								\</u></td></tr>
<tr><th id="396">396</th><td><u>		if (amd_iommu_dump)						\</u></td></tr>
<tr><th id="397">397</th><td><u>			printk(KERN_INFO "AMD-Vi: " format, ## arg);	\</u></td></tr>
<tr><th id="398">398</th><td><u>	} while(0);</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/* global flag if IOMMUs cache non-present entries */</i></td></tr>
<tr><th id="401">401</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_np_cache" title='amd_iommu_np_cache' data-ref="amd_iommu_np_cache">amd_iommu_np_cache</dfn>;</td></tr>
<tr><th id="402">402</th><td><i>/* Only true if all IOMMUs support device IOTLBs */</i></td></tr>
<tr><th id="403">403</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_iotlb_sup" title='amd_iommu_iotlb_sup' data-ref="amd_iommu_iotlb_sup">amd_iommu_iotlb_sup</dfn>;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/MAX_IRQS_PER_TABLE" data-ref="_M/MAX_IRQS_PER_TABLE">MAX_IRQS_PER_TABLE</dfn>	256</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/IRQ_TABLE_ALIGNMENT" data-ref="_M/IRQ_TABLE_ALIGNMENT">IRQ_TABLE_ALIGNMENT</dfn>	128</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><b>struct</b> <dfn class="type def" id="irq_remap_table" title='irq_remap_table' data-ref="irq_remap_table">irq_remap_table</dfn> {</td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> <dfn class="decl field" id="irq_remap_table::lock" title='irq_remap_table::lock' data-ref="irq_remap_table::lock">lock</dfn>;</td></tr>
<tr><th id="410">410</th><td>	<em>unsigned</em> <dfn class="decl field" id="irq_remap_table::min_index" title='irq_remap_table::min_index' data-ref="irq_remap_table::min_index">min_index</dfn>;</td></tr>
<tr><th id="411">411</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="decl field" id="irq_remap_table::table" title='irq_remap_table::table' data-ref="irq_remap_table::table">table</dfn>;</td></tr>
<tr><th id="412">412</th><td>};</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><b>extern</b> <b>struct</b> <a class="type" href="#irq_remap_table" title='irq_remap_table' data-ref="irq_remap_table">irq_remap_table</a> **<dfn class="decl" id="irq_lookup_table" title='irq_lookup_table' data-ref="irq_lookup_table">irq_lookup_table</dfn>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* Interrupt remapping feature used? */</i></td></tr>
<tr><th id="417">417</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_irq_remap" title='amd_iommu_irq_remap' data-ref="amd_iommu_irq_remap">amd_iommu_irq_remap</dfn>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* kmem_cache to get tables with 128 byte alignement */</i></td></tr>
<tr><th id="420">420</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/kasan.h.html#kmem_cache" title='kmem_cache' data-ref="kmem_cache">kmem_cache</a> *<dfn class="decl" id="amd_iommu_irq_cache" title='amd_iommu_irq_cache' data-ref="amd_iommu_irq_cache">amd_iommu_irq_cache</dfn>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/*</i></td></tr>
<tr><th id="423">423</th><td><i> * Make iterating over all IOMMUs easier</i></td></tr>
<tr><th id="424">424</th><td><i> */</i></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/for_each_iommu" data-ref="_M/for_each_iommu">for_each_iommu</dfn>(iommu) \</u></td></tr>
<tr><th id="426">426</th><td><u>	list_for_each_entry((iommu), &amp;amd_iommu_list, list)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/for_each_iommu_safe" data-ref="_M/for_each_iommu_safe">for_each_iommu_safe</dfn>(iommu, next) \</u></td></tr>
<tr><th id="428">428</th><td><u>	list_for_each_entry_safe((iommu), (next), &amp;amd_iommu_list, list)</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/APERTURE_RANGE_SHIFT" data-ref="_M/APERTURE_RANGE_SHIFT">APERTURE_RANGE_SHIFT</dfn>	27	/* 128 MB */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/APERTURE_RANGE_SIZE" data-ref="_M/APERTURE_RANGE_SIZE">APERTURE_RANGE_SIZE</dfn>	(1ULL &lt;&lt; APERTURE_RANGE_SHIFT)</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/APERTURE_RANGE_PAGES" data-ref="_M/APERTURE_RANGE_PAGES">APERTURE_RANGE_PAGES</dfn>	(APERTURE_RANGE_SIZE &gt;&gt; PAGE_SHIFT)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/APERTURE_MAX_RANGES" data-ref="_M/APERTURE_MAX_RANGES">APERTURE_MAX_RANGES</dfn>	32	/* allows 4GB of DMA address space */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/APERTURE_RANGE_INDEX" data-ref="_M/APERTURE_RANGE_INDEX">APERTURE_RANGE_INDEX</dfn>(a)	((a) &gt;&gt; APERTURE_RANGE_SHIFT)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/APERTURE_PAGE_INDEX" data-ref="_M/APERTURE_PAGE_INDEX">APERTURE_PAGE_INDEX</dfn>(a)	(((a) &gt;&gt; 21) &amp; 0x3fULL)</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i>/*</i></td></tr>
<tr><th id="439">439</th><td><i> * This struct is used to pass information about</i></td></tr>
<tr><th id="440">440</th><td><i> * incoming PPR faults around.</i></td></tr>
<tr><th id="441">441</th><td><i> */</i></td></tr>
<tr><th id="442">442</th><td><b>struct</b> <dfn class="type def" id="amd_iommu_fault" title='amd_iommu_fault' data-ref="amd_iommu_fault">amd_iommu_fault</dfn> {</td></tr>
<tr><th id="443">443</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="amd_iommu_fault::address" title='amd_iommu_fault::address' data-ref="amd_iommu_fault::address">address</dfn>;    <i>/* IO virtual address of the fault*/</i></td></tr>
<tr><th id="444">444</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu_fault::pasid" title='amd_iommu_fault::pasid' data-ref="amd_iommu_fault::pasid">pasid</dfn>;      <i>/* Address space identifier */</i></td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="amd_iommu_fault::device_id" title='amd_iommu_fault::device_id' data-ref="amd_iommu_fault::device_id">device_id</dfn>;  <i>/* Originating PCI device id */</i></td></tr>
<tr><th id="446">446</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="amd_iommu_fault::tag" title='amd_iommu_fault::tag' data-ref="amd_iommu_fault::tag">tag</dfn>;        <i>/* PPR tag */</i></td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="amd_iommu_fault::flags" title='amd_iommu_fault::flags' data-ref="amd_iommu_fault::flags">flags</dfn>;      <i>/* Fault flags */</i></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><b>struct</b> <a class="type" href="../../include/linux/iommu.h.html#iommu_domain" title='iommu_domain' data-ref="iommu_domain" id="iommu_domain">iommu_domain</a>;</td></tr>
<tr><th id="453">453</th><td><b>struct</b> <a class="type" href="../../include/linux/irqdomain.h.html#irq_domain" title='irq_domain' data-ref="irq_domain" id="irq_domain">irq_domain</a>;</td></tr>
<tr><th id="454">454</th><td><b>struct</b> <a class="type" href="#amd_irte_ops" title='amd_irte_ops' data-ref="amd_irte_ops">amd_irte_ops</a>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/AMD_IOMMU_FLAG_TRANS_PRE_ENABLED" data-ref="_M/AMD_IOMMU_FLAG_TRANS_PRE_ENABLED">AMD_IOMMU_FLAG_TRANS_PRE_ENABLED</dfn>      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i>/*</i></td></tr>
<tr><th id="459">459</th><td><i> * This structure contains generic data for  IOMMU protection domains</i></td></tr>
<tr><th id="460">460</th><td><i> * independent of their use.</i></td></tr>
<tr><th id="461">461</th><td><i> */</i></td></tr>
<tr><th id="462">462</th><td><b>struct</b> <dfn class="type def" id="protection_domain" title='protection_domain' data-ref="protection_domain">protection_domain</dfn> {</td></tr>
<tr><th id="463">463</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="protection_domain::list" title='protection_domain::list' data-ref="protection_domain::list">list</dfn>;  <i>/* for list of all protection domains */</i></td></tr>
<tr><th id="464">464</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="protection_domain::dev_list" title='protection_domain::dev_list' data-ref="protection_domain::dev_list">dev_list</dfn>; <i>/* List of all devices in this domain */</i></td></tr>
<tr><th id="465">465</th><td>	<b>struct</b> <a class="type" href="../../include/linux/iommu.h.html#iommu_domain" title='iommu_domain' data-ref="iommu_domain">iommu_domain</a> <dfn class="decl field" id="protection_domain::domain" title='protection_domain::domain' data-ref="protection_domain::domain">domain</dfn>; <i>/* generic domain handle used by</i></td></tr>
<tr><th id="466">466</th><td><i>				       iommu core code */</i></td></tr>
<tr><th id="467">467</th><td>	<a class="typedef" href="../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> <dfn class="decl field" id="protection_domain::lock" title='protection_domain::lock' data-ref="protection_domain::lock">lock</dfn>;	<i>/* mostly used to lock the page table*/</i></td></tr>
<tr><th id="468">468</th><td>	<b>struct</b> <a class="type" href="../../include/linux/mutex.h.html#mutex" title='mutex' data-ref="mutex">mutex</a> <dfn class="decl field" id="protection_domain::api_lock" title='protection_domain::api_lock' data-ref="protection_domain::api_lock">api_lock</dfn>;	<i>/* protect page tables in the iommu-api path */</i></td></tr>
<tr><th id="469">469</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="protection_domain::id" title='protection_domain::id' data-ref="protection_domain::id">id</dfn>;			<i>/* the domain id written to the device table */</i></td></tr>
<tr><th id="470">470</th><td>	<em>int</em> <dfn class="decl field" id="protection_domain::mode" title='protection_domain::mode' data-ref="protection_domain::mode">mode</dfn>;		<i>/* paging mode (0-6 levels) */</i></td></tr>
<tr><th id="471">471</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> *<dfn class="decl field" id="protection_domain::pt_root" title='protection_domain::pt_root' data-ref="protection_domain::pt_root">pt_root</dfn>;		<i>/* page table root pointer */</i></td></tr>
<tr><th id="472">472</th><td>	<em>int</em> <dfn class="decl field" id="protection_domain::glx" title='protection_domain::glx' data-ref="protection_domain::glx">glx</dfn>;		<i>/* Number of levels for GCR3 table */</i></td></tr>
<tr><th id="473">473</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> *<dfn class="decl field" id="protection_domain::gcr3_tbl" title='protection_domain::gcr3_tbl' data-ref="protection_domain::gcr3_tbl">gcr3_tbl</dfn>;		<i>/* Guest CR3 table */</i></td></tr>
<tr><th id="474">474</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="protection_domain::flags" title='protection_domain::flags' data-ref="protection_domain::flags">flags</dfn>;	<i>/* flags to find out type of domain */</i></td></tr>
<tr><th id="475">475</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="protection_domain::updated" title='protection_domain::updated' data-ref="protection_domain::updated">updated</dfn>;		<i>/* complete domain flush required */</i></td></tr>
<tr><th id="476">476</th><td>	<em>unsigned</em> <dfn class="decl field" id="protection_domain::dev_cnt" title='protection_domain::dev_cnt' data-ref="protection_domain::dev_cnt">dev_cnt</dfn>;	<i>/* devices assigned to this domain */</i></td></tr>
<tr><th id="477">477</th><td>	<em>unsigned</em> <dfn class="decl field" id="protection_domain::dev_iommu" title='protection_domain::dev_iommu' data-ref="protection_domain::dev_iommu">dev_iommu</dfn>[<a class="macro" href="#34" title="32" data-ref="_M/MAX_IOMMUS">MAX_IOMMUS</a>]; <i>/* per-IOMMU reference count */</i></td></tr>
<tr><th id="478">478</th><td>};</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>/*</i></td></tr>
<tr><th id="481">481</th><td><i> * Structure where we save information about one hardware AMD IOMMU in the</i></td></tr>
<tr><th id="482">482</th><td><i> * system.</i></td></tr>
<tr><th id="483">483</th><td><i> */</i></td></tr>
<tr><th id="484">484</th><td><b>struct</b> <dfn class="type def" id="amd_iommu" title='amd_iommu' data-ref="amd_iommu">amd_iommu</dfn> {</td></tr>
<tr><th id="485">485</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="amd_iommu::list" title='amd_iommu::list' data-ref="amd_iommu::list">list</dfn>;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>	<i>/* Index within the IOMMU array */</i></td></tr>
<tr><th id="488">488</th><td>	<em>int</em> <dfn class="decl field" id="amd_iommu::index" title='amd_iommu::index' data-ref="amd_iommu::index">index</dfn>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>	<i>/* locks the accesses to the hardware */</i></td></tr>
<tr><th id="491">491</th><td>	<a class="typedef" href="../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> <dfn class="decl field" id="amd_iommu::lock" title='amd_iommu::lock' data-ref="amd_iommu::lock">lock</dfn>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>	<i>/* Pointer to PCI device of this IOMMU */</i></td></tr>
<tr><th id="494">494</th><td>	<b>struct</b> <a class="type" href="../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="decl field" id="amd_iommu::dev" title='amd_iommu::dev' data-ref="amd_iommu::dev">dev</dfn>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>	<i>/* Cache pdev to root device for resume quirks */</i></td></tr>
<tr><th id="497">497</th><td>	<b>struct</b> <a class="type" href="../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="decl field" id="amd_iommu::root_pdev" title='amd_iommu::root_pdev' data-ref="amd_iommu::root_pdev">root_pdev</dfn>;</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>	<i>/* physical address of MMIO space */</i></td></tr>
<tr><th id="500">500</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="amd_iommu::mmio_phys" title='amd_iommu::mmio_phys' data-ref="amd_iommu::mmio_phys">mmio_phys</dfn>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>	<i>/* physical end address of MMIO space */</i></td></tr>
<tr><th id="503">503</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="amd_iommu::mmio_phys_end" title='amd_iommu::mmio_phys_end' data-ref="amd_iommu::mmio_phys_end">mmio_phys_end</dfn>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>	<i>/* virtual address of MMIO space */</i></td></tr>
<tr><th id="506">506</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <a class="macro" href="../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="amd_iommu::mmio_base" title='amd_iommu::mmio_base' data-ref="amd_iommu::mmio_base">mmio_base</dfn>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>	<i>/* capabilities of that IOMMU read from ACPI */</i></td></tr>
<tr><th id="509">509</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::cap" title='amd_iommu::cap' data-ref="amd_iommu::cap">cap</dfn>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>	<i>/* flags read from acpi table */</i></td></tr>
<tr><th id="512">512</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="amd_iommu::acpi_flags" title='amd_iommu::acpi_flags' data-ref="amd_iommu::acpi_flags">acpi_flags</dfn>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>	<i>/* Extended features */</i></td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="amd_iommu::features" title='amd_iommu::features' data-ref="amd_iommu::features">features</dfn>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	<i>/* IOMMUv2 */</i></td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="amd_iommu::is_iommu_v2" title='amd_iommu::is_iommu_v2' data-ref="amd_iommu::is_iommu_v2">is_iommu_v2</dfn>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>	<i>/* PCI device id of the IOMMU device */</i></td></tr>
<tr><th id="521">521</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="amd_iommu::devid" title='amd_iommu::devid' data-ref="amd_iommu::devid">devid</dfn>;</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>	<i>/*</i></td></tr>
<tr><th id="524">524</th><td><i>	 * Capability pointer. There could be more than one IOMMU per PCI</i></td></tr>
<tr><th id="525">525</th><td><i>	 * device function if there are more than one AMD IOMMU capability</i></td></tr>
<tr><th id="526">526</th><td><i>	 * pointers.</i></td></tr>
<tr><th id="527">527</th><td><i>	 */</i></td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="amd_iommu::cap_ptr" title='amd_iommu::cap_ptr' data-ref="amd_iommu::cap_ptr">cap_ptr</dfn>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>	<i>/* pci domain of this IOMMU */</i></td></tr>
<tr><th id="531">531</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="amd_iommu::pci_seg" title='amd_iommu::pci_seg' data-ref="amd_iommu::pci_seg">pci_seg</dfn>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	<i>/* start of exclusion range of that IOMMU */</i></td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="amd_iommu::exclusion_start" title='amd_iommu::exclusion_start' data-ref="amd_iommu::exclusion_start">exclusion_start</dfn>;</td></tr>
<tr><th id="535">535</th><td>	<i>/* length of exclusion range of that IOMMU */</i></td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="amd_iommu::exclusion_length" title='amd_iommu::exclusion_length' data-ref="amd_iommu::exclusion_length">exclusion_length</dfn>;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>	<i>/* command buffer virtual address */</i></td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="decl field" id="amd_iommu::cmd_buf" title='amd_iommu::cmd_buf' data-ref="amd_iommu::cmd_buf">cmd_buf</dfn>;</td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::cmd_buf_head" title='amd_iommu::cmd_buf_head' data-ref="amd_iommu::cmd_buf_head">cmd_buf_head</dfn>;</td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::cmd_buf_tail" title='amd_iommu::cmd_buf_tail' data-ref="amd_iommu::cmd_buf_tail">cmd_buf_tail</dfn>;</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>	<i>/* event buffer virtual address */</i></td></tr>
<tr><th id="544">544</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="decl field" id="amd_iommu::evt_buf" title='amd_iommu::evt_buf' data-ref="amd_iommu::evt_buf">evt_buf</dfn>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>	<i>/* Base of the PPR log, if present */</i></td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="decl field" id="amd_iommu::ppr_log" title='amd_iommu::ppr_log' data-ref="amd_iommu::ppr_log">ppr_log</dfn>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>	<i>/* Base of the GA log, if present */</i></td></tr>
<tr><th id="550">550</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="decl field" id="amd_iommu::ga_log" title='amd_iommu::ga_log' data-ref="amd_iommu::ga_log">ga_log</dfn>;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>	<i>/* Tail of the GA log, if present */</i></td></tr>
<tr><th id="553">553</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="decl field" id="amd_iommu::ga_log_tail" title='amd_iommu::ga_log_tail' data-ref="amd_iommu::ga_log_tail">ga_log_tail</dfn>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>	<i>/* true if interrupts for this IOMMU are already enabled */</i></td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="amd_iommu::int_enabled" title='amd_iommu::int_enabled' data-ref="amd_iommu::int_enabled">int_enabled</dfn>;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>	<i>/* if one, we need to send a completion wait command */</i></td></tr>
<tr><th id="559">559</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="amd_iommu::need_sync" title='amd_iommu::need_sync' data-ref="amd_iommu::need_sync">need_sync</dfn>;</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>	<i>/* Handle for IOMMU core code */</i></td></tr>
<tr><th id="562">562</th><td>	<b>struct</b> <a class="type" href="../../include/linux/iommu.h.html#iommu_device" title='iommu_device' data-ref="iommu_device">iommu_device</a> <dfn class="decl field" id="amd_iommu::iommu" title='amd_iommu::iommu' data-ref="amd_iommu::iommu">iommu</dfn>;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>	<i>/*</i></td></tr>
<tr><th id="565">565</th><td><i>	 * We can't rely on the BIOS to restore all values on reinit, so we</i></td></tr>
<tr><th id="566">566</th><td><i>	 * need to stash them</i></td></tr>
<tr><th id="567">567</th><td><i>	 */</i></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>	<i>/* The iommu BAR */</i></td></tr>
<tr><th id="570">570</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::stored_addr_lo" title='amd_iommu::stored_addr_lo' data-ref="amd_iommu::stored_addr_lo">stored_addr_lo</dfn>;</td></tr>
<tr><th id="571">571</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::stored_addr_hi" title='amd_iommu::stored_addr_hi' data-ref="amd_iommu::stored_addr_hi">stored_addr_hi</dfn>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>	<i>/*</i></td></tr>
<tr><th id="574">574</th><td><i>	 * Each iommu has 6 l1s, each of which is documented as having 0x12</i></td></tr>
<tr><th id="575">575</th><td><i>	 * registers</i></td></tr>
<tr><th id="576">576</th><td><i>	 */</i></td></tr>
<tr><th id="577">577</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::stored_l1" title='amd_iommu::stored_l1' data-ref="amd_iommu::stored_l1">stored_l1</dfn>[<var>6</var>][<var>0x12</var>];</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>	<i>/* The l2 indirect registers */</i></td></tr>
<tr><th id="580">580</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::stored_l2" title='amd_iommu::stored_l2' data-ref="amd_iommu::stored_l2">stored_l2</dfn>[<var>0x83</var>];</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>	<i>/* The maximum PC banks and counters/bank (PCSup=1) */</i></td></tr>
<tr><th id="583">583</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="amd_iommu::max_banks" title='amd_iommu::max_banks' data-ref="amd_iommu::max_banks">max_banks</dfn>;</td></tr>
<tr><th id="584">584</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="amd_iommu::max_counters" title='amd_iommu::max_counters' data-ref="amd_iommu::max_counters">max_counters</dfn>;</td></tr>
<tr><th id="585">585</th><td><u>#<span data-ppcond="585">ifdef</span> <a class="macro" href="../../include/generated/autoconf.h.html#269" data-ref="_M/CONFIG_IRQ_REMAP">CONFIG_IRQ_REMAP</a></u></td></tr>
<tr><th id="586">586</th><td>	<b>struct</b> <a class="type" href="../../include/linux/irqdomain.h.html#irq_domain" title='irq_domain' data-ref="irq_domain">irq_domain</a> *<dfn class="decl field" id="amd_iommu::ir_domain" title='amd_iommu::ir_domain' data-ref="amd_iommu::ir_domain">ir_domain</dfn>;</td></tr>
<tr><th id="587">587</th><td>	<b>struct</b> <a class="type" href="../../include/linux/irqdomain.h.html#irq_domain" title='irq_domain' data-ref="irq_domain">irq_domain</a> *<dfn class="decl field" id="amd_iommu::msi_domain" title='amd_iommu::msi_domain' data-ref="amd_iommu::msi_domain">msi_domain</dfn>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>	<b>struct</b> <a class="type" href="#amd_irte_ops" title='amd_irte_ops' data-ref="amd_irte_ops">amd_irte_ops</a> *<dfn class="decl field" id="amd_iommu::irte_ops" title='amd_iommu::irte_ops' data-ref="amd_iommu::irte_ops">irte_ops</dfn>;</td></tr>
<tr><th id="590">590</th><td><u>#<span data-ppcond="585">endif</span></u></td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_iommu::flags" title='amd_iommu::flags' data-ref="amd_iommu::flags">flags</dfn>;</td></tr>
<tr><th id="593">593</th><td>	<em>volatile</em> <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <a class="macro" href="../../include/linux/compiler-gcc.h.html#142" title="__attribute__((aligned(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>) <dfn class="decl field" id="amd_iommu::cmd_sem" title='amd_iommu::cmd_sem' data-ref="amd_iommu::cmd_sem">cmd_sem</dfn>;</td></tr>
<tr><th id="594">594</th><td>};</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><em>static</em> <a class="macro" href="../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#amd_iommu" title='amd_iommu' data-ref="amd_iommu">amd_iommu</a> *<dfn class="decl def fn" id="dev_to_amd_iommu" title='dev_to_amd_iommu' data-ref="dev_to_amd_iommu">dev_to_amd_iommu</dfn>(<b>struct</b> <a class="type" href="../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col3 decl" id="323dev" title='dev' data-type='struct device *' data-ref="323dev">dev</dfn>)</td></tr>
<tr><th id="597">597</th><td>{</td></tr>
<tr><th id="598">598</th><td>	<b>struct</b> <a class="type" href="../../include/linux/iommu.h.html#iommu_device" title='iommu_device' data-ref="iommu_device">iommu_device</a> *<dfn class="local col4 decl" id="324iommu" title='iommu' data-type='struct iommu_device *' data-ref="324iommu">iommu</dfn> = <a class="ref fn" href="../../include/linux/iommu.h.html#dev_to_iommu_device" title='dev_to_iommu_device' data-ref="dev_to_iommu_device">dev_to_iommu_device</a>(<a class="local col3 ref" href="#323dev" title='dev' data-ref="323dev">dev</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>	<b>return</b> <a class="macro" href="../../include/linux/kernel.h.html#927" title="({ void *__mptr = (void *)(iommu); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*(iommu)), typeof(((struct amd_iommu *)0)-&gt;iommu)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(iommu)), typeof(void)))); extern void __compiletime_assert_600(void) ; if (__cond) __compiletime_assert_600(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((struct amd_iommu *)(__mptr - __builtin_offsetof(struct amd_iommu, iommu))); })" data-ref="_M/container_of">container_of</a>(<a class="local col4 ref" href="#324iommu" title='iommu' data-ref="324iommu">iommu</a>, <b>struct</b> <a class="type" href="#amd_iommu" title='amd_iommu' data-ref="amd_iommu">amd_iommu</a>, <a class="ref field" href="#amd_iommu::iommu" title='amd_iommu::iommu' data-ref="amd_iommu::iommu">iommu</a>);</td></tr>
<tr><th id="601">601</th><td>}</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/ACPIHID_UID_LEN" data-ref="_M/ACPIHID_UID_LEN">ACPIHID_UID_LEN</dfn> 256</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/ACPIHID_HID_LEN" data-ref="_M/ACPIHID_HID_LEN">ACPIHID_HID_LEN</dfn> 9</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><b>struct</b> <dfn class="type def" id="acpihid_map_entry" title='acpihid_map_entry' data-ref="acpihid_map_entry">acpihid_map_entry</dfn> {</td></tr>
<tr><th id="607">607</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="acpihid_map_entry::list" title='acpihid_map_entry::list' data-ref="acpihid_map_entry::list">list</dfn>;</td></tr>
<tr><th id="608">608</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="acpihid_map_entry::uid" title='acpihid_map_entry::uid' data-ref="acpihid_map_entry::uid">uid</dfn>[<a class="macro" href="#603" title="256" data-ref="_M/ACPIHID_UID_LEN">ACPIHID_UID_LEN</a>];</td></tr>
<tr><th id="609">609</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="acpihid_map_entry::hid" title='acpihid_map_entry::hid' data-ref="acpihid_map_entry::hid">hid</dfn>[<a class="macro" href="#604" title="9" data-ref="_M/ACPIHID_HID_LEN">ACPIHID_HID_LEN</a>];</td></tr>
<tr><th id="610">610</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="acpihid_map_entry::devid" title='acpihid_map_entry::devid' data-ref="acpihid_map_entry::devid">devid</dfn>;</td></tr>
<tr><th id="611">611</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="acpihid_map_entry::root_devid" title='acpihid_map_entry::root_devid' data-ref="acpihid_map_entry::root_devid">root_devid</dfn>;</td></tr>
<tr><th id="612">612</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="acpihid_map_entry::cmd_line" title='acpihid_map_entry::cmd_line' data-ref="acpihid_map_entry::cmd_line">cmd_line</dfn>;</td></tr>
<tr><th id="613">613</th><td>	<b>struct</b> <a class="type" href="../../include/linux/device.h.html#iommu_group" title='iommu_group' data-ref="iommu_group">iommu_group</a> *<dfn class="decl field" id="acpihid_map_entry::group" title='acpihid_map_entry::group' data-ref="acpihid_map_entry::group">group</dfn>;</td></tr>
<tr><th id="614">614</th><td>};</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><b>struct</b> <dfn class="type def" id="devid_map" title='devid_map' data-ref="devid_map">devid_map</dfn> {</td></tr>
<tr><th id="617">617</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="devid_map::list" title='devid_map::list' data-ref="devid_map::list">list</dfn>;</td></tr>
<tr><th id="618">618</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="devid_map::id" title='devid_map::id' data-ref="devid_map::id">id</dfn>;</td></tr>
<tr><th id="619">619</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="devid_map::devid" title='devid_map::devid' data-ref="devid_map::devid">devid</dfn>;</td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="devid_map::cmd_line" title='devid_map::cmd_line' data-ref="devid_map::cmd_line">cmd_line</dfn>;</td></tr>
<tr><th id="621">621</th><td>};</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i>/*</i></td></tr>
<tr><th id="624">624</th><td><i> * This struct contains device specific data for the IOMMU</i></td></tr>
<tr><th id="625">625</th><td><i> */</i></td></tr>
<tr><th id="626">626</th><td><b>struct</b> <dfn class="type def" id="iommu_dev_data" title='iommu_dev_data' data-ref="iommu_dev_data">iommu_dev_data</dfn> {</td></tr>
<tr><th id="627">627</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="iommu_dev_data::list" title='iommu_dev_data::list' data-ref="iommu_dev_data::list">list</dfn>;		  <i>/* For domain-&gt;dev_list */</i></td></tr>
<tr><th id="628">628</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="iommu_dev_data::dev_data_list" title='iommu_dev_data::dev_data_list' data-ref="iommu_dev_data::dev_data_list">dev_data_list</dfn>;	  <i>/* For global dev_data_list */</i></td></tr>
<tr><th id="629">629</th><td>	<b>struct</b> <a class="type" href="#protection_domain" title='protection_domain' data-ref="protection_domain">protection_domain</a> *<dfn class="decl field" id="iommu_dev_data::domain" title='iommu_dev_data::domain' data-ref="iommu_dev_data::domain">domain</dfn>; <i>/* Domain the device is bound to */</i></td></tr>
<tr><th id="630">630</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="iommu_dev_data::devid" title='iommu_dev_data::devid' data-ref="iommu_dev_data::devid">devid</dfn>;			  <i>/* PCI Device ID */</i></td></tr>
<tr><th id="631">631</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="iommu_dev_data::alias" title='iommu_dev_data::alias' data-ref="iommu_dev_data::alias">alias</dfn>;			  <i>/* Alias Device ID */</i></td></tr>
<tr><th id="632">632</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="iommu_dev_data::iommu_v2" title='iommu_dev_data::iommu_v2' data-ref="iommu_dev_data::iommu_v2">iommu_v2</dfn>;			  <i>/* Device can make use of IOMMUv2 */</i></td></tr>
<tr><th id="633">633</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="iommu_dev_data::passthrough" title='iommu_dev_data::passthrough' data-ref="iommu_dev_data::passthrough">passthrough</dfn>;		  <i>/* Device is identity mapped */</i></td></tr>
<tr><th id="634">634</th><td>	<b>struct</b> {</td></tr>
<tr><th id="635">635</th><td>		<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="iommu_dev_data::(anonymous)::enabled" title='iommu_dev_data::(anonymous struct)::enabled' data-ref="iommu_dev_data::(anonymous)::enabled">enabled</dfn>;</td></tr>
<tr><th id="636">636</th><td>		<em>int</em> <dfn class="decl field" id="iommu_dev_data::(anonymous)::qdep" title='iommu_dev_data::(anonymous struct)::qdep' data-ref="iommu_dev_data::(anonymous)::qdep">qdep</dfn>;</td></tr>
<tr><th id="637">637</th><td>	} <dfn class="decl field" id="iommu_dev_data::ats" title='iommu_dev_data::ats' data-ref="iommu_dev_data::ats">ats</dfn>;				  <i>/* ATS state */</i></td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="iommu_dev_data::pri_tlp" title='iommu_dev_data::pri_tlp' data-ref="iommu_dev_data::pri_tlp">pri_tlp</dfn>;			  <i>/* PASID TLB required for</i></td></tr>
<tr><th id="639">639</th><td><i>					     PPR completions */</i></td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="iommu_dev_data::errata" title='iommu_dev_data::errata' data-ref="iommu_dev_data::errata">errata</dfn>;			  <i>/* Bitmap for errata to apply */</i></td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="iommu_dev_data::use_vapic" title='iommu_dev_data::use_vapic' data-ref="iommu_dev_data::use_vapic">use_vapic</dfn>;			  <i>/* Enable device to use vapic mode */</i></td></tr>
<tr><th id="642">642</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="iommu_dev_data::defer_attach" title='iommu_dev_data::defer_attach' data-ref="iommu_dev_data::defer_attach">defer_attach</dfn>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>	<b>struct</b> <a class="type" href="../../include/linux/ratelimit.h.html#ratelimit_state" title='ratelimit_state' data-ref="ratelimit_state">ratelimit_state</a> <dfn class="decl field" id="iommu_dev_data::rs" title='iommu_dev_data::rs' data-ref="iommu_dev_data::rs">rs</dfn>;        <i>/* Ratelimit IOPF messages */</i></td></tr>
<tr><th id="645">645</th><td>};</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/* Map HPET and IOAPIC ids to the devid used by the IOMMU */</i></td></tr>
<tr><th id="648">648</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl" id="ioapic_map" title='ioapic_map' data-ref="ioapic_map">ioapic_map</dfn>;</td></tr>
<tr><th id="649">649</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl" id="hpet_map" title='hpet_map' data-ref="hpet_map">hpet_map</dfn>;</td></tr>
<tr><th id="650">650</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl" id="acpihid_map" title='acpihid_map' data-ref="acpihid_map">acpihid_map</dfn>;</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><i>/*</i></td></tr>
<tr><th id="653">653</th><td><i> * List with all IOMMUs in the system. This list is not locked because it is</i></td></tr>
<tr><th id="654">654</th><td><i> * only written and read at driver initialization or suspend time</i></td></tr>
<tr><th id="655">655</th><td><i> */</i></td></tr>
<tr><th id="656">656</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl" id="amd_iommu_list" title='amd_iommu_list' data-ref="amd_iommu_list">amd_iommu_list</dfn>;</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>/*</i></td></tr>
<tr><th id="659">659</th><td><i> * Array with pointers to each IOMMU struct</i></td></tr>
<tr><th id="660">660</th><td><i> * The indices are referenced in the protection domains</i></td></tr>
<tr><th id="661">661</th><td><i> */</i></td></tr>
<tr><th id="662">662</th><td><b>extern</b> <b>struct</b> <a class="type" href="#amd_iommu" title='amd_iommu' data-ref="amd_iommu">amd_iommu</a> *<dfn class="decl" id="amd_iommus" title='amd_iommus' data-ref="amd_iommus">amd_iommus</dfn>[<a class="macro" href="#34" title="32" data-ref="_M/MAX_IOMMUS">MAX_IOMMUS</a>];</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><i>/*</i></td></tr>
<tr><th id="665">665</th><td><i> * Declarations for the global list of all protection domains</i></td></tr>
<tr><th id="666">666</th><td><i> */</i></td></tr>
<tr><th id="667">667</th><td><b>extern</b> <a class="typedef" href="../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> <dfn class="decl" id="amd_iommu_pd_lock" title='amd_iommu_pd_lock' data-ref="amd_iommu_pd_lock">amd_iommu_pd_lock</dfn>;</td></tr>
<tr><th id="668">668</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl" id="amd_iommu_pd_list" title='amd_iommu_pd_list' data-ref="amd_iommu_pd_list">amd_iommu_pd_list</dfn>;</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><i>/*</i></td></tr>
<tr><th id="671">671</th><td><i> * Structure defining one entry in the device table</i></td></tr>
<tr><th id="672">672</th><td><i> */</i></td></tr>
<tr><th id="673">673</th><td><b>struct</b> <dfn class="type def" id="dev_table_entry" title='dev_table_entry' data-ref="dev_table_entry">dev_table_entry</dfn> {</td></tr>
<tr><th id="674">674</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="dev_table_entry::data" title='dev_table_entry::data' data-ref="dev_table_entry::data">data</dfn>[<var>4</var>];</td></tr>
<tr><th id="675">675</th><td>};</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>/*</i></td></tr>
<tr><th id="678">678</th><td><i> * One entry for unity mappings parsed out of the ACPI table.</i></td></tr>
<tr><th id="679">679</th><td><i> */</i></td></tr>
<tr><th id="680">680</th><td><b>struct</b> <dfn class="type def" id="unity_map_entry" title='unity_map_entry' data-ref="unity_map_entry">unity_map_entry</dfn> {</td></tr>
<tr><th id="681">681</th><td>	<b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="unity_map_entry::list" title='unity_map_entry::list' data-ref="unity_map_entry::list">list</dfn>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>	<i>/* starting device id this entry is used for (including) */</i></td></tr>
<tr><th id="684">684</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="unity_map_entry::devid_start" title='unity_map_entry::devid_start' data-ref="unity_map_entry::devid_start">devid_start</dfn>;</td></tr>
<tr><th id="685">685</th><td>	<i>/* end device id this entry is used for (including) */</i></td></tr>
<tr><th id="686">686</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="unity_map_entry::devid_end" title='unity_map_entry::devid_end' data-ref="unity_map_entry::devid_end">devid_end</dfn>;</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>	<i>/* start address to unity map (including) */</i></td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="unity_map_entry::address_start" title='unity_map_entry::address_start' data-ref="unity_map_entry::address_start">address_start</dfn>;</td></tr>
<tr><th id="690">690</th><td>	<i>/* end address to unity map (including) */</i></td></tr>
<tr><th id="691">691</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="unity_map_entry::address_end" title='unity_map_entry::address_end' data-ref="unity_map_entry::address_end">address_end</dfn>;</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>	<i>/* required protection */</i></td></tr>
<tr><th id="694">694</th><td>	<em>int</em> <dfn class="decl field" id="unity_map_entry::prot" title='unity_map_entry::prot' data-ref="unity_map_entry::prot">prot</dfn>;</td></tr>
<tr><th id="695">695</th><td>};</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/*</i></td></tr>
<tr><th id="698">698</th><td><i> * List of all unity mappings. It is not locked because as runtime it is only</i></td></tr>
<tr><th id="699">699</th><td><i> * read. It is created at ACPI table parsing time.</i></td></tr>
<tr><th id="700">700</th><td><i> */</i></td></tr>
<tr><th id="701">701</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl" id="amd_iommu_unity_map" title='amd_iommu_unity_map' data-ref="amd_iommu_unity_map">amd_iommu_unity_map</dfn>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><i>/*</i></td></tr>
<tr><th id="704">704</th><td><i> * Data structures for device handling</i></td></tr>
<tr><th id="705">705</th><td><i> */</i></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/*</i></td></tr>
<tr><th id="708">708</th><td><i> * Device table used by hardware. Read and write accesses by software are</i></td></tr>
<tr><th id="709">709</th><td><i> * locked with the amd_iommu_pd_table lock.</i></td></tr>
<tr><th id="710">710</th><td><i> */</i></td></tr>
<tr><th id="711">711</th><td><b>extern</b> <b>struct</b> <a class="type" href="#dev_table_entry" title='dev_table_entry' data-ref="dev_table_entry">dev_table_entry</a> *<dfn class="decl" id="amd_iommu_dev_table" title='amd_iommu_dev_table' data-ref="amd_iommu_dev_table">amd_iommu_dev_table</dfn>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>/*</i></td></tr>
<tr><th id="714">714</th><td><i> * Alias table to find requestor ids to device ids. Not locked because only</i></td></tr>
<tr><th id="715">715</th><td><i> * read on runtime.</i></td></tr>
<tr><th id="716">716</th><td><i> */</i></td></tr>
<tr><th id="717">717</th><td><b>extern</b> <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="decl" id="amd_iommu_alias_table" title='amd_iommu_alias_table' data-ref="amd_iommu_alias_table">amd_iommu_alias_table</dfn>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><i>/*</i></td></tr>
<tr><th id="720">720</th><td><i> * Reverse lookup table to find the IOMMU which translates a specific device.</i></td></tr>
<tr><th id="721">721</th><td><i> */</i></td></tr>
<tr><th id="722">722</th><td><b>extern</b> <b>struct</b> <a class="type" href="#amd_iommu" title='amd_iommu' data-ref="amd_iommu">amd_iommu</a> **<dfn class="decl" id="amd_iommu_rlookup_table" title='amd_iommu_rlookup_table' data-ref="amd_iommu_rlookup_table">amd_iommu_rlookup_table</dfn>;</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><i>/* size of the dma_ops aperture as power of 2 */</i></td></tr>
<tr><th id="725">725</th><td><b>extern</b> <em>unsigned</em> <dfn class="decl" id="amd_iommu_aperture_order" title='amd_iommu_aperture_order' data-ref="amd_iommu_aperture_order">amd_iommu_aperture_order</dfn>;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i>/* largest PCI device id we expect translation requests for */</i></td></tr>
<tr><th id="728">728</th><td><b>extern</b> <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl" id="amd_iommu_last_bdf" title='amd_iommu_last_bdf' data-ref="amd_iommu_last_bdf">amd_iommu_last_bdf</dfn>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i>/* allocation bitmap for domain ids */</i></td></tr>
<tr><th id="731">731</th><td><b>extern</b> <em>unsigned</em> <em>long</em> *<dfn class="decl" id="amd_iommu_pd_alloc_bitmap" title='amd_iommu_pd_alloc_bitmap' data-ref="amd_iommu_pd_alloc_bitmap">amd_iommu_pd_alloc_bitmap</dfn>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><i>/*</i></td></tr>
<tr><th id="734">734</th><td><i> * If true, the addresses will be flushed on unmap time, not when</i></td></tr>
<tr><th id="735">735</th><td><i> * they are reused</i></td></tr>
<tr><th id="736">736</th><td><i> */</i></td></tr>
<tr><th id="737">737</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_unmap_flush" title='amd_iommu_unmap_flush' data-ref="amd_iommu_unmap_flush">amd_iommu_unmap_flush</dfn>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><i>/* Smallest max PASID supported by any IOMMU in the system */</i></td></tr>
<tr><th id="740">740</th><td><b>extern</b> <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl" id="amd_iommu_max_pasid" title='amd_iommu_max_pasid' data-ref="amd_iommu_max_pasid">amd_iommu_max_pasid</dfn>;</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_v2_present" title='amd_iommu_v2_present' data-ref="amd_iommu_v2_present">amd_iommu_v2_present</dfn>;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><b>extern</b> <a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl" id="amd_iommu_force_isolation" title='amd_iommu_force_isolation' data-ref="amd_iommu_force_isolation">amd_iommu_force_isolation</dfn>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i>/* Max levels of glxval supported */</i></td></tr>
<tr><th id="747">747</th><td><b>extern</b> <em>int</em> <dfn class="decl" id="amd_iommu_max_glx_val" title='amd_iommu_max_glx_val' data-ref="amd_iommu_max_glx_val">amd_iommu_max_glx_val</dfn>;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><i>/*</i></td></tr>
<tr><th id="750">750</th><td><i> * This function flushes all internal caches of</i></td></tr>
<tr><th id="751">751</th><td><i> * the IOMMU used by this driver.</i></td></tr>
<tr><th id="752">752</th><td><i> */</i></td></tr>
<tr><th id="753">753</th><td><b>extern</b> <em>void</em> <a class="decl fn" href="amd_iommu.c.html#iommu_flush_all_caches" title='iommu_flush_all_caches' data-ref="iommu_flush_all_caches" id="iommu_flush_all_caches">iommu_flush_all_caches</a>(<b>struct</b> <a class="type" href="#amd_iommu" title='amd_iommu' data-ref="amd_iommu">amd_iommu</a> *<dfn class="local col5 decl" id="325iommu" title='iommu' data-type='struct amd_iommu *' data-ref="325iommu">iommu</dfn>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><em>static</em> <a class="macro" href="../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="get_ioapic_devid" title='get_ioapic_devid' data-ref="get_ioapic_devid">get_ioapic_devid</dfn>(<em>int</em> <dfn class="local col6 decl" id="326id" title='id' data-type='int' data-ref="326id">id</dfn>)</td></tr>
<tr><th id="756">756</th><td>{</td></tr>
<tr><th id="757">757</th><td>	<b>struct</b> <a class="type" href="#devid_map" title='devid_map' data-ref="devid_map">devid_map</a> *<dfn class="local col7 decl" id="327entry" title='entry' data-type='struct devid_map *' data-ref="327entry">entry</dfn>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>	<a class="macro" href="../../include/linux/list.h.html#463" title="for (entry = ({ void *__mptr = (void *)((&amp;ioapic_map)-&gt;next); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*((&amp;ioapic_map)-&gt;next)), typeof(((typeof(*entry) *)0)-&gt;list)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;ioapic_map)-&gt;next)), typeof(void)))); extern void __compiletime_assert_759(void) ; if (__cond) __compiletime_assert_759(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((typeof(*entry) *)(__mptr - __builtin_offsetof(typeof(*entry), list))); }); &amp;entry-&gt;list != (&amp;ioapic_map); entry = ({ void *__mptr = (void *)((entry)-&gt;list.next); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*((entry)-&gt;list.next)), typeof(((typeof(*(entry)) *)0)-&gt;list)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((entry)-&gt;list.next)), typeof(void)))); extern void __compiletime_assert_759(void) ; if (__cond) __compiletime_assert_759(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((typeof(*(entry)) *)(__mptr - __builtin_offsetof(typeof(*(entry)), list))); }))" data-ref="_M/list_for_each_entry">list_for_each_entry</a>(<a class="local col7 ref" href="#327entry" title='entry' data-ref="327entry">entry</a>, &amp;<a class="ref" href="#ioapic_map" title='ioapic_map' data-ref="ioapic_map">ioapic_map</a>, <a class="ref field" href="#devid_map::list" title='devid_map::list' data-ref="devid_map::list">list</a>) {</td></tr>
<tr><th id="760">760</th><td>		<b>if</b> (<a class="local col7 ref" href="#327entry" title='entry' data-ref="327entry">entry</a>-&gt;<a class="ref field" href="#devid_map::id" title='devid_map::id' data-ref="devid_map::id">id</a> == <a class="local col6 ref" href="#326id" title='id' data-ref="326id">id</a>)</td></tr>
<tr><th id="761">761</th><td>			<b>return</b> <a class="local col7 ref" href="#327entry" title='entry' data-ref="327entry">entry</a>-&gt;<a class="ref field" href="#devid_map::devid" title='devid_map::devid' data-ref="devid_map::devid">devid</a>;</td></tr>
<tr><th id="762">762</th><td>	}</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>	<b>return</b> -<a class="macro" href="../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="765">765</th><td>}</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td><em>static</em> <a class="macro" href="../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="get_hpet_devid" title='get_hpet_devid' data-ref="get_hpet_devid">get_hpet_devid</dfn>(<em>int</em> <dfn class="local col8 decl" id="328id" title='id' data-type='int' data-ref="328id">id</dfn>)</td></tr>
<tr><th id="768">768</th><td>{</td></tr>
<tr><th id="769">769</th><td>	<b>struct</b> <a class="type" href="#devid_map" title='devid_map' data-ref="devid_map">devid_map</a> *<dfn class="local col9 decl" id="329entry" title='entry' data-type='struct devid_map *' data-ref="329entry">entry</dfn>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>	<a class="macro" href="../../include/linux/list.h.html#463" title="for (entry = ({ void *__mptr = (void *)((&amp;hpet_map)-&gt;next); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*((&amp;hpet_map)-&gt;next)), typeof(((typeof(*entry) *)0)-&gt;list)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;hpet_map)-&gt;next)), typeof(void)))); extern void __compiletime_assert_771(void) ; if (__cond) __compiletime_assert_771(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((typeof(*entry) *)(__mptr - __builtin_offsetof(typeof(*entry), list))); }); &amp;entry-&gt;list != (&amp;hpet_map); entry = ({ void *__mptr = (void *)((entry)-&gt;list.next); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*((entry)-&gt;list.next)), typeof(((typeof(*(entry)) *)0)-&gt;list)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((entry)-&gt;list.next)), typeof(void)))); extern void __compiletime_assert_771(void) ; if (__cond) __compiletime_assert_771(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((typeof(*(entry)) *)(__mptr - __builtin_offsetof(typeof(*(entry)), list))); }))" data-ref="_M/list_for_each_entry">list_for_each_entry</a>(<a class="local col9 ref" href="#329entry" title='entry' data-ref="329entry">entry</a>, &amp;<a class="ref" href="#hpet_map" title='hpet_map' data-ref="hpet_map">hpet_map</a>, <a class="ref field" href="#devid_map::list" title='devid_map::list' data-ref="devid_map::list">list</a>) {</td></tr>
<tr><th id="772">772</th><td>		<b>if</b> (<a class="local col9 ref" href="#329entry" title='entry' data-ref="329entry">entry</a>-&gt;<a class="ref field" href="#devid_map::id" title='devid_map::id' data-ref="devid_map::id">id</a> == <a class="local col8 ref" href="#328id" title='id' data-ref="328id">id</a>)</td></tr>
<tr><th id="773">773</th><td>			<b>return</b> <a class="local col9 ref" href="#329entry" title='entry' data-ref="329entry">entry</a>-&gt;<a class="ref field" href="#devid_map::devid" title='devid_map::devid' data-ref="devid_map::devid">devid</a>;</td></tr>
<tr><th id="774">774</th><td>	}</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>	<b>return</b> -<a class="macro" href="../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="777">777</th><td>}</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><b>enum</b> <dfn class="type def" id="amd_iommu_intr_mode_type" title='amd_iommu_intr_mode_type' data-ref="amd_iommu_intr_mode_type">amd_iommu_intr_mode_type</dfn> {</td></tr>
<tr><th id="780">780</th><td>	<dfn class="enum" id="AMD_IOMMU_GUEST_IR_LEGACY" title='AMD_IOMMU_GUEST_IR_LEGACY' data-ref="AMD_IOMMU_GUEST_IR_LEGACY">AMD_IOMMU_GUEST_IR_LEGACY</dfn>,</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>	<i>/* This mode is not visible to users. It is used when</i></td></tr>
<tr><th id="783">783</th><td><i>	 * we cannot fully enable vAPIC and fallback to only support</i></td></tr>
<tr><th id="784">784</th><td><i>	 * legacy interrupt remapping via 128-bit IRTE.</i></td></tr>
<tr><th id="785">785</th><td><i>	 */</i></td></tr>
<tr><th id="786">786</th><td>	<dfn class="enum" id="AMD_IOMMU_GUEST_IR_LEGACY_GA" title='AMD_IOMMU_GUEST_IR_LEGACY_GA' data-ref="AMD_IOMMU_GUEST_IR_LEGACY_GA">AMD_IOMMU_GUEST_IR_LEGACY_GA</dfn>,</td></tr>
<tr><th id="787">787</th><td>	<dfn class="enum" id="AMD_IOMMU_GUEST_IR_VAPIC" title='AMD_IOMMU_GUEST_IR_VAPIC' data-ref="AMD_IOMMU_GUEST_IR_VAPIC">AMD_IOMMU_GUEST_IR_VAPIC</dfn>,</td></tr>
<tr><th id="788">788</th><td>};</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/AMD_IOMMU_GUEST_IR_GA" data-ref="_M/AMD_IOMMU_GUEST_IR_GA">AMD_IOMMU_GUEST_IR_GA</dfn>(x)	(x == AMD_IOMMU_GUEST_IR_VAPIC || \</u></td></tr>
<tr><th id="791">791</th><td><u>					 x == AMD_IOMMU_GUEST_IR_LEGACY_GA)</u></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/AMD_IOMMU_GUEST_IR_VAPIC" data-ref="_M/AMD_IOMMU_GUEST_IR_VAPIC">AMD_IOMMU_GUEST_IR_VAPIC</dfn>(x)	(x == AMD_IOMMU_GUEST_IR_VAPIC)</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><b>union</b> <dfn class="type def" id="irte" title='irte' data-ref="irte">irte</dfn> {</td></tr>
<tr><th id="796">796</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="irte::val" title='irte::val' data-ref="irte::val">val</dfn>;</td></tr>
<tr><th id="797">797</th><td>	<b>struct</b> {</td></tr>
<tr><th id="798">798</th><td>		<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="irte::(anonymous)::valid" title='irte::(anonymous struct)::valid' data-ref="irte::(anonymous)::valid">valid</dfn>	: <var>1</var>,</td></tr>
<tr><th id="799">799</th><td>		    <dfn class="decl field" id="irte::(anonymous)::no_fault" title='irte::(anonymous struct)::no_fault' data-ref="irte::(anonymous)::no_fault">no_fault</dfn>	: <var>1</var>,</td></tr>
<tr><th id="800">800</th><td>		    <dfn class="decl field" id="irte::(anonymous)::int_type" title='irte::(anonymous struct)::int_type' data-ref="irte::(anonymous)::int_type">int_type</dfn>	: <var>3</var>,</td></tr>
<tr><th id="801">801</th><td>		    <dfn class="decl field" id="irte::(anonymous)::rq_eoi" title='irte::(anonymous struct)::rq_eoi' data-ref="irte::(anonymous)::rq_eoi">rq_eoi</dfn>	: <var>1</var>,</td></tr>
<tr><th id="802">802</th><td>		    <dfn class="decl field" id="irte::(anonymous)::dm" title='irte::(anonymous struct)::dm' data-ref="irte::(anonymous)::dm">dm</dfn>		: <var>1</var>,</td></tr>
<tr><th id="803">803</th><td>		    <dfn class="decl field" id="irte::(anonymous)::rsvd_1" title='irte::(anonymous struct)::rsvd_1' data-ref="irte::(anonymous)::rsvd_1">rsvd_1</dfn>	: <var>1</var>,</td></tr>
<tr><th id="804">804</th><td>		    <dfn class="decl field" id="irte::(anonymous)::destination" title='irte::(anonymous struct)::destination' data-ref="irte::(anonymous)::destination">destination</dfn>	: <var>8</var>,</td></tr>
<tr><th id="805">805</th><td>		    <dfn class="decl field" id="irte::(anonymous)::vector" title='irte::(anonymous struct)::vector' data-ref="irte::(anonymous)::vector">vector</dfn>	: <var>8</var>,</td></tr>
<tr><th id="806">806</th><td>		    <dfn class="decl field" id="irte::(anonymous)::rsvd_2" title='irte::(anonymous struct)::rsvd_2' data-ref="irte::(anonymous)::rsvd_2">rsvd_2</dfn>	: <var>8</var>;</td></tr>
<tr><th id="807">807</th><td>	} <dfn class="decl field" id="irte::fields" title='irte::fields' data-ref="irte::fields">fields</dfn>;</td></tr>
<tr><th id="808">808</th><td>};</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><b>union</b> <dfn class="type def" id="irte_ga_lo" title='irte_ga_lo' data-ref="irte_ga_lo">irte_ga_lo</dfn> {</td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="irte_ga_lo::val" title='irte_ga_lo::val' data-ref="irte_ga_lo::val">val</dfn>;</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>	<i>/* For int remapping */</i></td></tr>
<tr><th id="814">814</th><td>	<b>struct</b> {</td></tr>
<tr><th id="815">815</th><td>		<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="irte_ga_lo::(anonymous)::valid" title='irte_ga_lo::(anonymous struct)::valid' data-ref="irte_ga_lo::(anonymous)::valid">valid</dfn>	: <var>1</var>,</td></tr>
<tr><th id="816">816</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::no_fault" title='irte_ga_lo::(anonymous struct)::no_fault' data-ref="irte_ga_lo::(anonymous)::no_fault">no_fault</dfn>	: <var>1</var>,</td></tr>
<tr><th id="817">817</th><td>		    <i>/* ------ */</i></td></tr>
<tr><th id="818">818</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::int_type" title='irte_ga_lo::(anonymous struct)::int_type' data-ref="irte_ga_lo::(anonymous)::int_type">int_type</dfn>	: <var>3</var>,</td></tr>
<tr><th id="819">819</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::rq_eoi" title='irte_ga_lo::(anonymous struct)::rq_eoi' data-ref="irte_ga_lo::(anonymous)::rq_eoi">rq_eoi</dfn>	: <var>1</var>,</td></tr>
<tr><th id="820">820</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::dm" title='irte_ga_lo::(anonymous struct)::dm' data-ref="irte_ga_lo::(anonymous)::dm">dm</dfn>		: <var>1</var>,</td></tr>
<tr><th id="821">821</th><td>		    <i>/* ------ */</i></td></tr>
<tr><th id="822">822</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::guest_mode" title='irte_ga_lo::(anonymous struct)::guest_mode' data-ref="irte_ga_lo::(anonymous)::guest_mode">guest_mode</dfn>	: <var>1</var>,</td></tr>
<tr><th id="823">823</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::destination" title='irte_ga_lo::(anonymous struct)::destination' data-ref="irte_ga_lo::(anonymous)::destination">destination</dfn>	: <var>8</var>,</td></tr>
<tr><th id="824">824</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::rsvd" title='irte_ga_lo::(anonymous struct)::rsvd' data-ref="irte_ga_lo::(anonymous)::rsvd">rsvd</dfn>	: <var>48</var>;</td></tr>
<tr><th id="825">825</th><td>	} <dfn class="decl field" id="irte_ga_lo::fields_remap" title='irte_ga_lo::fields_remap' data-ref="irte_ga_lo::fields_remap">fields_remap</dfn>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>	<i>/* For guest vAPIC */</i></td></tr>
<tr><th id="828">828</th><td>	<b>struct</b> {</td></tr>
<tr><th id="829">829</th><td>		<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="irte_ga_lo::(anonymous)::valid" title='irte_ga_lo::(anonymous struct)::valid' data-ref="irte_ga_lo::(anonymous)::valid">valid</dfn>	: <var>1</var>,</td></tr>
<tr><th id="830">830</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::no_fault" title='irte_ga_lo::(anonymous struct)::no_fault' data-ref="irte_ga_lo::(anonymous)::no_fault">no_fault</dfn>	: <var>1</var>,</td></tr>
<tr><th id="831">831</th><td>		    <i>/* ------ */</i></td></tr>
<tr><th id="832">832</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::ga_log_intr" title='irte_ga_lo::(anonymous struct)::ga_log_intr' data-ref="irte_ga_lo::(anonymous)::ga_log_intr">ga_log_intr</dfn>	: <var>1</var>,</td></tr>
<tr><th id="833">833</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::rsvd1" title='irte_ga_lo::(anonymous struct)::rsvd1' data-ref="irte_ga_lo::(anonymous)::rsvd1">rsvd1</dfn>	: <var>3</var>,</td></tr>
<tr><th id="834">834</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::is_run" title='irte_ga_lo::(anonymous struct)::is_run' data-ref="irte_ga_lo::(anonymous)::is_run">is_run</dfn>	: <var>1</var>,</td></tr>
<tr><th id="835">835</th><td>		    <i>/* ------ */</i></td></tr>
<tr><th id="836">836</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::guest_mode" title='irte_ga_lo::(anonymous struct)::guest_mode' data-ref="irte_ga_lo::(anonymous)::guest_mode">guest_mode</dfn>	: <var>1</var>,</td></tr>
<tr><th id="837">837</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::destination" title='irte_ga_lo::(anonymous struct)::destination' data-ref="irte_ga_lo::(anonymous)::destination">destination</dfn>	: <var>8</var>,</td></tr>
<tr><th id="838">838</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::rsvd2" title='irte_ga_lo::(anonymous struct)::rsvd2' data-ref="irte_ga_lo::(anonymous)::rsvd2">rsvd2</dfn>	: <var>16</var>,</td></tr>
<tr><th id="839">839</th><td>		    <dfn class="decl field" id="irte_ga_lo::(anonymous)::ga_tag" title='irte_ga_lo::(anonymous struct)::ga_tag' data-ref="irte_ga_lo::(anonymous)::ga_tag">ga_tag</dfn>	: <var>32</var>;</td></tr>
<tr><th id="840">840</th><td>	} <dfn class="decl field" id="irte_ga_lo::fields_vapic" title='irte_ga_lo::fields_vapic' data-ref="irte_ga_lo::fields_vapic">fields_vapic</dfn>;</td></tr>
<tr><th id="841">841</th><td>};</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><b>union</b> <dfn class="type def" id="irte_ga_hi" title='irte_ga_hi' data-ref="irte_ga_hi">irte_ga_hi</dfn> {</td></tr>
<tr><th id="844">844</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="irte_ga_hi::val" title='irte_ga_hi::val' data-ref="irte_ga_hi::val">val</dfn>;</td></tr>
<tr><th id="845">845</th><td>	<b>struct</b> {</td></tr>
<tr><th id="846">846</th><td>		<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="irte_ga_hi::(anonymous)::vector" title='irte_ga_hi::(anonymous struct)::vector' data-ref="irte_ga_hi::(anonymous)::vector">vector</dfn>	: <var>8</var>,</td></tr>
<tr><th id="847">847</th><td>		    <dfn class="decl field" id="irte_ga_hi::(anonymous)::rsvd_1" title='irte_ga_hi::(anonymous struct)::rsvd_1' data-ref="irte_ga_hi::(anonymous)::rsvd_1">rsvd_1</dfn>	: <var>4</var>,</td></tr>
<tr><th id="848">848</th><td>		    <dfn class="decl field" id="irte_ga_hi::(anonymous)::ga_root_ptr" title='irte_ga_hi::(anonymous struct)::ga_root_ptr' data-ref="irte_ga_hi::(anonymous)::ga_root_ptr">ga_root_ptr</dfn>	: <var>40</var>,</td></tr>
<tr><th id="849">849</th><td>		    <dfn class="decl field" id="irte_ga_hi::(anonymous)::rsvd_2" title='irte_ga_hi::(anonymous struct)::rsvd_2' data-ref="irte_ga_hi::(anonymous)::rsvd_2">rsvd_2</dfn>	: <var>12</var>;</td></tr>
<tr><th id="850">850</th><td>	} <dfn class="decl field" id="irte_ga_hi::fields" title='irte_ga_hi::fields' data-ref="irte_ga_hi::fields">fields</dfn>;</td></tr>
<tr><th id="851">851</th><td>};</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><b>struct</b> <dfn class="type def" id="irte_ga" title='irte_ga' data-ref="irte_ga">irte_ga</dfn> {</td></tr>
<tr><th id="854">854</th><td>	<b>union</b> <a class="type" href="#irte_ga_lo" title='irte_ga_lo' data-ref="irte_ga_lo">irte_ga_lo</a> <dfn class="decl field" id="irte_ga::lo" title='irte_ga::lo' data-ref="irte_ga::lo">lo</dfn>;</td></tr>
<tr><th id="855">855</th><td>	<b>union</b> <a class="type" href="#irte_ga_hi" title='irte_ga_hi' data-ref="irte_ga_hi">irte_ga_hi</a> <dfn class="decl field" id="irte_ga::hi" title='irte_ga::hi' data-ref="irte_ga::hi">hi</dfn>;</td></tr>
<tr><th id="856">856</th><td>};</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><b>struct</b> <dfn class="type def" id="irq_2_irte" title='irq_2_irte' data-ref="irq_2_irte">irq_2_irte</dfn> {</td></tr>
<tr><th id="859">859</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="irq_2_irte::devid" title='irq_2_irte::devid' data-ref="irq_2_irte::devid">devid</dfn>; <i>/* Device ID for IRTE table */</i></td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="irq_2_irte::index" title='irq_2_irte::index' data-ref="irq_2_irte::index">index</dfn>; <i>/* Index into IRTE table*/</i></td></tr>
<tr><th id="861">861</th><td>};</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><b>struct</b> <dfn class="type def" id="amd_ir_data" title='amd_ir_data' data-ref="amd_ir_data">amd_ir_data</dfn> {</td></tr>
<tr><th id="864">864</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="amd_ir_data::cached_ga_tag" title='amd_ir_data::cached_ga_tag' data-ref="amd_ir_data::cached_ga_tag">cached_ga_tag</dfn>;</td></tr>
<tr><th id="865">865</th><td>	<b>struct</b> <a class="type" href="#irq_2_irte" title='irq_2_irte' data-ref="irq_2_irte">irq_2_irte</a> <dfn class="decl field" id="amd_ir_data::irq_2_irte" title='amd_ir_data::irq_2_irte' data-ref="amd_ir_data::irq_2_irte">irq_2_irte</dfn>;</td></tr>
<tr><th id="866">866</th><td>	<b>struct</b> <a class="type" href="../../include/linux/msi.h.html#msi_msg" title='msi_msg' data-ref="msi_msg">msi_msg</a> <dfn class="decl field" id="amd_ir_data::msi_entry" title='amd_ir_data::msi_entry' data-ref="amd_ir_data::msi_entry">msi_entry</dfn>;</td></tr>
<tr><th id="867">867</th><td>	<em>void</em> *<dfn class="decl field" id="amd_ir_data::entry" title='amd_ir_data::entry' data-ref="amd_ir_data::entry">entry</dfn>;    <i>/* Pointer to union irte or struct irte_ga */</i></td></tr>
<tr><th id="868">868</th><td>	<em>void</em> *<dfn class="decl field" id="amd_ir_data::ref" title='amd_ir_data::ref' data-ref="amd_ir_data::ref">ref</dfn>;      <i>/* Pointer to the actual irte */</i></td></tr>
<tr><th id="869">869</th><td>};</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><b>struct</b> <dfn class="type def" id="amd_irte_ops" title='amd_irte_ops' data-ref="amd_irte_ops">amd_irte_ops</dfn> {</td></tr>
<tr><th id="872">872</th><td>	<em>void</em> (*<dfn class="decl field" id="amd_irte_ops::prepare" title='amd_irte_ops::prepare' data-ref="amd_irte_ops::prepare">prepare</dfn>)(<em>void</em> *, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>, <em>int</em>);</td></tr>
<tr><th id="873">873</th><td>	<em>void</em> (*<dfn class="decl field" id="amd_irte_ops::activate" title='amd_irte_ops::activate' data-ref="amd_irte_ops::activate">activate</dfn>)(<em>void</em> *, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>);</td></tr>
<tr><th id="874">874</th><td>	<em>void</em> (*<dfn class="decl field" id="amd_irte_ops::deactivate" title='amd_irte_ops::deactivate' data-ref="amd_irte_ops::deactivate">deactivate</dfn>)(<em>void</em> *, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>);</td></tr>
<tr><th id="875">875</th><td>	<em>void</em> (*<dfn class="decl field" id="amd_irte_ops::set_affinity" title='amd_irte_ops::set_affinity' data-ref="amd_irte_ops::set_affinity">set_affinity</dfn>)(<em>void</em> *, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>, <a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>);</td></tr>
<tr><th id="876">876</th><td>	<em>void</em> *(*<dfn class="decl field" id="amd_irte_ops::get" title='amd_irte_ops::get' data-ref="amd_irte_ops::get">get</dfn>)(<b>struct</b> <a class="type" href="#irq_remap_table" title='irq_remap_table' data-ref="irq_remap_table">irq_remap_table</a> *, <em>int</em>);</td></tr>
<tr><th id="877">877</th><td>	<em>void</em> (*<dfn class="decl field" id="amd_irte_ops::set_allocated" title='amd_irte_ops::set_allocated' data-ref="amd_irte_ops::set_allocated">set_allocated</dfn>)(<b>struct</b> <a class="type" href="#irq_remap_table" title='irq_remap_table' data-ref="irq_remap_table">irq_remap_table</a> *, <em>int</em>);</td></tr>
<tr><th id="878">878</th><td>	<a class="typedef" href="../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> (*<dfn class="decl field" id="amd_irte_ops::is_allocated" title='amd_irte_ops::is_allocated' data-ref="amd_irte_ops::is_allocated">is_allocated</dfn>)(<b>struct</b> <a class="type" href="#irq_remap_table" title='irq_remap_table' data-ref="irq_remap_table">irq_remap_table</a> *, <em>int</em>);</td></tr>
<tr><th id="879">879</th><td>	<em>void</em> (*<dfn class="decl field" id="amd_irte_ops::clear_allocated" title='amd_irte_ops::clear_allocated' data-ref="amd_irte_ops::clear_allocated">clear_allocated</dfn>)(<b>struct</b> <a class="type" href="#irq_remap_table" title='irq_remap_table' data-ref="irq_remap_table">irq_remap_table</a> *, <em>int</em>);</td></tr>
<tr><th id="880">880</th><td>};</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><u>#<span data-ppcond="882">ifdef</span> <a class="macro" href="../../include/generated/autoconf.h.html#269" data-ref="_M/CONFIG_IRQ_REMAP">CONFIG_IRQ_REMAP</a></u></td></tr>
<tr><th id="883">883</th><td><b>extern</b> <b>struct</b> <a class="type" href="#amd_irte_ops" title='amd_irte_ops' data-ref="amd_irte_ops">amd_irte_ops</a> <dfn class="decl" id="irte_32_ops" title='irte_32_ops' data-ref="irte_32_ops">irte_32_ops</dfn>;</td></tr>
<tr><th id="884">884</th><td><b>extern</b> <b>struct</b> <a class="type" href="#amd_irte_ops" title='amd_irte_ops' data-ref="amd_irte_ops">amd_irte_ops</a> <dfn class="decl" id="irte_128_ops" title='irte_128_ops' data-ref="irte_128_ops">irte_128_ops</dfn>;</td></tr>
<tr><th id="885">885</th><td><u>#<span data-ppcond="882">endif</span></u></td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><u>#<span data-ppcond="20">endif</span> /* _ASM_X86_AMD_IOMMU_TYPES_H */</u></td></tr>
<tr><th id="888">888</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='amd_iommu.c.html'>linux-4.14.y/drivers/iommu/amd_iommu.c</a><br/>Generated on <em>2018-Aug-02</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
