--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/software/ISE_WEBPACK_10.1/ISE/bin/lin/unwrapped/trce -ise
/home/derek/pci-eth-fpga/pcieth/ise/pcieth/pcieth.ise -intstyle ise -v 3 -s 5
-xml pcieth pcieth.ncd -o pcieth.twr pcieth.pcf -ucf pcieth.ucf

Design file:              pcieth.ncd
Physical constraint file: pcieth.pcf
Device,package,speed:     xc2s100,tq144,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK24 = PERIOD TIMEGRP "CLK24" 24 MHz HIGH 50%;

 186 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.835ns.
--------------------------------------------------------------------------------
Slack:                  28.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RAM_LA1.B (RAM)
  Destination:          USB_Data_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      12.835ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK24_BUFGP rising at 0.000ns
  Destination Clock:    CLK24_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_RAM_LA1.B to USB_Data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB4_R1C0.DOB2      Tbcko                 3.985   Mram_RAM_LA1
                                                       Mram_RAM_LA1.B
    CLB_R7C2.S1.G1       net (fanout=1)        5.030   dob<2>
    CLB_R7C2.S1.X        Tif5x                 1.028   Mmux_USB_Data_mux0000_5_f52
                                                       Mmux_USB_Data_mux0000_72
                                                       Mmux_USB_Data_mux0000_5_f5_1
    CLB_R12C3.S0.G3      net (fanout=1)        1.440   Mmux_USB_Data_mux0000_5_f52
    CLB_R12C3.S0.CLK     Tick                  1.352   USB_Data<2>
                                                       addrb<2>2
                                                       USB_Data_2
    -------------------------------------------------  ---------------------------
    Total                                     12.835ns (6.365ns logic, 6.470ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  29.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RAM_LA1.B (RAM)
  Destination:          USB_Data_7 (FF)
  Requirement:          41.666ns
  Data Path Delay:      12.604ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK24_BUFGP rising at 0.000ns
  Destination Clock:    CLK24_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_RAM_LA1.B to USB_Data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB4_R1C0.DOB15     Tbcko                 3.985   Mram_RAM_LA1
                                                       Mram_RAM_LA1.B
    CLB_R8C1.S1.G4       net (fanout=1)        5.288   dob<15>
    CLB_R8C1.S1.X        Tif5x                 1.028   Mmux_USB_Data_mux0000_5_f57
                                                       Mmux_USB_Data_mux0000_77
                                                       Mmux_USB_Data_mux0000_5_f5_6
    CLB_R10C1.S1.G3      net (fanout=1)        0.951   Mmux_USB_Data_mux0000_5_f57
    CLB_R10C1.S1.CLK     Tick                  1.352   USB_Data<7>
                                                       addrb<2>7
                                                       USB_Data_7
    -------------------------------------------------  ---------------------------
    Total                                     12.604ns (6.365ns logic, 6.239ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  29.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RAM_LA1.B (RAM)
  Destination:          USB_Data_6 (FF)
  Requirement:          41.666ns
  Data Path Delay:      12.473ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK24_BUFGP rising at 0.000ns
  Destination Clock:    CLK24_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_RAM_LA1.B to USB_Data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB4_R1C0.DOB14     Tbcko                 3.985   Mram_RAM_LA1
                                                       Mram_RAM_LA1.B
    CLB_R8C2.S1.G1       net (fanout=1)        5.007   dob<14>
    CLB_R8C2.S1.X        Tif5x                 1.028   Mmux_USB_Data_mux0000_5_f56
                                                       Mmux_USB_Data_mux0000_76
                                                       Mmux_USB_Data_mux0000_5_f5_5
    CLB_R9C2.S0.G2       net (fanout=1)        1.101   Mmux_USB_Data_mux0000_5_f56
    CLB_R9C2.S0.CLK      Tick                  1.352   USB_Data<6>
                                                       addrb<2>6
                                                       USB_Data_6
    -------------------------------------------------  ---------------------------
    Total                                     12.473ns (6.365ns logic, 6.108ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCI_CLK = PERIOD TIMEGRP "PCI_CLK" 30 ns HIGH 50%;

 1493 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  10.610ns.
--------------------------------------------------------------------------------
Slack:                  19.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PCI_CSBAR0_0 (FF)
  Destination:          PCI_TargetReady (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.610ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Destination Clock:    PCI_CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CSBAR0_0 to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R6C8.S0.YQ       Tcko                  1.292   PCI_CSBAR0<1>
                                                       PCI_CSBAR0_0
    CLB_R6C4.S0.F1       net (fanout=2)        1.775   PCI_CSBAR0<0>
    CLB_R6C4.S0.COUT     Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                     10.610ns (5.579ns logic, 5.031ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  19.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PCI_CSBAR0_1 (FF)
  Destination:          PCI_TargetReady (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.583ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Destination Clock:    PCI_CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CSBAR0_1 to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R6C8.S0.XQ       Tcko                  1.292   PCI_CSBAR0<1>
                                                       PCI_CSBAR0_1
    CLB_R6C4.S0.F2       net (fanout=2)        1.748   PCI_CSBAR0<1>
    CLB_R6C4.S0.COUT     Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (5.579ns logic, 5.004ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  19.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PCI_MEMBAR1_14 (FF)
  Destination:          PCI_TargetReady (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.522ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Destination Clock:    PCI_CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_MEMBAR1_14 to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R15C7.S0.YQ      Tcko                  1.292   PCI_MEMBAR1<15>
                                                       PCI_MEMBAR1_14
    CLB_R11C2.S1.G4      net (fanout=2)        2.427   PCI_MEMBAR1<14>
    CLB_R11C2.S1.COUT    Topcyg                1.396   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_lut<7>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S1.F4      net (fanout=1)        1.427   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S1.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S1.G3      net (fanout=3)        0.745   PCI_Targeted2
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                     10.522ns (5.346ns logic, 5.176ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_DEVSELn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.739ns.
--------------------------------------------------------------------------------
Slack:                  -1.739ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSelOE (FF)
  Destination:          PCI_DEVSELn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      10.276ns (Levels of Logic = 1)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=135)      0.601   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.855ns logic, 0.608ns route)
                                                       (75.3% logic, 24.7% route)

  Maximum Data Path: PCI_DevSelOE to PCI_DEVSELn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C4.S0.YQ      Tcko                  1.292   PCI_DevSelOE
                                                       PCI_DevSelOE
    P131.T               net (fanout=3)        2.019   PCI_DevSelOE
    P131.PAD             Tioton                6.965   PCI_DEVSELn
                                                       PCI_DEVSELn_IOBUF/OBUFT
                                                       PCI_DEVSELn
    -------------------------------------------------  ---------------------------
    Total                                     10.276ns (8.257ns logic, 2.019ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.358ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSel (FF)
  Destination:          PCI_DEVSELn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 1)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S1.CLK     net (fanout=135)      0.601   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.855ns logic, 0.608ns route)
                                                       (75.3% logic, 24.7% route)

  Maximum Data Path: PCI_DevSel to PCI_DEVSELn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C4.S1.YQ      Tcko                  1.292   PCI_DevSel
                                                       PCI_DevSel
    P131.O               net (fanout=4)        1.804   PCI_DevSel
    P131.PAD             Tioop                 6.799   PCI_DEVSELn
                                                       PCI_DEVSELn_IOBUF/OBUFT
                                                       PCI_DEVSELn
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (8.091ns logic, 1.804ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_FRAMEn" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 31 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.829ns.
--------------------------------------------------------------------------------
Slack:                  2.171ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAMEn (PAD)
  Destination:          PCI_DevSel (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 4)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_FRAMEn to PCI_DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   PCI_FRAMEn
                                                       PCI_FRAMEn
                                                       PCI_FRAMEn_IBUF
    CLB_R10C2.S1.F3      net (fanout=9)        1.252   PCI_FRAMEn_IBUF
    CLB_R10C2.S1.X       Tilo                  0.653   PCI_TargetReady
                                                       PCI_TransactionStart1
    CLB_R11C3.S1.G4      net (fanout=11)       0.990   PCI_TransactionStart
    CLB_R11C3.S1.Y       Tilo                  0.653   PCI_DataTransfer
                                                       PCI_TargetReady_mux000011
    CLB_R10C4.S1.G2      net (fanout=2)        1.168   N211
    CLB_R10C4.S1.CLK     Tick                  1.352   PCI_DevSel
                                                       PCI_DevSel_mux00001
                                                       PCI_DevSel
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (3.882ns logic, 3.410ns route)
                                                       (53.2% logic, 46.8% route)

  Minimum Clock Path: PCI_CLK to PCI_DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S1.CLK     net (fanout=135)      0.601   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.855ns logic, 0.608ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  2.363ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAMEn (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 4)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_FRAMEn to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   PCI_FRAMEn
                                                       PCI_FRAMEn
                                                       PCI_FRAMEn_IBUF
    CLB_R10C2.S1.F3      net (fanout=9)        1.252   PCI_FRAMEn_IBUF
    CLB_R10C2.S1.X       Tilo                  0.653   PCI_TargetReady
                                                       PCI_TransactionStart1
    CLB_R11C3.S1.G4      net (fanout=11)       0.990   PCI_TransactionStart
    CLB_R11C3.S1.Y       Tilo                  0.653   PCI_DataTransfer
                                                       PCI_TargetReady_mux000011
    CLB_R10C2.S1.G3      net (fanout=2)        0.968   N211
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (3.882ns logic, 3.210ns route)
                                                       (54.7% logic, 45.3% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  2.470ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAMEn (PAD)
  Destination:          PCI_TransactionAddr_1_1 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 3)
  Clock Path Delay:     2.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_FRAMEn to PCI_TransactionAddr_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   PCI_FRAMEn
                                                       PCI_FRAMEn
                                                       PCI_FRAMEn_IBUF
    CLB_R10C2.S1.F3      net (fanout=9)        1.252   PCI_FRAMEn_IBUF
    CLB_R10C2.S1.X       Tilo                  0.653   PCI_TargetReady
                                                       PCI_TransactionStart1
    CLB_R10C6.S1.G2      net (fanout=11)       1.764   PCI_TransactionStart
    CLB_R10C6.S1.Y       Tilo                  0.653   PCI_TransactionAddr_1_1
                                                       Mcount_PCI_TransactionAddr_xor<1>11
    CLB_R10C6.S1.BX      net (fanout=1)        0.697   Mcount_PCI_TransactionAddr3
    CLB_R10C6.S1.CLK     Tdick                 0.753   PCI_TransactionAddr_1_1
                                                       PCI_TransactionAddr_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (3.283ns logic, 3.713ns route)
                                                       (46.9% logic, 53.1% route)

  Minimum Clock Path: PCI_CLK to PCI_TransactionAddr_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C6.S1.CLK     net (fanout=135)      0.604   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (1.855ns logic, 0.611ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IDSEL" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.150ns.
--------------------------------------------------------------------------------
Slack:                  0.850ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.605ns (Levels of Logic = 5)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IDSEL to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P114.I               Tiopi                 1.224   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
    CLB_R9C3.S0.G2       net (fanout=2)        1.971   PCI_IDSEL_IBUF
    CLB_R9C3.S0.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        0.626   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      8.605ns (4.535ns logic, 4.070ns route)
                                                       (52.7% logic, 47.3% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  1.210ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 4)
  Clock Path Delay:     2.459ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IDSEL to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P114.I               Tiopi                 1.224   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
    CLB_R9C3.S0.G2       net (fanout=2)        1.971   PCI_IDSEL_IBUF
    CLB_R9C3.S0.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        0.626   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C3.S0.CE      net (fanout=2)        0.687   PCI_Targeted
    CLB_R10C3.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (4.069ns logic, 4.180ns route)
                                                       (49.3% logic, 50.7% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C3.S0.CLK     net (fanout=135)      0.597   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.855ns logic, 0.604ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack:                  2.211ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          PCI_DevSel (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.252ns (Levels of Logic = 4)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IDSEL to PCI_DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P114.I               Tiopi                 1.224   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
    CLB_R9C3.S0.G2       net (fanout=2)        1.971   PCI_IDSEL_IBUF
    CLB_R9C3.S0.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        0.626   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C4.S1.G3      net (fanout=3)        0.773   PCI_Targeted32
    CLB_R10C4.S1.CLK     Tick                  1.352   PCI_DevSel
                                                       PCI_DevSel_mux00001
                                                       PCI_DevSel
    -------------------------------------------------  ---------------------------
    Total                                      7.252ns (3.882ns logic, 3.370ns route)
                                                       (53.5% logic, 46.5% route)

  Minimum Clock Path: PCI_CLK to PCI_DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S1.CLK     net (fanout=135)      0.601   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.855ns logic, 0.608ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IRDYn" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 105 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.853ns.
--------------------------------------------------------------------------------
Slack:                  0.147ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDYn (PAD)
  Destination:          U_txtx/cnt_4 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.394ns (Levels of Logic = 5)
  Clock Path Delay:     2.541ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IRDYn to U_txtx/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   PCI_IRDYn
                                                       PCI_IRDYn
                                                       PCI_IRDYn_IBUF
    CLB_R11C7.S0.F3      net (fanout=6)        1.669   PCI_IRDYn_IBUF
    CLB_R11C7.S0.X       Tilo                  0.653   N2
                                                       PCI_CSTransferWrite11
    CLB_R13C12.S1.F3     net (fanout=14)       1.647   N2
    CLB_R13C12.S1.X      Tilo                  0.653   U_txtx/N19
                                                       U_txtx/cnt_mux0000<3>111
    CLB_R13C12.S1.G4     net (fanout=3)        0.222   U_txtx/N19
    CLB_R13C12.S1.Y      Tilo                  0.653   U_txtx/N19
                                                       U_txtx/cnt_mux0000<5>11
    CLB_R12C11.S1.G4     net (fanout=6)        0.946   U_txtx/N11
    CLB_R12C11.S1.CLK    Tif5ck                1.727   U_txtx/cnt<4>
                                                       U_txtx/cnt_mux0000<5>182
                                                       U_txtx/cnt_mux0000<5>18_f5
                                                       U_txtx/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.394ns (4.910ns logic, 4.484ns route)
                                                       (52.3% logic, 47.7% route)

  Minimum Clock Path: PCI_CLK to U_txtx/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R12C11.S1.CLK    net (fanout=135)      0.679   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (1.855ns logic, 0.686ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack:                  0.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDYn (PAD)
  Destination:          U_txtx/cnt_0 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.200ns (Levels of Logic = 5)
  Clock Path Delay:     2.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IRDYn to U_txtx/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   PCI_IRDYn
                                                       PCI_IRDYn
                                                       PCI_IRDYn_IBUF
    CLB_R11C7.S0.F3      net (fanout=6)        1.669   PCI_IRDYn_IBUF
    CLB_R11C7.S0.X       Tilo                  0.653   N2
                                                       PCI_CSTransferWrite11
    CLB_R13C12.S1.F3     net (fanout=14)       1.647   N2
    CLB_R13C12.S1.X      Tilo                  0.653   U_txtx/N19
                                                       U_txtx/cnt_mux0000<3>111
    CLB_R13C12.S1.G4     net (fanout=3)        0.222   U_txtx/N19
    CLB_R13C12.S1.Y      Tilo                  0.653   U_txtx/N19
                                                       U_txtx/cnt_mux0000<5>11
    CLB_R13C10.S0.G2     net (fanout=6)        1.127   U_txtx/N11
    CLB_R13C10.S0.CLK    Tick                  1.352   U_txtx/cnt<0>
                                                       U_txtx/cnt_mux0000<9>
                                                       U_txtx/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      9.200ns (4.535ns logic, 4.665ns route)
                                                       (49.3% logic, 50.7% route)

  Minimum Clock Path: PCI_CLK to U_txtx/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R13C10.S0.CLK    net (fanout=135)      0.615   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.855ns logic, 0.622ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDYn (PAD)
  Destination:          U_txtx/cnt_2 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.137ns (Levels of Logic = 5)
  Clock Path Delay:     2.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IRDYn to U_txtx/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   PCI_IRDYn
                                                       PCI_IRDYn
                                                       PCI_IRDYn_IBUF
    CLB_R11C7.S0.F3      net (fanout=6)        1.669   PCI_IRDYn_IBUF
    CLB_R11C7.S0.X       Tilo                  0.653   N2
                                                       PCI_CSTransferWrite11
    CLB_R13C12.S1.F3     net (fanout=14)       1.647   N2
    CLB_R13C12.S1.X      Tilo                  0.653   U_txtx/N19
                                                       U_txtx/cnt_mux0000<3>111
    CLB_R13C12.S1.G4     net (fanout=3)        0.222   U_txtx/N19
    CLB_R13C12.S1.Y      Tilo                  0.653   U_txtx/N19
                                                       U_txtx/cnt_mux0000<5>11
    CLB_R13C10.S1.G1     net (fanout=6)        1.064   U_txtx/N11
    CLB_R13C10.S1.CLK    Tick                  1.352   U_txtx/cnt<2>
                                                       U_txtx/cnt_mux0000<7>
                                                       U_txtx/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.137ns (4.535ns logic, 4.602ns route)
                                                       (49.6% logic, 50.4% route)

  Minimum Clock Path: PCI_CLK to U_txtx/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R13C10.S1.CLK    net (fanout=135)      0.615   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.855ns logic, 0.622ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_STOPn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  13.159ns.
--------------------------------------------------------------------------------
Slack:                  -2.159ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSelOE (FF)
  Destination:          PCI_STOPn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      10.696ns (Levels of Logic = 1)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=135)      0.601   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.855ns logic, 0.608ns route)
                                                       (75.3% logic, 24.7% route)

  Maximum Data Path: PCI_DevSelOE to PCI_STOPn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C4.S0.YQ      Tcko                  1.292   PCI_DevSelOE
                                                       PCI_DevSelOE
    P133.T               net (fanout=3)        2.439   PCI_DevSelOE
    P133.PAD             Tioton                6.965   PCI_STOPn
                                                       PCI_STOPn_IOBUF/OBUFT
                                                       PCI_STOPn
    -------------------------------------------------  ---------------------------
    Total                                     10.696ns (8.257ns logic, 2.439ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_TRDYn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.816ns.
--------------------------------------------------------------------------------
Slack:                  -1.816ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSelOE (FF)
  Destination:          PCI_TRDYn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      10.353ns (Levels of Logic = 1)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=135)      0.601   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.855ns logic, 0.608ns route)
                                                       (75.3% logic, 24.7% route)

  Maximum Data Path: PCI_DevSelOE to PCI_TRDYn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C4.S0.YQ      Tcko                  1.292   PCI_DevSelOE
                                                       PCI_DevSelOE
    P130.T               net (fanout=3)        2.096   PCI_DevSelOE
    P130.PAD             Tioton                6.965   PCI_TRDYn
                                                       PCI_TRDYn_IOBUF/OBUFT
                                                       PCI_TRDYn
    -------------------------------------------------  ---------------------------
    Total                                     10.353ns (8.257ns logic, 2.096ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.068ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_TargetReady (FF)
  Destination:          PCI_TRDYn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.613ns (Levels of Logic = 1)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

  Maximum Data Path: PCI_TargetReady to PCI_TRDYn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C2.S1.YQ      Tcko                  1.292   PCI_TargetReady
                                                       PCI_TargetReady
    P130.O               net (fanout=1)        1.522   PCI_TargetReady
    P130.PAD             Tioop                 6.799   PCI_TRDYn
                                                       PCI_TRDYn_IOBUF/OBUFT
                                                       PCI_TRDYn
    -------------------------------------------------  ---------------------------
    Total                                      9.613ns (8.091ns logic, 1.522ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns BEFORE COMP 
"PCI_CLK";

 51 paths analyzed, 23 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.709ns.
--------------------------------------------------------------------------------
Slack:                  0.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<3> (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.164ns (Levels of Logic = 5)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CBE<3> to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P113.I               Tiopi                 1.224   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       PCI_CBE_3_IBUF
    CLB_R9C3.S0.G4       net (fanout=6)        2.530   PCI_CBE_3_IBUF
    CLB_R9C3.S0.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        0.626   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      9.164ns (4.535ns logic, 4.629ns route)
                                                       (49.5% logic, 50.5% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<3> (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.068ns (Levels of Logic = 5)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CBE<3> to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P113.I               Tiopi                 1.224   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       PCI_CBE_3_IBUF
    CLB_R10C2.S0.F1      net (fanout=6)        2.815   PCI_CBE_3_IBUF
    CLB_R10C2.S0.X       Tilo                  0.653   PCI_MEMSpace
                                                       PCI_CBE_MEM1
    CLB_R10C3.S1.F3      net (fanout=1)        0.396   PCI_CBE_MEM
    CLB_R10C3.S1.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S1.G3      net (fanout=3)        0.745   PCI_Targeted2
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (4.535ns logic, 4.533ns route)
                                                       (50.0% logic, 50.0% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  0.485ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<0> (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.970ns (Levels of Logic = 5)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CBE<0> to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.224   PCI_CBE<0>
                                                       PCI_CBE<0>
                                                       PCI_CBE_0_IBUF
    CLB_R10C2.S0.F3      net (fanout=4)        2.717   PCI_CBE_0_IBUF
    CLB_R10C2.S0.X       Tilo                  0.653   PCI_MEMSpace
                                                       PCI_CBE_MEM1
    CLB_R10C3.S1.F3      net (fanout=1)        0.396   PCI_CBE_MEM
    CLB_R10C3.S1.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S1.G3      net (fanout=3)        0.745   PCI_Targeted2
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      8.970ns (4.535ns logic, 4.435ns route)
                                                       (50.6% logic, 49.4% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 232 paths analyzed, 126 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   8.042ns.
--------------------------------------------------------------------------------
Slack:                  -1.042ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<6> (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.497ns (Levels of Logic = 7)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_AD<6> to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.224   PCI_AD<6>
                                                       PCI_AD<6>
                                                       PCI_AD_6_IOBUF/IBUF
    CLB_R6C4.S0.F3       net (fanout=6)        1.730   N125
    CLB_R6C4.S0.COUT     Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                     10.497ns (5.511ns logic, 4.986ns route)
                                                       (52.5% logic, 47.5% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.025ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<8> (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.480ns (Levels of Logic = 7)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_AD<8> to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.224   PCI_AD<8>
                                                       PCI_AD<8>
                                                       PCI_AD_8_IOBUF/IBUF
    CLB_R6C4.S0.G1       net (fanout=4)        1.804   N123
    CLB_R6C4.S0.COUT     Topcyg                1.396   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                     10.480ns (5.420ns logic, 5.060ns route)
                                                       (51.7% logic, 48.3% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.010ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<7> (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.465ns (Levels of Logic = 7)
  Clock Path Delay:     2.455ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_AD<7> to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.224   PCI_AD<7>
                                                       PCI_AD<7>
                                                       PCI_AD_7_IOBUF/IBUF
    CLB_R6C4.S0.F4       net (fanout=6)        1.698   N124
    CLB_R6C4.S0.COUT     Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=3)        0.896   PCI_Targeted32
    CLB_R10C3.S1.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C2.S1.G2      net (fanout=2)        0.577   PCI_Targeted
    CLB_R10C2.S1.CLK     Tick                  1.352   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                     10.465ns (5.511ns logic, 4.954ns route)
                                                       (52.7% logic, 47.3% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C2.S1.CLK     net (fanout=135)      0.593   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.855ns logic, 0.600ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = OUT 41 ns AFTER COMP 
"PCI_CLK";

 300 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  20.959ns.
--------------------------------------------------------------------------------
Slack:                  20.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_TransactionAddr_2 (FF)
  Destination:          PCI_AD<1> (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          41.000ns
  Data Path Delay:      18.494ns (Levels of Logic = 4)
  Clock Path Delay:     2.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_TransactionAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C5.S1.CLK     net (fanout=135)      0.603   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.855ns logic, 0.610ns route)
                                                       (75.3% logic, 24.7% route)

  Maximum Data Path: PCI_TransactionAddr_2 to PCI_AD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C5.S1.XQ      Tcko                  1.292   PCI_TransactionAddr<2>
                                                       PCI_TransactionAddr_2
    CLB_R10C10.S1.F4     net (fanout=11)       2.272   PCI_TransactionAddr<2>
    CLB_R10C10.S1.X      Tilo                  0.653   PCI_CSread_27_cmp_eq0004
                                                       PCI_CSread_27_cmp_eq00041
    CLB_R8C12.S1.F2      net (fanout=10)       1.931   PCI_CSread_27_cmp_eq0004
    CLB_R8C12.S1.X       Tilo                  0.653   N216
                                                       PCI_read<1>_SW1
    CLB_R8C12.S1.G3      net (fanout=1)        0.773   N216
    CLB_R8C12.S1.Y       Tilo                  0.653   N216
                                                       PCI_read<1>
    P22.O                net (fanout=1)        3.468   PCI_read<1>
    P22.PAD              Tioop                 6.799   PCI_AD<1>
                                                       PCI_AD_1_IOBUF/OBUFT
                                                       PCI_AD<1>
    -------------------------------------------------  ---------------------------
    Total                                     18.494ns (10.050ns logic, 8.444ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  20.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_TransactionAddr_2 (FF)
  Destination:          PCI_AD<1> (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          41.000ns
  Data Path Delay:      18.441ns (Levels of Logic = 4)
  Clock Path Delay:     2.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_TransactionAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C5.S1.CLK     net (fanout=135)      0.603   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.855ns logic, 0.610ns route)
                                                       (75.3% logic, 24.7% route)

  Maximum Data Path: PCI_TransactionAddr_2 to PCI_AD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C5.S1.XQ      Tcko                  1.292   PCI_TransactionAddr<2>
                                                       PCI_TransactionAddr_2
    CLB_R10C10.S0.F1     net (fanout=11)       2.538   PCI_TransactionAddr<2>
    CLB_R10C10.S0.X      Tilo                  0.653   PCI_CSread_27_cmp_eq0000
                                                       PCI_CSread_27_cmp_eq00001
    CLB_R8C12.S1.F4      net (fanout=4)        1.612   PCI_CSread_27_cmp_eq0000
    CLB_R8C12.S1.X       Tilo                  0.653   N216
                                                       PCI_read<1>_SW1
    CLB_R8C12.S1.G3      net (fanout=1)        0.773   N216
    CLB_R8C12.S1.Y       Tilo                  0.653   N216
                                                       PCI_read<1>
    P22.O                net (fanout=1)        3.468   PCI_read<1>
    P22.PAD              Tioop                 6.799   PCI_AD<1>
                                                       PCI_AD_1_IOBUF/OBUFT
                                                       PCI_AD<1>
    -------------------------------------------------  ---------------------------
    Total                                     18.441ns (10.050ns logic, 8.391ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  20.189ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_TransactionAddr_1 (FF)
  Destination:          PCI_AD<1> (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          41.000ns
  Data Path Delay:      18.345ns (Levels of Logic = 4)
  Clock Path Delay:     2.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_TransactionAddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C6.S1.CLK     net (fanout=135)      0.604   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (1.855ns logic, 0.611ns route)
                                                       (75.2% logic, 24.8% route)

  Maximum Data Path: PCI_TransactionAddr_1 to PCI_AD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C6.S1.YQ      Tcko                  1.292   PCI_TransactionAddr_1_1
                                                       PCI_TransactionAddr_1
    CLB_R10C10.S1.F2     net (fanout=43)       2.123   PCI_TransactionAddr<1>
    CLB_R10C10.S1.X      Tilo                  0.653   PCI_CSread_27_cmp_eq0004
                                                       PCI_CSread_27_cmp_eq00041
    CLB_R8C12.S1.F2      net (fanout=10)       1.931   PCI_CSread_27_cmp_eq0004
    CLB_R8C12.S1.X       Tilo                  0.653   N216
                                                       PCI_read<1>_SW1
    CLB_R8C12.S1.G3      net (fanout=1)        0.773   N216
    CLB_R8C12.S1.Y       Tilo                  0.653   N216
                                                       PCI_read<1>
    P22.O                net (fanout=1)        3.468   PCI_read<1>
    P22.PAD              Tioop                 6.799   PCI_AD<1>
                                                       PCI_AD_1_IOBUF/OBUFT
                                                       PCI_AD<1>
    -------------------------------------------------  ---------------------------
    Total                                     18.345ns (10.050ns logic, 8.295ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------


4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PCI_CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PCI_AD<0>   |    6.706(R)|   -0.985(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<1>   |    6.727(R)|   -1.190(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<2>   |    3.747(R)|   -0.948(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<3>   |    4.035(R)|   -0.919(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<4>   |    3.509(R)|   -0.901(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<5>   |    3.298(R)|   -0.925(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<6>   |    8.042(R)|   -0.853(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<7>   |    8.010(R)|   -0.607(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<8>   |    8.025(R)|   -0.508(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<9>   |    7.935(R)|   -0.183(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<10>  |    7.357(R)|   -0.209(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<11>  |    7.571(R)|    0.097(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<12>  |    7.716(R)|   -0.193(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<13>  |    7.744(R)|   -0.137(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<14>  |    7.701(R)|    0.152(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<15>  |    7.450(R)|    0.187(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<16>  |    7.256(R)|   -0.140(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<17>  |    6.974(R)|    0.027(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<18>  |    7.072(R)|   -0.129(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<19>  |    7.248(R)|    0.171(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<20>  |    7.041(R)|   -0.235(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<21>  |    7.362(R)|    0.011(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<22>  |    6.995(R)|    0.403(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<23>  |    7.209(R)|   -0.192(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<24>  |    7.422(R)|   -0.388(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<25>  |    7.482(R)|   -0.190(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<26>  |    7.503(R)|   -0.154(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<27>  |    7.648(R)|   -0.661(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<28>  |    7.682(R)|   -0.479(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<29>  |    7.635(R)|   -0.714(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<30>  |    7.874(R)|   -0.935(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<31>  |    7.614(R)|   -0.474(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<0>  |    6.515(R)|   -0.285(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<1>  |    6.036(R)|   -0.169(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<2>  |    6.052(R)|   -0.775(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<3>  |    6.709(R)|   -1.031(R)|PCI_CLK_BUFGP     |   0.000|
PCI_FRAMEn  |    4.829(R)|   -0.620(R)|PCI_CLK_BUFGP     |   0.000|
PCI_IDSEL   |    6.150(R)|   -0.556(R)|PCI_CLK_BUFGP     |   0.000|
PCI_IRDYn   |    6.853(R)|    0.056(R)|PCI_CLK_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock PCI_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PCI_AD<0>   |   19.755(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<1>   |   20.959(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<2>   |   19.505(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<3>   |   18.958(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<4>   |   18.856(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<5>   |   18.668(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<6>   |   18.131(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<7>   |   19.836(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<8>   |   19.595(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<9>   |   17.778(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<10>  |   17.986(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<11>  |   18.063(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<12>  |   19.063(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<13>  |   18.663(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<14>  |   18.843(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<15>  |   18.341(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<16>  |   17.690(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<17>  |   18.752(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<18>  |   17.165(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<19>  |   17.157(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<20>  |   18.997(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<21>  |   17.216(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<22>  |   17.982(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<23>  |   19.008(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<24>  |   18.886(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<25>  |   18.237(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<26>  |   18.310(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<27>  |   18.213(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<28>  |   18.213(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<29>  |   16.904(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<30>  |   17.972(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<31>  |   17.879(R)|PCI_CLK_BUFGP     |   0.000|
PCI_DEVSELn |   12.739(R)|PCI_CLK_BUFGP     |   0.000|
PCI_STOPn   |   13.159(R)|PCI_CLK_BUFGP     |   0.000|
PCI_TRDYn   |   12.816(R)|PCI_CLK_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK24          |   12.835|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCI_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCI_CLK        |   10.610|         |         |         |
---------------+---------+---------+---------+---------+

COMP "PCI_DEVSELn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_DEVSELn                                    |       12.739|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "PCI_STOPn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_STOPn                                      |       13.159|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "PCI_TRDYn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_TRDYn                                      |       12.816|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "PCI_AD_GRP" OFFSET = OUT 41 ns AFTER COMP "PCI_CLK";
Bus Skew: 4.055 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_AD<0>                                      |       19.755|        2.851|
PCI_AD<1>                                      |       20.959|        4.055|
PCI_AD<2>                                      |       19.505|        2.601|
PCI_AD<3>                                      |       18.958|        2.054|
PCI_AD<4>                                      |       18.856|        1.952|
PCI_AD<5>                                      |       18.668|        1.764|
PCI_AD<6>                                      |       18.131|        1.227|
PCI_AD<7>                                      |       19.836|        2.932|
PCI_AD<8>                                      |       19.595|        2.691|
PCI_AD<9>                                      |       17.778|        0.874|
PCI_AD<10>                                     |       17.986|        1.082|
PCI_AD<11>                                     |       18.063|        1.159|
PCI_AD<12>                                     |       19.063|        2.159|
PCI_AD<13>                                     |       18.663|        1.759|
PCI_AD<14>                                     |       18.843|        1.939|
PCI_AD<15>                                     |       18.341|        1.437|
PCI_AD<16>                                     |       17.690|        0.786|
PCI_AD<17>                                     |       18.752|        1.848|
PCI_AD<18>                                     |       17.165|        0.261|
PCI_AD<19>                                     |       17.157|        0.253|
PCI_AD<20>                                     |       18.997|        2.093|
PCI_AD<21>                                     |       17.216|        0.312|
PCI_AD<22>                                     |       17.982|        1.078|
PCI_AD<23>                                     |       19.008|        2.104|
PCI_AD<24>                                     |       18.886|        1.982|
PCI_AD<25>                                     |       18.237|        1.333|
PCI_AD<26>                                     |       18.310|        1.406|
PCI_AD<27>                                     |       18.213|        1.309|
PCI_AD<28>                                     |       18.213|        1.309|
PCI_AD<29>                                     |       16.904|        0.000|
PCI_AD<30>                                     |       17.972|        1.068|
PCI_AD<31>                                     |       17.879|        0.975|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 5  Score: 7438

Constraints cover 2408 paths, 0 nets, and 1210 connections

Design statistics:
   Minimum period:  12.835ns{1}   (Maximum frequency:  77.912MHz)
   Minimum input required time before clock:   8.042ns
   Minimum output required time after clock:  20.959ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 29 12:44:15 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 64 MB



