--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/data/fhiggins/xilinx_se/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml lab5_top_io_wrapper.twx lab5_top_io_wrapper.ncd -o
lab5_top_io_wrapper.twr lab5_top_io_wrapper.pcf -ucf 2612_lab5.ucf

Design file:              lab5_top_io_wrapper.ncd
Physical constraint file: lab5_top_io_wrapper.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |Led<0>         |    7.173|
sw<0>          |Led<1>         |    7.419|
sw<0>          |Led<2>         |    7.972|
sw<0>          |Led<3>         |    7.537|
sw<0>          |Led<4>         |    8.067|
sw<1>          |Led<0>         |    7.318|
sw<1>          |Led<1>         |    7.019|
sw<1>          |Led<2>         |    7.786|
sw<1>          |Led<3>         |    7.621|
sw<1>          |Led<4>         |    8.457|
sw<2>          |Led<0>         |    7.038|
sw<2>          |Led<2>         |    7.239|
sw<2>          |Led<3>         |    6.656|
sw<2>          |Led<4>         |    8.099|
sw<3>          |Led<0>         |    7.815|
sw<3>          |Led<1>         |    7.305|
sw<3>          |Led<2>         |    7.053|
sw<3>          |Led<3>         |    7.052|
sw<3>          |Led<4>         |    8.676|
sw<4>          |Led<0>         |    6.919|
sw<4>          |Led<1>         |    7.674|
sw<4>          |Led<2>         |    7.294|
sw<4>          |Led<3>         |    7.029|
sw<4>          |Led<4>         |    8.864|
sw<5>          |Led<0>         |    7.686|
sw<5>          |Led<1>         |    8.307|
sw<5>          |Led<2>         |    6.669|
sw<5>          |Led<3>         |    6.518|
sw<5>          |Led<4>         |    8.249|
---------------+---------------+---------+


Analysis completed Fri Sep 28 13:43:17 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



