Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir" ".."  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mux2x16.vf" in library work
Module <M2_1_MXILINX_mux2x16> compiled
Compiling verilog file "mux16b8.vf" in library work
Module <mux2x16> compiled
Module <M2_1E_MXILINX_mux16b8> compiled
Module <M8_1E_MXILINX_mux16b8> compiled
Compiling verilog file "../lcdCounter.v" in library work
Module <mux16b8> compiled
Compiling verilog file "add1b.vf" in library work
Module <lcdCounter> compiled
Compiling verilog file "timing.vf" in library work
Module <add1b> compiled
Compiling verilog file "../sll16b8i.v" in library work
Module <timing> compiled
Compiling verilog file "reg16.vf" in library work
Module <sll16b8i> compiled
Module <FD16CE_MXILINX_reg16> compiled
Compiling verilog file "mux8b4.vf" in library work
Module <reg16> compiled
Module <M2_1E_MXILINX_mux8b4> compiled
Module <M4_1E_MXILINX_mux8b4> compiled
Compiling verilog file "mux4b4.vf" in library work
Module <mux8b4> compiled
Module <M2_1E_MXILINX_mux4b4> compiled
Module <M4_1E_MXILINX_mux4b4> compiled
Compiling verilog file "mux4b2.vf" in library work
Module <mux4b4> compiled
Module <M2_1_MXILINX_mux4b2> compiled
Compiling verilog file "Mux16x16.vf" in library work
Module <mux4b2> compiled
Module <M2_1_MXILINX_Mux16x16> compiled
Module <mux2x16_MUSER_Mux16x16> compiled
Module <M2_1E_MXILINX_Mux16x16> compiled
Module <M8_1E_MXILINX_Mux16x16> compiled
Module <mux16b8_MUSER_Mux16x16> compiled
Compiling verilog file "../lcd_write_byte.v" in library work
Module <Mux16x16> compiled
Compiling verilog file "../lcd_pwr_on_init.v" in library work
Module <lcd_write_byte> compiled
Compiling verilog file "../lcd_control_master.v" in library work
Module <lcd_pwr_on_init> compiled
Compiling verilog file "../lcd_cfg_display.v" in library work
Module <lcd_control_master> compiled
Compiling verilog file "../ipcore_dir/dist_mem.v" in library work
Module <lcd_cfg_display> compiled
Compiling verilog file "../displayRom.v" in library work
Module <dist_mem> compiled
Compiling verilog file "decode4b16.vf" in library work
Module <displayRom> compiled
Compiling verilog file "../debounce_counter.v" in library work
Module <decode4b16> compiled
Compiling verilog file "alu1b.vf" in library work
Module <debounce_counter> compiled
Module <M2_1E_MXILINX_alu1b> compiled
Module <M8_1E_MXILINX_alu1b> compiled
Module <M2_1_MXILINX_alu1b> compiled
Module <add1b_MUSER_alu1b> compiled
Compiling verilog file "ZE.vf" in library work
Module <alu1b> compiled
Compiling verilog file "SL1.vf" in library work
Module <ZE> compiled
Compiling verilog file "SE.vf" in library work
Module <SL1> compiled
Compiling verilog file "regFile.vf" in library work
Module <SE> compiled
Module <FD16RE_MXILINX_regFile> compiled
Module <M2_1_MXILINX_regFile> compiled
Module <mux2x16_MUSER_regFile> compiled
Module <M2_1E_MXILINX_regFile> compiled
Module <M8_1E_MXILINX_regFile> compiled
Module <mux16b8_MUSER_regFile> compiled
Module <Mux16x16_MUSER_regFile> compiled
Module <decode4b16_MUSER_regFile> compiled
Compiling verilog file "mux4x16.vf" in library work
Module <regFile> compiled
Module <M2_1_MXILINX_mux4x16> compiled
Module <mux2x16_MUSER_mux4x16> compiled
Compiling verilog file "Memory.vf" in library work
Module <mux4x16> compiled
Module <M2_1_MXILINX_Memory> compiled
Module <mux2x16_MUSER_Memory> compiled
Compiling verilog file "../MemControl.v" in library work
Module <Memory> compiled
Compiling verilog file "lcd_driver.vf" in library work
Module <MemControl> compiled
Module <FD16CE_MXILINX_lcd_driver> compiled
Module <M2_1E_MXILINX_lcd_driver> compiled
Module <M4_1E_MXILINX_lcd_driver> compiled
Module <mux4b4_MUSER_lcd_driver> compiled
Module <M2_1_MXILINX_lcd_driver> compiled
Module <mux4b2_MUSER_lcd_driver> compiled
Module <mux8b4_MUSER_lcd_driver> compiled
Module <timing_MUSER_lcd_driver> compiled
Compiling verilog file "intReg16.vf" in library work
Module <lcd_driver> compiled
Compiling verilog file "InstructionRegister.vf" in library work
Module <intReg16> compiled
Module <FD16CE_MXILINX_InstructionRegister> compiled
Module <reg16_MUSER_InstructionRegister> compiled
Compiling verilog file "debouncer.vf" in library work
Module <InstructionRegister> compiled
Compiling verilog file "../control.v" in library work
Module <debouncer> compiled
Compiling verilog file "../AluControl.v" in library work
Module <CHINPO_control_unit> compiled
Compiling verilog file "alu16b.vf" in library work
Module <AluControl> compiled
Module <M2_1_MXILINX_alu16b> compiled
Module <mux2x16_MUSER_alu16b> compiled
Module <NOR16_MXILINX_alu16b> compiled
Module <M2_1E_MXILINX_alu16b> compiled
Module <M8_1E_MXILINX_alu16b> compiled
Module <add1b_MUSER_alu16b> compiled
Module <alu1b_MUSER_alu16b> compiled
Compiling verilog file "Datapath.vf" in library work
Module <alu16b> compiled
Module <FD16CE_MXILINX_Datapath> compiled
Module <reg16_MUSER_Datapath> compiled
Module <M2_1_MXILINX_Datapath> compiled
Module <mux2x16_MUSER_Datapath> compiled
Module <M2_1E_MXILINX_Datapath> compiled
Module <M4_1E_MXILINX_Datapath> compiled
Module <mux4b4_MUSER_Datapath> compiled
Module <mux4b2_MUSER_Datapath> compiled
Module <mux8b4_MUSER_Datapath> compiled
Module <timing_MUSER_Datapath> compiled
Module <lcd_driver_MUSER_Datapath> compiled
Module <debouncer_MUSER_Datapath> compiled
Module <mux4x16_MUSER_Datapath> compiled
Module <intReg16_MUSER_Datapath> compiled
Module <Memory_MUSER_Datapath> compiled
Module <COMP16_MXILINX_Datapath> compiled
Module <NOR16_MXILINX_Datapath> compiled
Module <M8_1E_MXILINX_Datapath> compiled
Module <add1b_MUSER_Datapath> compiled
Module <alu1b_MUSER_Datapath> compiled
Module <alu16b_MUSER_Datapath> compiled
Module <SL1_MUSER_Datapath> compiled
Module <SE_MUSER_Datapath> compiled
Module <ZE_MUSER_Datapath> compiled
Module <mux16b8_MUSER_Datapath> compiled
Module <FD16RE_MXILINX_Datapath> compiled
Module <Mux16x16_MUSER_Datapath> compiled
Module <decode4b16_MUSER_Datapath> compiled
Module <regFile_MUSER_Datapath> compiled
Module <InstructionRegister_MUSER_Datapath> compiled
Module <Datapath> compiled
No errors in compilation
Analysis of file <"Datapath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Datapath> in library <work>.

Analyzing hierarchy for module <alu16b_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <AluControl> in library <work>.

Analyzing hierarchy for module <reg16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux2x16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux16b8_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <COMP16_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <CHINPO_control_unit> in library <work> with parameters.
	BEQ = "00000000000000000000000000000101"
	DR = "00000000000000000000000000000010"
	DR_Write = "00000000000000000000000000001000"
	Decode = "00000000000000000000000000000001"
	Fetch = "00000000000000000000000000000000"
	I = "00000000000000000000000000000011"
	Interrupt = "00000000000000000000000000001110"
	J = "00000000000000000000000000000110"
	JAL = "00000000000000000000000000001100"
	JR = "00000000000000000000000000000111"
	LW_Read = "00000000000000000000000000001010"
	LW_Write = "00000000000000000000000000001011"
	RESET_STATE = "00000000000000000000000000001101"
	SW = "00000000000000000000000000000100"
	SW_Write = "00000000000000000000000000001001"

Analyzing hierarchy for module <InstructionRegister_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <regFile_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <SL1_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <SE_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <Memory_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <MemControl> in library <work>.

Analyzing hierarchy for module <intReg16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux4x16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <debouncer_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <lcd_driver_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <ZE_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <alu1b_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <sll16b8i> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <reg16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <decode4b16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <Mux16x16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux2x16_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <lcd_cfg_display> in library <work> with parameters.
	CLEAR_DISPLAY = "00000000000000000000000000000100"
	DONE = "00000000000000000000000000000111"
	ENTRY_SET = "00000000000000000000000000000010"
	FUNCTION_SET = "00000000000000000000000000000001"
	READY = "00000000000000000000000000000000"
	SET_DISPLAY = "00000000000000000000000000000011"
	TWO_MS_START = "00000000000000000000000000000101"
	TWO_MS_WAIT = "00000000000000000000000000000110"

Analyzing hierarchy for module <lcd_pwr_on_init> in library <work> with parameters.
	DONE = "00000000000000000000000000010011"
	EIGHT_START = "00000000000000000000000000010001"
	EIGHT_WAIT = "00000000000000000000000000010010"
	FIFTEEN_MS_START = "00000000000000000000000000000001"
	FIFTEEN_MS_WAIT = "00000000000000000000000000000010"
	FIVE_START = "00000000000000000000000000001011"
	FIVE_WAIT = "00000000000000000000000000001100"
	FOUR_START = "00000000000000000000000000001001"
	FOUR_WAIT = "00000000000000000000000000001010"
	ONE_START = "00000000000000000000000000000011"
	ONE_WAIT = "00000000000000000000000000000100"
	READY = "00000000000000000000000000000000"
	SEVEN_START = "00000000000000000000000000001111"
	SEVEN_WAIT = "00000000000000000000000000010000"
	SIX_START = "00000000000000000000000000001101"
	SIX_WAIT = "00000000000000000000000000001110"
	THREE_START = "00000000000000000000000000000111"
	THREE_WAIT = "00000000000000000000000000001000"
	TWO_START = "00000000000000000000000000000101"
	TWO_WAIT = "00000000000000000000000000000110"

Analyzing hierarchy for module <lcd_write_byte> in library <work> with parameters.
	DONE = "00000000000000000000000000001101"
	FORTY_US_START = "00000000000000000000000000001011"
	FORTY_US_WAIT = "00000000000000000000000000001100"
	HIGH_HOLD_START = "00000000000000000000000000000011"
	HIGH_HOLD_WAIT = "00000000000000000000000000000100"
	HIGH_SETUP_DONE = "00000000000000000000000000000010"
	HIGH_SETUP_START = "00000000000000000000000000000001"
	LOW_HOLD_START = "00000000000000000000000000001001"
	LOW_HOLD_WAIT = "00000000000000000000000000001010"
	LOW_SETUP_DONE = "00000000000000000000000000001000"
	LOW_SETUP_START = "00000000000000000000000000000111"
	ONE_US_START = "00000000000000000000000000000101"
	ONE_US_WAIT = "00000000000000000000000000000110"
	READY = "00000000000000000000000000000000"

Analyzing hierarchy for module <timing_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux8b4_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux4b2_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <lcd_control_master> in library <work> with parameters.
	CFG_DISPLAY = "00000000000000000000000000000010"
	DISPATCH = "00000000000000000000000000000011"
	NEXT_BYTE = "00000000000000000000000000000110"
	PWR_ON_INIT = "00000000000000000000000000000001"
	SET_ADDR = "00000000000000000000000000000100"
	WAIT = "00000000000000000000000000000000"
	WRITE_BYTE = "00000000000000000000000000000101"

Analyzing hierarchy for module <mux4b4_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <add1b_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <mux16b8_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <mux16b8_MUSER_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M8_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Datapath> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Datapath>.
WARNING:Xst:852 - "Datapath.vf" line 2999: Unconnected input port 'reset' of instance 'XLXI_79' is tied to GND.
WARNING:Xst:852 - "Datapath.vf" line 3005: Unconnected input port 'reset' of instance 'XLXI_80' is tied to GND.
Module <Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  comparator_75" for instance <comparator> in unit <Datapath>.
Analyzing module <alu16b_MUSER_Datapath> in library <work>.
Module <alu16b_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_36_42" for instance <XLXI_36> in unit <alu16b_MUSER_Datapath>.
Analyzing module <alu1b_MUSER_Datapath> in library <work>.
Module <alu1b_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_15_40" for instance <XLXI_15> in unit <alu1b_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_17_41" for instance <XLXI_17> in unit <alu1b_MUSER_Datapath>.
Analyzing module <add1b_MUSER_Datapath> in library <work>.
Module <add1b_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.17> in library <work>.
Module <M2_1_MXILINX_Datapath.17> is correct for synthesis.
 
Analyzing module <M8_1E_MXILINX_Datapath.17> in library <work>.
Module <M8_1E_MXILINX_Datapath.17> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.17>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.17>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.17>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.17>.
Analyzing module <M2_1E_MXILINX_Datapath.1> in library <work>.
Module <M2_1E_MXILINX_Datapath.1> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_Datapath.2> in library <work>.
Module <M2_1E_MXILINX_Datapath.2> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_Datapath.3> in library <work>.
Module <M2_1E_MXILINX_Datapath.3> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_Datapath.4> in library <work>.
Module <M2_1E_MXILINX_Datapath.4> is correct for synthesis.
 
Analyzing module <sll16b8i> in library <work>.
Module <sll16b8i> is correct for synthesis.
 
Analyzing module <NOR16_MXILINX_Datapath> in library <work>.
Module <NOR16_MXILINX_Datapath> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_Datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_Datapath>.
Analyzing module <AluControl> in library <work>.
Module <AluControl> is correct for synthesis.
 
Analyzing module <reg16_MUSER_Datapath> in library <work>.
Module <reg16_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <reg16_MUSER_Datapath>.
Analyzing module <FD16CE_MXILINX_Datapath.1> in library <work>.
Module <FD16CE_MXILINX_Datapath.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Datapath.1>.
Analyzing module <mux2x16_MUSER_Datapath> in library <work>.
Module <mux2x16_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_10_6" for instance <XLXI_10> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_11_7" for instance <XLXI_11> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_12_8" for instance <XLXI_12> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_13_9" for instance <XLXI_13> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_14_10" for instance <XLXI_14> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_15_11" for instance <XLXI_15> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_16_13" for instance <XLXI_16> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_17_16" for instance <XLXI_17> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_18_15" for instance <XLXI_18> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_19_14" for instance <XLXI_19> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_4_12" for instance <XLXI_4> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_5_1" for instance <XLXI_5> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_6_2" for instance <XLXI_6> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_7_3" for instance <XLXI_7> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_8_4" for instance <XLXI_8> in unit <mux2x16_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_9_5" for instance <XLXI_9> in unit <mux2x16_MUSER_Datapath>.
Analyzing module <M2_1_MXILINX_Datapath.1> in library <work>.
Module <M2_1_MXILINX_Datapath.1> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.2> in library <work>.
Module <M2_1_MXILINX_Datapath.2> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.3> in library <work>.
Module <M2_1_MXILINX_Datapath.3> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.4> in library <work>.
Module <M2_1_MXILINX_Datapath.4> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.5> in library <work>.
Module <M2_1_MXILINX_Datapath.5> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.6> in library <work>.
Module <M2_1_MXILINX_Datapath.6> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.7> in library <work>.
Module <M2_1_MXILINX_Datapath.7> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.8> in library <work>.
Module <M2_1_MXILINX_Datapath.8> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.9> in library <work>.
Module <M2_1_MXILINX_Datapath.9> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.10> in library <work>.
Module <M2_1_MXILINX_Datapath.10> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.11> in library <work>.
Module <M2_1_MXILINX_Datapath.11> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.12> in library <work>.
Module <M2_1_MXILINX_Datapath.12> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.13> in library <work>.
Module <M2_1_MXILINX_Datapath.13> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.14> in library <work>.
Module <M2_1_MXILINX_Datapath.14> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.15> in library <work>.
Module <M2_1_MXILINX_Datapath.15> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.16> in library <work>.
Module <M2_1_MXILINX_Datapath.16> is correct for synthesis.
 
Analyzing module <mux16b8_MUSER_Datapath> in library <work>.
Module <mux16b8_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_43" for instance <XLXI_1> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_10_45" for instance <XLXI_10> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_11_46" for instance <XLXI_11> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_24_47" for instance <XLXI_24> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_25_48" for instance <XLXI_25> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_26_49" for instance <XLXI_26> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_27_50" for instance <XLXI_27> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_28_51" for instance <XLXI_28> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_29_52" for instance <XLXI_29> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_30_53" for instance <XLXI_30> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_31_54" for instance <XLXI_31> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_32_55" for instance <XLXI_32> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_33_56" for instance <XLXI_33> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_34_57" for instance <XLXI_34> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_35_58" for instance <XLXI_35> in unit <mux16b8_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_9_44" for instance <XLXI_9> in unit <mux16b8_MUSER_Datapath>.
Analyzing module <M8_1E_MXILINX_Datapath.1> in library <work>.
Module <M8_1E_MXILINX_Datapath.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.1>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.1>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.1>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.1>.
Analyzing module <M8_1E_MXILINX_Datapath.2> in library <work>.
Module <M8_1E_MXILINX_Datapath.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.2>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.2>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.2>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.2>.
Analyzing module <M8_1E_MXILINX_Datapath.3> in library <work>.
Module <M8_1E_MXILINX_Datapath.3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.3>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.3>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.3>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.3>.
Analyzing module <M8_1E_MXILINX_Datapath.4> in library <work>.
Module <M8_1E_MXILINX_Datapath.4> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.4>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.4>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.4>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.4>.
Analyzing module <M8_1E_MXILINX_Datapath.5> in library <work>.
Module <M8_1E_MXILINX_Datapath.5> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.5>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.5>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.5>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.5>.
Analyzing module <M8_1E_MXILINX_Datapath.6> in library <work>.
Module <M8_1E_MXILINX_Datapath.6> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.6>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.6>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.6>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.6>.
Analyzing module <M8_1E_MXILINX_Datapath.7> in library <work>.
Module <M8_1E_MXILINX_Datapath.7> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.7>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.7>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.7>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.7>.
Analyzing module <M8_1E_MXILINX_Datapath.8> in library <work>.
Module <M8_1E_MXILINX_Datapath.8> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.8>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.8>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.8>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.8>.
Analyzing module <M8_1E_MXILINX_Datapath.9> in library <work>.
Module <M8_1E_MXILINX_Datapath.9> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.9>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.9>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.9>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.9>.
Analyzing module <M8_1E_MXILINX_Datapath.10> in library <work>.
Module <M8_1E_MXILINX_Datapath.10> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.10>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.10>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.10>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.10>.
Analyzing module <M8_1E_MXILINX_Datapath.11> in library <work>.
Module <M8_1E_MXILINX_Datapath.11> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.11>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.11>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.11>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.11>.
Analyzing module <M8_1E_MXILINX_Datapath.12> in library <work>.
Module <M8_1E_MXILINX_Datapath.12> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.12>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.12>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.12>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.12>.
Analyzing module <M8_1E_MXILINX_Datapath.13> in library <work>.
Module <M8_1E_MXILINX_Datapath.13> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.13>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.13>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.13>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.13>.
Analyzing module <M8_1E_MXILINX_Datapath.14> in library <work>.
Module <M8_1E_MXILINX_Datapath.14> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.14>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.14>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.14>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.14>.
Analyzing module <M8_1E_MXILINX_Datapath.15> in library <work>.
Module <M8_1E_MXILINX_Datapath.15> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.15>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.15>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.15>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.15>.
Analyzing module <M8_1E_MXILINX_Datapath.16> in library <work>.
Module <M8_1E_MXILINX_Datapath.16> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_39" for instance <I_M01> in unit <M8_1E_MXILINX_Datapath.16>.
    Set user-defined property "HU_SET =  I_M23_38" for instance <I_M23> in unit <M8_1E_MXILINX_Datapath.16>.
    Set user-defined property "HU_SET =  I_M45_37" for instance <I_M45> in unit <M8_1E_MXILINX_Datapath.16>.
    Set user-defined property "HU_SET =  I_M67_36" for instance <I_M67> in unit <M8_1E_MXILINX_Datapath.16>.
Analyzing module <COMP16_MXILINX_Datapath> in library <work>.
Module <COMP16_MXILINX_Datapath> is correct for synthesis.
 
Analyzing module <CHINPO_control_unit> in library <work>.
	BEQ = 32'sb00000000000000000000000000000101
	DR = 32'sb00000000000000000000000000000010
	DR_Write = 32'sb00000000000000000000000000001000
	Decode = 32'sb00000000000000000000000000000001
	Fetch = 32'sb00000000000000000000000000000000
	I = 32'sb00000000000000000000000000000011
	Interrupt = 32'sb00000000000000000000000000001110
	J = 32'sb00000000000000000000000000000110
	JAL = 32'sb00000000000000000000000000001100
	JR = 32'sb00000000000000000000000000000111
	LW_Read = 32'sb00000000000000000000000000001010
	LW_Write = 32'sb00000000000000000000000000001011
	RESET_STATE = 32'sb00000000000000000000000000001101
	SW = 32'sb00000000000000000000000000000100
	SW_Write = 32'sb00000000000000000000000000001001
WARNING:Xst:905 - "../control.v" line 113: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <IR3>, <IR2>, <IR1>, <IR0>
WARNING:Xst:905 - "../control.v" line 229: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Branch>, <Int>
Module <CHINPO_control_unit> is correct for synthesis.
 
Analyzing module <InstructionRegister_MUSER_Datapath> in library <work>.
Module <InstructionRegister_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <regFile_MUSER_Datapath> in library <work>.
Module <regFile_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_10_65" for instance <XLXI_10> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_11_64" for instance <XLXI_11> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_12_63" for instance <XLXI_12> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_13_59" for instance <XLXI_13> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_14_60" for instance <XLXI_14> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_15_61" for instance <XLXI_15> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_16_62" for instance <XLXI_16> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_2_69" for instance <XLXI_2> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_3_70" for instance <XLXI_3> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_4_71" for instance <XLXI_4> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_5_72" for instance <XLXI_5> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_6_68" for instance <XLXI_6> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_66_74" for instance <XLXI_66> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_7_66" for instance <XLXI_7> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_8_67" for instance <XLXI_8> in unit <regFile_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_9_73" for instance <XLXI_9> in unit <regFile_MUSER_Datapath>.
Analyzing module <FD16RE_MXILINX_Datapath.1> in library <work>.
Module <FD16RE_MXILINX_Datapath.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.1>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.1>.
Analyzing module <FD16RE_MXILINX_Datapath.2> in library <work>.
Module <FD16RE_MXILINX_Datapath.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.2>.
Analyzing module <FD16RE_MXILINX_Datapath.3> in library <work>.
Module <FD16RE_MXILINX_Datapath.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.3>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.3>.
Analyzing module <FD16RE_MXILINX_Datapath.4> in library <work>.
Module <FD16RE_MXILINX_Datapath.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.4>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.4>.
Analyzing module <FD16RE_MXILINX_Datapath.5> in library <work>.
Module <FD16RE_MXILINX_Datapath.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.5>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.5>.
Analyzing module <FD16RE_MXILINX_Datapath.6> in library <work>.
Module <FD16RE_MXILINX_Datapath.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.6>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.6>.
Analyzing module <FD16RE_MXILINX_Datapath.7> in library <work>.
Module <FD16RE_MXILINX_Datapath.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.7>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.7>.
Analyzing module <FD16RE_MXILINX_Datapath.8> in library <work>.
Module <FD16RE_MXILINX_Datapath.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.8>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.8>.
Analyzing module <FD16RE_MXILINX_Datapath.9> in library <work>.
Module <FD16RE_MXILINX_Datapath.9> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.9>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.9>.
Analyzing module <FD16RE_MXILINX_Datapath.10> in library <work>.
Module <FD16RE_MXILINX_Datapath.10> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.10>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.10>.
Analyzing module <FD16RE_MXILINX_Datapath.11> in library <work>.
Module <FD16RE_MXILINX_Datapath.11> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.11>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.11>.
Analyzing module <FD16RE_MXILINX_Datapath.12> in library <work>.
Module <FD16RE_MXILINX_Datapath.12> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.12>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.12>.
Analyzing module <FD16RE_MXILINX_Datapath.13> in library <work>.
Module <FD16RE_MXILINX_Datapath.13> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.13>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.13>.
Analyzing module <FD16RE_MXILINX_Datapath.14> in library <work>.
Module <FD16RE_MXILINX_Datapath.14> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.14>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.14>.
Analyzing module <FD16RE_MXILINX_Datapath.15> in library <work>.
Module <FD16RE_MXILINX_Datapath.15> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.15>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.15>.
Analyzing module <decode4b16_MUSER_Datapath> in library <work>.
Module <decode4b16_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <Mux16x16_MUSER_Datapath> in library <work>.
Module <Mux16x16_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <FD16RE_MXILINX_Datapath.16> in library <work>.
Module <FD16RE_MXILINX_Datapath.16> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Datapath.16>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Datapath.16>.
Analyzing module <SL1_MUSER_Datapath> in library <work>.
Module <SL1_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <SE_MUSER_Datapath> in library <work>.
Module <SE_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <Memory_MUSER_Datapath> in library <work>.
WARNING:Xst:2211 - "../ipcore_dir/dist_mem.v" line 1058: Instantiating black box module <dist_mem>.
Module <Memory_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <MemControl> in library <work>.
Module <MemControl> is correct for synthesis.
 
Analyzing module <intReg16_MUSER_Datapath> in library <work>.
Module <intReg16_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_46> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_47> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_48> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_49> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_51> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_52> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_53> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_54> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_55> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_56> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_57> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_58> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_59> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_60> in unit <intReg16_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_61> in unit <intReg16_MUSER_Datapath>.
Analyzing module <mux4x16_MUSER_Datapath> in library <work>.
Module <mux4x16_MUSER_Datapath> is correct for synthesis.
 
Analyzing module <debouncer_MUSER_Datapath> in library <work>.
WARNING:Xst:2211 - "../debounce_counter.v" line 818: Instantiating black box module <debounce_counter>.
Module <debouncer_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <debouncer_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <debouncer_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_80> in unit <debouncer_MUSER_Datapath>.
    Set user-defined property "INIT =  0" for instance <XLXI_81> in unit <debouncer_MUSER_Datapath>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <XLXI_85> in unit <debouncer_MUSER_Datapath>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <XLXI_85> in unit <debouncer_MUSER_Datapath>.
    Set property "SYN_NOPRUNE = 1" for unit <debounce_counter>.
Analyzing module <lcd_driver_MUSER_Datapath> in library <work>.
WARNING:Xst:2211 - "../displayRom.v" line 745: Instantiating black box module <displayRom>.
Module <lcd_driver_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_63_35" for instance <XLXI_63> in unit <lcd_driver_MUSER_Datapath>.
Analyzing module <lcd_cfg_display> in library <work>.
	CLEAR_DISPLAY = 32'sb00000000000000000000000000000100
	DONE = 32'sb00000000000000000000000000000111
	ENTRY_SET = 32'sb00000000000000000000000000000010
	FUNCTION_SET = 32'sb00000000000000000000000000000001
	READY = 32'sb00000000000000000000000000000000
	SET_DISPLAY = 32'sb00000000000000000000000000000011
	TWO_MS_START = 32'sb00000000000000000000000000000101
	TWO_MS_WAIT = 32'sb00000000000000000000000000000110
Module <lcd_cfg_display> is correct for synthesis.
 
Analyzing module <lcd_pwr_on_init> in library <work>.
	DONE = 32'sb00000000000000000000000000010011
	EIGHT_START = 32'sb00000000000000000000000000010001
	EIGHT_WAIT = 32'sb00000000000000000000000000010010
	FIFTEEN_MS_START = 32'sb00000000000000000000000000000001
	FIFTEEN_MS_WAIT = 32'sb00000000000000000000000000000010
	FIVE_START = 32'sb00000000000000000000000000001011
	FIVE_WAIT = 32'sb00000000000000000000000000001100
	FOUR_START = 32'sb00000000000000000000000000001001
	FOUR_WAIT = 32'sb00000000000000000000000000001010
	ONE_START = 32'sb00000000000000000000000000000011
	ONE_WAIT = 32'sb00000000000000000000000000000100
	READY = 32'sb00000000000000000000000000000000
	SEVEN_START = 32'sb00000000000000000000000000001111
	SEVEN_WAIT = 32'sb00000000000000000000000000010000
	SIX_START = 32'sb00000000000000000000000000001101
	SIX_WAIT = 32'sb00000000000000000000000000001110
	THREE_START = 32'sb00000000000000000000000000000111
	THREE_WAIT = 32'sb00000000000000000000000000001000
	TWO_START = 32'sb00000000000000000000000000000101
	TWO_WAIT = 32'sb00000000000000000000000000000110
Module <lcd_pwr_on_init> is correct for synthesis.
 
Analyzing module <lcd_write_byte> in library <work>.
	DONE = 32'sb00000000000000000000000000001101
	FORTY_US_START = 32'sb00000000000000000000000000001011
	FORTY_US_WAIT = 32'sb00000000000000000000000000001100
	HIGH_HOLD_START = 32'sb00000000000000000000000000000011
	HIGH_HOLD_WAIT = 32'sb00000000000000000000000000000100
	HIGH_SETUP_DONE = 32'sb00000000000000000000000000000010
	HIGH_SETUP_START = 32'sb00000000000000000000000000000001
	LOW_HOLD_START = 32'sb00000000000000000000000000001001
	LOW_HOLD_WAIT = 32'sb00000000000000000000000000001010
	LOW_SETUP_DONE = 32'sb00000000000000000000000000001000
	LOW_SETUP_START = 32'sb00000000000000000000000000000111
	ONE_US_START = 32'sb00000000000000000000000000000101
	ONE_US_WAIT = 32'sb00000000000000000000000000000110
	READY = 32'sb00000000000000000000000000000000
Module <lcd_write_byte> is correct for synthesis.
 
Analyzing module <timing_MUSER_Datapath> in library <work>.
WARNING:Xst:2211 - "../lcdCounter.v" line 567: Instantiating black box module <lcdCounter>.
Module <timing_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <XLXI_25> in unit <timing_MUSER_Datapath>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <XLXI_25> in unit <timing_MUSER_Datapath>.
    Set property "SYN_NOPRUNE = 1" for unit <lcdCounter>.
Analyzing module <mux8b4_MUSER_Datapath> in library <work>.
Module <mux8b4_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_27" for instance <XLXI_1> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_2_28" for instance <XLXI_2> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_3_29" for instance <XLXI_3> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_38_31" for instance <XLXI_38> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_39_32" for instance <XLXI_39> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_4_30" for instance <XLXI_4> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_40_33" for instance <XLXI_40> in unit <mux8b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_41_34" for instance <XLXI_41> in unit <mux8b4_MUSER_Datapath>.
Analyzing module <M4_1E_MXILINX_Datapath.1> in library <work>.
Module <M4_1E_MXILINX_Datapath.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.1>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.1>.
Analyzing module <M2_1E_MXILINX_Datapath.5> in library <work>.
Module <M2_1E_MXILINX_Datapath.5> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_Datapath.6> in library <work>.
Module <M2_1E_MXILINX_Datapath.6> is correct for synthesis.
 
Analyzing module <M4_1E_MXILINX_Datapath.2> in library <work>.
Module <M4_1E_MXILINX_Datapath.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.2>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.2>.
Analyzing module <M4_1E_MXILINX_Datapath.3> in library <work>.
Module <M4_1E_MXILINX_Datapath.3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.3>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.3>.
Analyzing module <M4_1E_MXILINX_Datapath.4> in library <work>.
Module <M4_1E_MXILINX_Datapath.4> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.4>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.4>.
Analyzing module <M4_1E_MXILINX_Datapath.5> in library <work>.
Module <M4_1E_MXILINX_Datapath.5> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.5>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.5>.
Analyzing module <M4_1E_MXILINX_Datapath.6> in library <work>.
Module <M4_1E_MXILINX_Datapath.6> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.6>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.6>.
Analyzing module <M4_1E_MXILINX_Datapath.7> in library <work>.
Module <M4_1E_MXILINX_Datapath.7> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.7>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.7>.
Analyzing module <M4_1E_MXILINX_Datapath.8> in library <work>.
Module <M4_1E_MXILINX_Datapath.8> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.8>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.8>.
Analyzing module <mux4b2_MUSER_Datapath> in library <work>.
Module <mux4b2_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_23" for instance <XLXI_1> in unit <mux4b2_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_2_24" for instance <XLXI_2> in unit <mux4b2_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <mux4b2_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_4_26" for instance <XLXI_4> in unit <mux4b2_MUSER_Datapath>.
Analyzing module <M2_1_MXILINX_Datapath.18> in library <work>.
Module <M2_1_MXILINX_Datapath.18> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.19> in library <work>.
Module <M2_1_MXILINX_Datapath.19> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.20> in library <work>.
Module <M2_1_MXILINX_Datapath.20> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Datapath.21> in library <work>.
Module <M2_1_MXILINX_Datapath.21> is correct for synthesis.
 
Analyzing module <lcd_control_master> in library <work>.
	CFG_DISPLAY = 32'sb00000000000000000000000000000010
	DISPATCH = 32'sb00000000000000000000000000000011
	NEXT_BYTE = 32'sb00000000000000000000000000000110
	PWR_ON_INIT = 32'sb00000000000000000000000000000001
	SET_ADDR = 32'sb00000000000000000000000000000100
	WAIT = 32'sb00000000000000000000000000000000
	WRITE_BYTE = 32'sb00000000000000000000000000000101
Module <lcd_control_master> is correct for synthesis.
 
Analyzing module <mux4b4_MUSER_Datapath> in library <work>.
Module <mux4b4_MUSER_Datapath> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_19" for instance <XLXI_1> in unit <mux4b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_2_20" for instance <XLXI_2> in unit <mux4b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_3_21" for instance <XLXI_3> in unit <mux4b4_MUSER_Datapath>.
    Set user-defined property "HU_SET =  XLXI_4_22" for instance <XLXI_4> in unit <mux4b4_MUSER_Datapath>.
Analyzing module <M4_1E_MXILINX_Datapath.9> in library <work>.
Module <M4_1E_MXILINX_Datapath.9> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.9>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.9>.
Analyzing module <M4_1E_MXILINX_Datapath.10> in library <work>.
Module <M4_1E_MXILINX_Datapath.10> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.10>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.10>.
Analyzing module <M4_1E_MXILINX_Datapath.11> in library <work>.
Module <M4_1E_MXILINX_Datapath.11> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.11>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.11>.
Analyzing module <M4_1E_MXILINX_Datapath.12> in library <work>.
Module <M4_1E_MXILINX_Datapath.12> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_18" for instance <I_M01> in unit <M4_1E_MXILINX_Datapath.12>.
    Set user-defined property "HU_SET =  I_M23_17" for instance <I_M23> in unit <M4_1E_MXILINX_Datapath.12>.
Analyzing module <FD16CE_MXILINX_Datapath.2> in library <work>.
Module <FD16CE_MXILINX_Datapath.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Datapath.2>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Datapath.2>.
Analyzing module <ZE_MUSER_Datapath> in library <work>.
Module <ZE_MUSER_Datapath> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AluControl>.
    Related source file is "../AluControl.v".
WARNING:Xst:647 - Input <Opcode<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit 4-to-1 multiplexer for signal <ALUOpCode>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <AluControl> synthesized.


Synthesizing Unit <CHINPO_control_unit>.
    Related source file is "../control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <ALUSrcB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteDataSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <current_state>.
    Found 4-bit comparator less for signal <next_state$cmp_lt0000> created at line 259.
    Summary:
	inferred   1 Comparator(s).
Unit <CHINPO_control_unit> synthesized.


Synthesizing Unit <MemControl>.
    Related source file is "../MemControl.v".
    Found 16-bit comparator lessequal for signal <re_out$cmp_le0000> created at line 44.
    Found 16-bit comparator lessequal for signal <re_out$cmp_le0001> created at line 53.
    Summary:
	inferred   2 Comparator(s).
Unit <MemControl> synthesized.


Synthesizing Unit <sll16b8i>.
    Related source file is "../sll16b8i.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <r>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <sll16b8i> synthesized.


Synthesizing Unit <lcd_cfg_display>.
    Related source file is "../lcd_cfg_display.v".
    Found 3-bit register for signal <current_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <lcd_cfg_display> synthesized.


Synthesizing Unit <lcd_pwr_on_init>.
    Related source file is "../lcd_pwr_on_init.v".
    Found 5-bit register for signal <current_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <lcd_pwr_on_init> synthesized.


Synthesizing Unit <lcd_write_byte>.
    Related source file is "../lcd_write_byte.v".
    Found 4-bit register for signal <current_state>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <lcd_write_byte> synthesized.


Synthesizing Unit <lcd_control_master>.
    Related source file is "../lcd_control_master.v".
    Found 4-bit register for signal <currentAddress>.
    Found 3-bit register for signal <current_state>.
    Found 4-bit register for signal <n>.
    Found 4-bit adder for signal <next_address$addsub0000> created at line 166.
    Found 4-bit adder for signal <next_n$addsub0000> created at line 167.
    Found 4-bit comparator greatequal for signal <next_state$cmp_ge0000> created at line 229.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <lcd_control_master> synthesized.


Synthesizing Unit <COMP16_MXILINX_Datapath>.
    Related source file is "Datapath.vf".
Unit <COMP16_MXILINX_Datapath> synthesized.


Synthesizing Unit <SL1_MUSER_Datapath>.
    Related source file is "Datapath.vf".
WARNING:Xst:647 - Input <INPUT<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SL1_MUSER_Datapath> synthesized.


Synthesizing Unit <SE_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <SE_MUSER_Datapath> synthesized.


Synthesizing Unit <intReg16_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <intReg16_MUSER_Datapath> synthesized.


Synthesizing Unit <debouncer_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <debouncer_MUSER_Datapath> synthesized.


Synthesizing Unit <ZE_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <ZE_MUSER_Datapath> synthesized.


Synthesizing Unit <NOR16_MXILINX_Datapath>.
    Related source file is "Datapath.vf".
Unit <NOR16_MXILINX_Datapath> synthesized.


Synthesizing Unit <add1b_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <add1b_MUSER_Datapath> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_17>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_17> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Datapath_1>.
    Related source file is "Datapath.vf".
Unit <M2_1E_MXILINX_Datapath_1> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Datapath_2>.
    Related source file is "Datapath.vf".
Unit <M2_1E_MXILINX_Datapath_2> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Datapath_3>.
    Related source file is "Datapath.vf".
Unit <M2_1E_MXILINX_Datapath_3> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Datapath_4>.
    Related source file is "Datapath.vf".
Unit <M2_1E_MXILINX_Datapath_4> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Datapath_1>.
    Related source file is "Datapath.vf".
Unit <FD16CE_MXILINX_Datapath_1> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_1>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_1> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_2>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_2> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_3>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_3> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_4>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_4> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_5>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_6>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_6> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_7>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_7> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_8>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_8> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_9>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_9> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_10>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_10> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_11>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_11> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_12>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_12> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_13>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_13> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_14>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_14> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_15>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_15> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_16>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_16> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_1>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_1> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_2>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_2> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_3>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_3> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_4>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_4> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_5>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_5> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_6>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_6> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_7>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_7> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_8>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_8> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_9>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_9> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_10>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_10> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_11>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_11> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_12>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_12> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_13>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_13> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_14>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_14> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_15>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_15> synthesized.


Synthesizing Unit <decode4b16_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <decode4b16_MUSER_Datapath> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Datapath_16>.
    Related source file is "Datapath.vf".
Unit <FD16RE_MXILINX_Datapath_16> synthesized.


Synthesizing Unit <timing_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <timing_MUSER_Datapath> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Datapath_2>.
    Related source file is "Datapath.vf".
Unit <FD16CE_MXILINX_Datapath_2> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Datapath_5>.
    Related source file is "Datapath.vf".
Unit <M2_1E_MXILINX_Datapath_5> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Datapath_6>.
    Related source file is "Datapath.vf".
Unit <M2_1E_MXILINX_Datapath_6> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_18>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_18> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_19>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_19> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_20>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_20> synthesized.


Synthesizing Unit <M2_1_MXILINX_Datapath_21>.
    Related source file is "Datapath.vf".
Unit <M2_1_MXILINX_Datapath_21> synthesized.


Synthesizing Unit <reg16_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <reg16_MUSER_Datapath> synthesized.


Synthesizing Unit <mux2x16_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <mux2x16_MUSER_Datapath> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_17>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_17> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_1>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_1> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_2>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_2> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_3>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_3> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_4>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_4> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_5>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_5> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_6>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_6> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_7>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_7> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_8>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_8> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_9>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_9> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_10>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_10> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_11>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_11> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_12>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_12> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_13>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_13> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_14>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_14> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_15>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_15> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Datapath_16>.
    Related source file is "Datapath.vf".
Unit <M8_1E_MXILINX_Datapath_16> synthesized.


Synthesizing Unit <mux4b2_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <mux4b2_MUSER_Datapath> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_1>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_1> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_2>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_2> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_3>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_3> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_4>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_4> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_5>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_5> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_6>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_6> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_7>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_7> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_8>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_8> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_9>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_9> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_10>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_10> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_11>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_11> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Datapath_12>.
    Related source file is "Datapath.vf".
Unit <M4_1E_MXILINX_Datapath_12> synthesized.


Synthesizing Unit <mux16b8_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <mux16b8_MUSER_Datapath> synthesized.


Synthesizing Unit <InstructionRegister_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <InstructionRegister_MUSER_Datapath> synthesized.


Synthesizing Unit <Memory_MUSER_Datapath>.
    Related source file is "Datapath.vf".
WARNING:Xst:647 - Input <address<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Memory_MUSER_Datapath> synthesized.


Synthesizing Unit <mux4x16_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <mux4x16_MUSER_Datapath> synthesized.


Synthesizing Unit <alu1b_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <alu1b_MUSER_Datapath> synthesized.


Synthesizing Unit <mux8b4_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <mux8b4_MUSER_Datapath> synthesized.


Synthesizing Unit <mux4b4_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <mux4b4_MUSER_Datapath> synthesized.


Synthesizing Unit <alu16b_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <alu16b_MUSER_Datapath> synthesized.


Synthesizing Unit <lcd_driver_MUSER_Datapath>.
    Related source file is "Datapath.vf".
WARNING:Xst:646 - Signal <currentAddress<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <lcd_driver_MUSER_Datapath> synthesized.


Synthesizing Unit <Mux16x16_MUSER_Datapath>.
    Related source file is "Datapath.vf".
Unit <Mux16x16_MUSER_Datapath> synthesized.


Synthesizing Unit <regFile_MUSER_Datapath>.
    Related source file is "Datapath.vf".
WARNING:Xst:646 - Signal <high> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <regFile_MUSER_Datapath> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "Datapath.vf".
WARNING:Xst:646 - Signal <current_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Datapath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 7
 3-bit register                                        : 2
 4-bit register                                        : 4
 5-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 2
 2-bit latch                                           : 1
 3-bit latch                                           : 1
# Comparators                                          : 4
 16-bit comparator lessequal                           : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 3-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../debounce_counter.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../lcdCounter.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../ipcore_dir/dist_mem.ngc>.
Reading core <../displayRom.ngc>.
Loading core <debounce_counter> for timing and area information for instance <XLXI_85>.
Loading core <lcdCounter> for timing and area information for instance <XLXI_25>.
Loading core <dist_mem> for timing and area information for instance <XLXI_21>.
Loading core <displayRom> for timing and area information for instance <XLXI_64>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 400
 Flip-Flops                                            : 400
# Latches                                              : 4
 1-bit latch                                           : 2
 2-bit latch                                           : 1
 3-bit latch                                           : 1
# Comparators                                          : 4
 16-bit comparator lessequal                           : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 3-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Datapath> ...

Optimizing unit <lcd_cfg_display> ...

Optimizing unit <lcd_pwr_on_init> ...

Optimizing unit <lcd_write_byte> ...

Optimizing unit <COMP16_MXILINX_Datapath> ...

Optimizing unit <SL1_MUSER_Datapath> ...

Optimizing unit <intReg16_MUSER_Datapath> ...

Optimizing unit <debouncer_MUSER_Datapath> ...

Optimizing unit <NOR16_MXILINX_Datapath> ...

Optimizing unit <add1b_MUSER_Datapath> ...

Optimizing unit <M2_1_MXILINX_Datapath_17> ...

Optimizing unit <M2_1E_MXILINX_Datapath_1> ...

Optimizing unit <M2_1E_MXILINX_Datapath_2> ...

Optimizing unit <M2_1E_MXILINX_Datapath_3> ...

Optimizing unit <M2_1E_MXILINX_Datapath_4> ...

Optimizing unit <FD16CE_MXILINX_Datapath_1> ...

Optimizing unit <M2_1_MXILINX_Datapath_1> ...

Optimizing unit <M2_1_MXILINX_Datapath_2> ...

Optimizing unit <M2_1_MXILINX_Datapath_3> ...

Optimizing unit <M2_1_MXILINX_Datapath_4> ...

Optimizing unit <M2_1_MXILINX_Datapath_5> ...

Optimizing unit <M2_1_MXILINX_Datapath_6> ...

Optimizing unit <M2_1_MXILINX_Datapath_7> ...

Optimizing unit <M2_1_MXILINX_Datapath_8> ...

Optimizing unit <M2_1_MXILINX_Datapath_9> ...

Optimizing unit <M2_1_MXILINX_Datapath_10> ...

Optimizing unit <M2_1_MXILINX_Datapath_11> ...

Optimizing unit <M2_1_MXILINX_Datapath_12> ...

Optimizing unit <M2_1_MXILINX_Datapath_13> ...

Optimizing unit <M2_1_MXILINX_Datapath_14> ...

Optimizing unit <M2_1_MXILINX_Datapath_15> ...

Optimizing unit <M2_1_MXILINX_Datapath_16> ...

Optimizing unit <FD16RE_MXILINX_Datapath_1> ...

Optimizing unit <FD16RE_MXILINX_Datapath_2> ...

Optimizing unit <FD16RE_MXILINX_Datapath_3> ...

Optimizing unit <FD16RE_MXILINX_Datapath_4> ...

Optimizing unit <FD16RE_MXILINX_Datapath_5> ...

Optimizing unit <FD16RE_MXILINX_Datapath_6> ...

Optimizing unit <FD16RE_MXILINX_Datapath_7> ...

Optimizing unit <FD16RE_MXILINX_Datapath_8> ...

Optimizing unit <FD16RE_MXILINX_Datapath_9> ...

Optimizing unit <FD16RE_MXILINX_Datapath_10> ...

Optimizing unit <FD16RE_MXILINX_Datapath_11> ...

Optimizing unit <FD16RE_MXILINX_Datapath_12> ...

Optimizing unit <FD16RE_MXILINX_Datapath_13> ...

Optimizing unit <FD16RE_MXILINX_Datapath_14> ...

Optimizing unit <FD16RE_MXILINX_Datapath_15> ...

Optimizing unit <decode4b16_MUSER_Datapath> ...

Optimizing unit <FD16RE_MXILINX_Datapath_16> ...

Optimizing unit <timing_MUSER_Datapath> ...

Optimizing unit <FD16CE_MXILINX_Datapath_2> ...

Optimizing unit <M2_1E_MXILINX_Datapath_5> ...

Optimizing unit <M2_1E_MXILINX_Datapath_6> ...

Optimizing unit <M2_1_MXILINX_Datapath_18> ...

Optimizing unit <M2_1_MXILINX_Datapath_19> ...

Optimizing unit <M2_1_MXILINX_Datapath_20> ...

Optimizing unit <M2_1_MXILINX_Datapath_21> ...

Optimizing unit <CHINPO_control_unit> ...

Optimizing unit <lcd_control_master> ...

Optimizing unit <mux2x16_MUSER_Datapath> ...

Optimizing unit <M8_1E_MXILINX_Datapath_17> ...

Optimizing unit <M8_1E_MXILINX_Datapath_1> ...

Optimizing unit <M8_1E_MXILINX_Datapath_2> ...

Optimizing unit <M8_1E_MXILINX_Datapath_3> ...

Optimizing unit <M8_1E_MXILINX_Datapath_4> ...

Optimizing unit <M8_1E_MXILINX_Datapath_5> ...

Optimizing unit <M8_1E_MXILINX_Datapath_6> ...

Optimizing unit <M8_1E_MXILINX_Datapath_7> ...

Optimizing unit <M8_1E_MXILINX_Datapath_8> ...

Optimizing unit <M8_1E_MXILINX_Datapath_9> ...

Optimizing unit <M8_1E_MXILINX_Datapath_10> ...

Optimizing unit <M8_1E_MXILINX_Datapath_11> ...

Optimizing unit <M8_1E_MXILINX_Datapath_12> ...

Optimizing unit <M8_1E_MXILINX_Datapath_13> ...

Optimizing unit <M8_1E_MXILINX_Datapath_14> ...

Optimizing unit <M8_1E_MXILINX_Datapath_15> ...

Optimizing unit <M8_1E_MXILINX_Datapath_16> ...

Optimizing unit <M4_1E_MXILINX_Datapath_1> ...

Optimizing unit <M4_1E_MXILINX_Datapath_2> ...

Optimizing unit <M4_1E_MXILINX_Datapath_3> ...

Optimizing unit <M4_1E_MXILINX_Datapath_4> ...

Optimizing unit <M4_1E_MXILINX_Datapath_5> ...

Optimizing unit <M4_1E_MXILINX_Datapath_6> ...

Optimizing unit <M4_1E_MXILINX_Datapath_7> ...

Optimizing unit <M4_1E_MXILINX_Datapath_8> ...

Optimizing unit <M4_1E_MXILINX_Datapath_9> ...

Optimizing unit <M4_1E_MXILINX_Datapath_10> ...

Optimizing unit <M4_1E_MXILINX_Datapath_11> ...

Optimizing unit <M4_1E_MXILINX_Datapath_12> ...

Optimizing unit <mux16b8_MUSER_Datapath> ...

Optimizing unit <InstructionRegister_MUSER_Datapath> ...

Optimizing unit <mux8b4_MUSER_Datapath> ...

Optimizing unit <alu16b_MUSER_Datapath> ...

Optimizing unit <lcd_driver_MUSER_Datapath> ...

Optimizing unit <regFile_MUSER_Datapath> ...
WARNING:Xst:2677 - Node <XLXI_82/XLXI_30/currentAddress_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <XLXI_82/XLXI_30/currentAddress_3> of sequential type is unconnected in block <Datapath>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 25.
INFO:Xst:2260 - The FF/Latch <XLXI_57/XLXI_61> in Unit <Datapath> is equivalent to the following 6 FFs/Latches : <XLXI_57/XLXI_60> <XLXI_57/XLXI_59> <XLXI_57/XLXI_58> <XLXI_57/XLXI_57> <XLXI_57/XLXI_56> <XLXI_57/XLXI_55> 
INFO:Xst:2260 - The FF/Latch <XLXI_57/XLXI_54> in Unit <Datapath> is equivalent to the following 3 FFs/Latches : <XLXI_57/XLXI_53> <XLXI_57/XLXI_52> <XLXI_57/XLXI_51> 
Latch control/ALUSrcB_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch control/ALUSrcB_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch control/ALUSrcB_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 401
 Flip-Flops                                            : 401

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Datapath.ngr
Top Level Output File Name         : Datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 3063
#      AND2                        : 347
#      AND2B1                      : 280
#      AND3                        : 347
#      AND3B1                      : 280
#      AND4                        : 7
#      AND5                        : 16
#      BUF                         : 69
#      GND                         : 4
#      INV                         : 72
#      LUT2                        : 17
#      LUT3                        : 309
#      LUT3_L                      : 1
#      LUT4                        : 170
#      LUT4_L                      : 2
#      MUXCY                       : 1
#      MUXCY_L                     : 3
#      MUXF5                       : 194
#      MUXF5_L                     : 128
#      MUXF6                       : 128
#      MUXF7                       : 32
#      MUXF8                       : 16
#      OR2                         : 581
#      OR3                         : 18
#      OR4                         : 18
#      VCC                         : 2
#      XNOR2                       : 16
#      XOR2                        : 5
# FlipFlops/Latches                : 427
#      FD                          : 16
#      FDC                         : 21
#      FDCE                        : 102
#      FDCP                        : 3
#      FDP                         : 3
#      FDRE                        : 256
#      FDRSE                       : 16
#      LD                          : 10
# RAMS                             : 512
#      RAM32X1S                    : 512
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 8
#      OBUF                        : 19
# Logical                          : 4
#      NOR4                        : 4
# Others                           : 4
#      FMAP                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      798  out of   4656    17%  
 Number of Slice Flip Flops:            424  out of   9312     4%  
 Number of 4 input LUTs:               1595  out of   9312    17%  
    Number used as logic:               571
    Number used as RAMs:               1024
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)        | Load  |
---------------------------------------------------+------------------------------+-------+
CLK                                                | BUFGP                        | 983   |
control/ALUSrcB_not0001(control/ALUSrcB_not00011:O)| NONE(*)(control/ALUSrcB_2)   | 6     |
control/ALUSrcA_not0001(control/ALUSrcA_not00011:O)| NONE(*)(control/ALUOp_1)     | 3     |
RegWrite(control/RegWrite1:O)                      | NONE(*)(control/WriteDataSrc)| 1     |
---------------------------------------------------+------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------+----------------------------+-------+
Control Signal                      | Buffer(FF name)            | Load  |
------------------------------------+----------------------------+-------+
ALUOutReg/XLXN_1(ALUOutReg/XLXI_3:G)| NONE(ALUOutReg/XLXI_2/I_Q0)| 91    |
reset                               | IBUF                       | 41    |
------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 61.646ns (Maximum Frequency: 16.222MHz)
   Minimum input arrival time before clock: 4.526ns
   Maximum output required time after clock: 13.892ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 61.646ns (frequency: 16.222MHz)
  Total number of paths / destination ports: 37819392 / 4493
-------------------------------------------------------------------------
Delay:               61.646ns (Levels of Logic = 61)
  Source:            InstReg/XLXI_1/XLXI_2/I_Q0 (FF)
  Destination:       PC/XLXI_2/I_Q0 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK falling

  Data Path: InstReg/XLXI_1/XLXI_2/I_Q0 to PC/XLXI_2/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  I_Q0 (Q<0>)
     end scope: 'InstReg/XLXI_1/XLXI_2'
     BUF:I->O              2   0.704   0.447  InstReg/XLXI_22 (Imm<0>)
     BUF:I->O              2   0.704   0.447  SignExtend/XLXI_1 (XLXN_32<0>)
     begin scope: 'ALUSrcBMux/XLXI_1'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O          32   0.521   1.262  I_O (O)
     end scope: 'ALUSrcBMux/XLXI_1'
     INV:I->O              1   0.704   0.420  ALU/alu1b_0/XLXI_16 (ALU/alu1b_0/XLXN_38)
     begin scope: 'ALU/alu1b_0/XLXI_15'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             7   0.704   0.708  I_36_8 (O)
     end scope: 'ALU/alu1b_0/XLXI_15'
     AND2:I0->O            1   0.704   0.420  ALU/alu1b_0/XLXI_3/XLXI_2 (ALU/alu1b_0/XLXI_3/XLXN_2)
     OR3:I1->O             5   0.704   0.633  ALU/alu1b_0/XLXI_3/XLXI_4 (ALU/XLXN_1)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_1/XLXI_3/XLXI_1 (ALU/alu1b_1/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_1/XLXI_3/XLXI_4 (ALU/XLXN_2)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_2/XLXI_3/XLXI_1 (ALU/alu1b_2/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_2/XLXI_3/XLXI_4 (ALU/XLXN_3)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_3/XLXI_3/XLXI_1 (ALU/alu1b_3/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_3/XLXI_3/XLXI_4 (ALU/XLXN_175)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_4/XLXI_3/XLXI_1 (ALU/alu1b_4/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_4/XLXI_3/XLXI_4 (ALU/XLXN_6)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_5/XLXI_3/XLXI_1 (ALU/alu1b_5/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_5/XLXI_3/XLXI_4 (ALU/XLXN_8)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_6/XLXI_3/XLXI_1 (ALU/alu1b_6/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_6/XLXI_3/XLXI_4 (ALU/XLXN_10)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_7/XLXI_3/XLXI_1 (ALU/alu1b_7/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_7/XLXI_3/XLXI_4 (ALU/XLXN_176)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_8/XLXI_3/XLXI_1 (ALU/alu1b_8/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_8/XLXI_3/XLXI_4 (ALU/XLXN_63)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_9/XLXI_3/XLXI_1 (ALU/alu1b_9/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_9/XLXI_3/XLXI_4 (ALU/XLXN_65)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_10/XLXI_3/XLXI_1 (ALU/alu1b_10/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_10/XLXI_3/XLXI_4 (ALU/XLXN_67)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_11/XLXI_3/XLXI_1 (ALU/alu1b_11/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_11/XLXI_3/XLXI_4 (ALU/XLXN_174)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_12/XLXI_3/XLXI_1 (ALU/alu1b_12/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_12/XLXI_3/XLXI_4 (ALU/XLXN_89)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_13/XLXI_3/XLXI_1 (ALU/alu1b_13/XLXI_3/XLXN_1)
     OR3:I2->O             5   0.704   0.633  ALU/alu1b_13/XLXI_3/XLXI_4 (ALU/XLXN_91)
     AND2:I1->O            1   0.704   0.420  ALU/alu1b_14/XLXI_3/XLXI_1 (ALU/alu1b_14/XLXI_3/XLXN_1)
     OR3:I2->O             6   0.704   0.669  ALU/alu1b_14/XLXI_3/XLXI_4 (ALU/XLXN_93)
     INV:I->O              2   0.704   0.447  ALU/alu1b_15/XLXI_3/XLXI_35 (ALU/alu1b_15/XLXI_3/cinot)
     AND3:I2->O            1   0.704   0.420  ALU/alu1b_15/XLXI_3/XLXI_7 (ALU/alu1b_15/XLXI_3/XLXN_13)
     OR4:I1->O             3   0.704   0.531  ALU/alu1b_15/XLXI_3/XLXI_9 (ALU/XLXN_177)
     begin scope: 'ALU/alu1b_0/XLXI_17'
     begin scope: 'I_M67'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.321   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.521   0.420  I_O (O)
     end scope: 'ALU/alu1b_0/XLXI_17'
     begin scope: 'ALU/XLXI_38/XLXI_4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             3   0.704   0.531  I_36_8 (O)
     end scope: 'ALU/XLXI_38/XLXI_4'
     begin scope: 'XLXI_71/XLXI_1/XLXI_4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_71/XLXI_1/XLXI_4'
     begin scope: 'XLXI_71/XLXI_3/XLXI_4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_71/XLXI_3/XLXI_4'
     begin scope: 'PC/XLXI_2'
     FDCE:D                    0.308          I_Q0
    ----------------------------------------
    Total                     61.646ns (36.375ns logic, 25.271ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 64 / 63
-------------------------------------------------------------------------
Offset:              4.526ns (Levels of Logic = 3)
  Source:            display (PAD)
  Destination:       XLXI_82/XLXI_30/current_state_0 (FF)
  Destination Clock: CLK rising

  Data Path: display to XLXI_82/XLXI_30/current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.218   1.137  display_IBUF (display_IBUF)
     LUT4:I2->O            1   0.704   0.455  XLXI_82/XLXI_30/current_state_mux0000<2>14 (XLXI_82/XLXI_30/current_state_mux0000<2>14)
     LUT3:I2->O            1   0.704   0.000  XLXI_82/XLXI_30/current_state_mux0000<2>46 (XLXI_82/XLXI_30/current_state_mux0000<2>)
     FDCP:D                    0.308          XLXI_82/XLXI_30/current_state_0
    ----------------------------------------
    Total                      4.526ns (2.934ns logic, 1.592ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 419 / 12
-------------------------------------------------------------------------
Offset:              13.892ns (Levels of Logic = 16)
  Source:            XLXI_82/XLXI_30/currentAddress_0 (FF)
  Destination:       lcd_D<1> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_82/XLXI_30/currentAddress_0 to lcd_D<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.591   1.068  XLXI_82/XLXI_30/currentAddress_0 (XLXI_82/XLXI_30/currentAddress_0)
     begin scope: 'XLXI_82/XLXI_39/XLXI_3'
     begin scope: 'I_M01'
     AND3:I2->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5:I0->O           6   0.321   0.844  I_O (O)
     end scope: 'XLXI_82/XLXI_39/XLXI_3'
     begin scope: 'XLXI_82/XLXI_64'
     LUT3:I0->O            2   0.704   0.447  spo<5>1 (spo<4>)
     end scope: 'XLXI_82/XLXI_64'
     begin scope: 'XLXI_82/XLXI_23/XLXI_39'
     begin scope: 'I_M23'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.321   0.420  I_O (O)
     end scope: 'XLXI_82/XLXI_23/XLXI_39'
     begin scope: 'XLXI_82/XLXI_29/XLXI_2'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_82/XLXI_29/XLXI_2'
     OBUF:I->O                 3.272          lcd_D_1_OBUF (lcd_D<1>)
    ----------------------------------------
    Total                     13.892ns (9.433ns logic, 4.459ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/ALUSrcB_not0001'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            control/ALUSrcB_2_1 (LATCH)
  Destination:       ALUSrcB<2> (PAD)
  Source Clock:      control/ALUSrcB_not0001 falling

  Data Path: control/ALUSrcB_2_1 to ALUSrcB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  control/ALUSrcB_2_1 (control/ALUSrcB_2_1)
     OBUF:I->O                 3.272          ALUSrcB_2_OBUF (ALUSrcB<2>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_80/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_80/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_79/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_79/XLXI_85.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to XLXI_82/XLXI_5/XLXI_25.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to XLXI_82/XLXI_5/XLXI_25.


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.97 secs
 
--> 

Total memory usage is 4635104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    7 (   0 filtered)

