
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104282                       # Number of seconds simulated
sim_ticks                                104281744542                       # Number of ticks simulated
final_tick                               633919461852                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127407                       # Simulator instruction rate (inst/s)
host_op_rate                                   161101                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6017234                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890672                       # Number of bytes of host memory used
host_seconds                                 17330.51                       # Real time elapsed on the host
sim_insts                                  2208036660                       # Number of instructions simulated
sim_ops                                    2791960120                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2409344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       698368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3110912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1014528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1014528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5456                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24304                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7926                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7926                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23104178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6696934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29831799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9728721                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9728721                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9728721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23104178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6696934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39560520                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250076127                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21417051                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17439761                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1920853                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8831321                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8141571                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236949                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87049                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193792736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120552646                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21417051                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10378520                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25479004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5749735                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8405546                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11857874                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1920051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231474849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205995845     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725182      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139007      0.92%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2312770      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952928      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1108914      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759215      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931483      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549505      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231474849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.482064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191455283                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10781988                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25338335                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108198                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3791041                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650986                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6522                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145489797                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51632                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3791041                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191711151                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7153382                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2478406                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25191458                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1149399                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145275882                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1702                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419914                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        37588                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203284197                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677068409                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677068409                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34833491                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33826                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17746                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3601223                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13986515                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294052                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699157                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144762063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137446439                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83272                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20255379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41386554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231474849                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593786                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173420041     74.92%     74.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24506214     10.59%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12383754      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989367      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6572447      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2586377      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185921      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778407      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52321      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231474849                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962095     75.38%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145537     11.40%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168734     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113955248     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016188      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13653975      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804948      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137446439                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.549618                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276366                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507727365                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165051956                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133626937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138722805                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       151327                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1834915                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141302                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3791041                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6408456                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       283400                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144795885                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13986515                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850868                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17742                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12611                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066471                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2217610                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134855221                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13520392                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2591218                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324618                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245805                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804226                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.539257                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133629135                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133626937                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79398039                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213714986                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.534345                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371514                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22339427                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1945098                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227683808                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177891923     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328740     10.25%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10840081      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822999      2.12%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655913      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543187      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1531447      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095949      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973569      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227683808                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973569                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369516029                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293402675                       # The number of ROB writes
system.switch_cpus0.timesIdled                2869127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18601278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.500761                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.500761                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399878                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399878                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609749992                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184126622                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138195404                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250076127                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22583831                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18310176                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2081282                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9248691                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8553762                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2451544                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98148                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195677267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125907720                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22583831                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11005306                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27720224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6349939                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3760062                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12093233                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2079367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231399396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203679172     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931296      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3506768      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3247937      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2061943      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1693821      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          970486      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1002339      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13305634      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231399396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090308                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.503478                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193680570                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5774678                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27653902                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48621                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4241620                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3920028                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154588279                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4241620                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194175799                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1274166                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3360329                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27177144                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1170333                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154456672                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        198112                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       502132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219057588                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719484368                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719484368                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180283037                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38774547                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35501                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17750                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4310019                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14596181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7542497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85359                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1671255                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153450180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144875534                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122170                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23190200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48868723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    231399396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626084                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299268                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168934940     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26436801     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14218034      6.14%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7211821      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8595896      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2786807      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2605298      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       460597      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149202      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231399396                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         436725     59.48%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152667     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144786     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121834848     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2077157      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17751      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13427562      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7518216      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144875534                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579326                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             734178                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005068                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522006812                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176676104                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141744975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145609712                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280257                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2843553                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97302                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4241620                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         862501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120116                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153485680                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14596181                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7542497                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17750                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1110125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2270746                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142789161                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12954941                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2086373                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20472990                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20157082                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7518049                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.570983                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141745011                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141744975                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81794224                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227880422                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.566807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358935                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104996456                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129281243                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24204751                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2107684                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227157776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368837                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172714637     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25062672     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12999767      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4175753      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5740918      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1924005      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1113810      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       984491      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2441723      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227157776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104996456                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129281243                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19197821                       # Number of memory references committed
system.switch_cpus1.commit.loads             11752626                       # Number of loads committed
system.switch_cpus1.commit.membars              17750                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18660410                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116472360                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2666383                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2441723                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378202047                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311213641                       # The number of ROB writes
system.switch_cpus1.timesIdled                3035475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18676731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104996456                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129281243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104996456                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.381758                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.381758                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419858                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419858                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       642208469                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198357868                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142625157                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35500                       # number of misc regfile writes
system.l20.replacements                         18834                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692838                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27026                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.635980                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.089290                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.736470                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5459.579346                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2721.594894                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000865                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000456                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.666453                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.332226                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78200                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78200                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18866                       # number of Writeback hits
system.l20.Writeback_hits::total                18866                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78200                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78200                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78200                       # number of overall hits
system.l20.overall_hits::total                  78200                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18823                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18834                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18823                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18834                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18823                       # number of overall misses
system.l20.overall_misses::total                18834                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1996197                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3892765690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3894761887                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1996197                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3892765690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3894761887                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1996197                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3892765690                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3894761887                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97034                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18866                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18866                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97023                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97034                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97023                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97034                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.194006                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.194097                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.194006                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.194097                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.194006                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.194097                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 181472.454545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206808.993784                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206794.195975                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 181472.454545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206808.993784                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206794.195975                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 181472.454545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206808.993784                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206794.195975                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4292                       # number of writebacks
system.l20.writebacks::total                     4292                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18823                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18834                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18823                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18834                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18823                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18834                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1336351                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2764292667                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2765629018                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1336351                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2764292667                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2765629018                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1336351                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2764292667                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2765629018                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.194006                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.194097                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.194006                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.194097                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.194006                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.194097                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121486.454545                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146857.178293                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146842.360518                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 121486.454545                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146857.178293                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146842.360518                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 121486.454545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146857.178293                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146842.360518                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5471                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          360716                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13663                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.400937                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          260.359418                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.823646                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2619.824804                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5300.992131                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.031782                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001321                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.319803                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.647094                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35506                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35506                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10691                       # number of Writeback hits
system.l21.Writeback_hits::total                10691                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35506                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35506                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35506                       # number of overall hits
system.l21.overall_hits::total                  35506                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5456                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5470                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5456                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5470                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5456                       # number of overall misses
system.l21.overall_misses::total                 5470                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2758936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1121776653                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1124535589                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2758936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1121776653                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1124535589                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2758936                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1121776653                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1124535589                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40962                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40976                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10691                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10691                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40962                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40976                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40962                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40976                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.133197                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.133493                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.133197                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.133493                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.133197                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.133493                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205604.225257                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205582.374589                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205604.225257                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205582.374589                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205604.225257                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205582.374589                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3634                       # number of writebacks
system.l21.writebacks::total                     3634                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5456                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5470                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5456                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5470                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5456                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5470                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    793615170                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    795528946                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    793615170                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    795528946                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    793615170                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    795528946                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133197                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.133493                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.133197                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.133493                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.133197                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.133493                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145457.325880                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145434.907861                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145457.325880                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145434.907861                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145457.325880                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145434.907861                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.780113                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011865512                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846469.912409                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.780113                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017276                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877853                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11857862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11857862                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11857862                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11857862                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11857862                       # number of overall hits
system.cpu0.icache.overall_hits::total       11857862                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2293411                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2293411                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2293411                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2293411                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2293411                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2293411                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11857874                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11857874                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11857874                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11857874                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11857874                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11857874                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191117.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191117.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191117.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191117.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191117.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191117.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2087497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2087497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2087497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2087497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2087497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2087497                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189772.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189772.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189772.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189772.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189772.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189772.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97023                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191001501                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97279                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1963.440218                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589908                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410092                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916367                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083633                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10416413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10416413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17278                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17278                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18093650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18093650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18093650                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18093650                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400235                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400235                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400310                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40671796108                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40671796108                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10346236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10346236                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40682142344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40682142344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40682142344                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40682142344                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10816648                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10816648                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18493960                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18493960                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18493960                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18493960                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037002                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021645                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021645                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021645                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021645                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101619.788644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101619.788644                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 137949.813333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 137949.813333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101626.595249                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101626.595249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101626.595249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101626.595249                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18866                       # number of writebacks
system.cpu0.dcache.writebacks::total            18866                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303212                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303212                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303287                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303287                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97023                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97023                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97023                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9241423604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9241423604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9241423604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9241423604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9241423604                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9241423604                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005246                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005246                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005246                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005246                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95249.823279                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95249.823279                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95249.823279                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95249.823279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95249.823279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95249.823279                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996853                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015141070                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192529.308855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996853                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12093218                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12093218                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12093218                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12093218                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12093218                       # number of overall hits
system.cpu1.icache.overall_hits::total       12093218                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3332484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3332484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3332484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3332484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3332484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3332484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12093233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12093233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12093233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12093233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12093233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12093233                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 222165.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 222165.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 222165.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2886336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2886336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2886336                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206166.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40962                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169370270                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41218                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4109.133631                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.014995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.985005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9735304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9735304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7411476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7411476                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17750                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17146780                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17146780                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17146780                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17146780                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123244                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123244                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123244                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13302612560                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13302612560                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13302612560                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13302612560                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13302612560                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13302612560                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9858548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9858548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7411476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7411476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17270024                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17270024                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17270024                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17270024                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007136                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007136                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107937.202298                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107937.202298                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107937.202298                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107937.202298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107937.202298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107937.202298                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10691                       # number of writebacks
system.cpu1.dcache.writebacks::total            10691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82282                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82282                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82282                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40962                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40962                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40962                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40962                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40962                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3477840927                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3477840927                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3477840927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3477840927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3477840927                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3477840927                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84904.080050                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84904.080050                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84904.080050                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84904.080050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84904.080050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84904.080050                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
