1.	TITLE: Write a verilog program to model a half adder. Generate the VVP output and simulation waveform using GTKWave.
2.2.TITLE: Write a verilog program to model a full adder. Generate the VVP output and simulation waveform using GTKWave. 
