@book{
west,
author = {Weste, Neil and Harris, David},
title = {CMOS VLSI Design: A Circuits and Systems Perspective},
year = {2010},
isbn = {0321547748, 9780321547743},
edition = {4th},
publisher = {Addison-Wesley Publishing Company},
}

@INPROCEEDINGS{muccra,
author={Yoshiki Saito and T. Sano and M. Kato and V. Tunbunheng and Yoshihiro Yasuda and Masayuki Kimura and H. Amano},
booktitle={2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)},
title={MuCCRA-3: A low power dynamically Reconfigurable Processor Array},
year={2010},
pages={377-378},
keywords={CMOS integrated circuits;system-on-chip;ALU;MuCCRA-3;dynamic reconfiguration;flexible off-loading engine;low power CMOS process;low power dynamically reconfigurable processor array;processing elements;register file;simple coarse-grained processor;system-on-a-chip;time-multiplexed execution;Capacitance;Circuit synthesis;Clocks;Delay;Minimization;Network synthesis;Robustness;Routing;Voltage;Wire},
doi={10.1109/ASPDAC.2010.5419853},
ISSN={2153-6961},
month={Jan},}

@ARTICLE{cma_micro,
author={N. Ozaki and Y. Yasuda and M. Izawa and Y. Saito and D. Ikebuchi and H. Amano and H. Nakamura and K. Usami and M. Namiki and M. Kondo},
journal={IEEE Micro},
title={Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips},
year={2011},
volume={31},
number={6},
pages={6-18},
keywords={low-power electronics;microcontrollers;programmable controllers;reconfigurable architectures;shift registers;battery-driven mobile devices;cool mega-arrays;data management;data memory;data-flow graph;large processing-element array;programmable microcontroller;reconfigurable accelerator chips;registers;switching hardware context;ultralow-power chips;Arrays;Clocks;Context;Memory management;Prototypes;Registers;CMA-1;CMA-2;Cool Mega-Array;energy-efficient accelerator;processing-element array;reconfigurable accelerator},
doi={10.1109/MM.2011.94},
ISSN={0272-1732},
month={Nov},}

@inproceedings{cma_fpt,
  title={Cool Mega-Array: A highly energy efficient reconfigurable accelerator},
  author={Ozaki, Nobuaki and Yoshihiro, Y and Saito, Yoshiki and Ikebuchi, Daisuke and Kimura, Masayuki and Amano, Hideharu and Nakamura, Hiroshi and Usami, Kimiyoshi and Namiki, Mitaro and Kondo, Masaaki},
  booktitle={Field-Programmable Technology (FPT), 2011 International Conference on},
  pages={1--8},
  year={2011},
  organization={IEEE}
}

@INPROCEEDINGS{cma-sotb,
author={H. Su and Y. Fujita and H. Amano},
booktitle={2014 24th International Conference on Field Programmable Logic and Applications (FPL)},
title={Body bias control for a coarse grained reconfigurable accelerator implemented with Silicon on Thin BOX technology},
year={2014},
pages={1-6},
keywords={CMOS logic circuits;elemental semiconductors;field programmable gate arrays;leakage currents;low-power electronics;microcontrollers;silicon;silicon-on-insulator;CMA-SOTB;PE array;Si;battery driven devices;body bias control;clock frequency;coarse grained reconfigurable accelerator;cool mega array;energy efficiency;filter application programs;forward bias voltage;frequency 89 MHz;high performance processing;leakage current;microcontroller;power 1.7 mW;power consumption;power supply voltage;reverse bias;silicon on thin box technology;size 65 nm;voltage 0.4 V;Arrays;Clocks;Delays;Leakage currents;Microcontrollers;Registers;Voltage control},
doi={10.1109/FPL.2014.6927486},
ISSN={1946-147X},
month={Sept},}

@INPROCEEDINGS{cma-sotb2,
author={K. Masuyama and Y. Fujita and H. Okuhara and H. Amano},
booktitle={2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)},
title={A 297mops/0.4mw ultra low power coarse-grained reconfigurable accelerator CMA-SOTB-2},
year={2015},
pages={1-6},
keywords={combinational circuits;energy conservation;low-power electronics;microcontrollers;parallel processing;power aware computing;reconfigurable architectures;CGRA;CMA-SOTB-2;Internet of Things;PE array;advanced sensor networks;body-bias voltage;combinatorial circuits;cool mega array-SOTB-2;data manipulators;data transfer;delay learning mechanism;energy efficiency;instruction sets;large processing element array;microarchitecture;microcontroller;optimal delay time;optimization;parallel data memory access;real chip evaluation;silicon on thin buried oxide;size 65 nm;standard cell libraries;ultra low power coarse-grained reconfigurable accelerator;ultra-low energy coarse grained reconfigurable architecture;under-milliwatt operation;wearable computing;Arrays;Clocks;Data transfer;Manipulators;Prototypes;Registers},
doi={10.1109/ReConFig.2015.7393280},
month={Dec},}

@INPROCEEDINGS{cc-sotb,
author={Y. Matsushita and H. Okuhara and K. Masuyama and Y. Fujita and R. Kawano and H. Amano},
booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)},
title={Body bias grain size exploration for a coarse grained reconfigurable accelerator},
year={2016},
pages={1-4},
keywords={genetic algorithms;power aware computing;programmable logic arrays;reconfigurable architectures;CMA;Cool Mega Array;body bias grain size exploration;coarse grained reconfigurable accelerator;energy efficient coarse grained reconfigurable array;genetic algorithm based body bias assignment method;grain size leakage reduction;power reduction;Arrays;Data transfer;Delays;Genetic algorithms;Internet of things;MOSFET;Registers},
doi={10.1109/FPL.2016.7577346},
month={Aug},}

@INPROCEEDINGS{sotb_variability,
author={Y. Morita and R. Tsuchiya and T. Ishigaki and N. Sugii and T. Iwamatsu and T. Ipposhi and H. Oda and Y. Inoue and K. Torii and S. Kimura},
booktitle={2008 Symposium on VLSI Technology},
title={Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate},
year={2008},
pages={166-167},
keywords={CMOS integrated circuits;semiconductor materials;silicon;Inverter delay;NMOS;PMOS;Pelgrom coefficients;dual-layer offset spacer;gate-overlap length;impurity concentration;intrinsic channel;intrinsic silicon on thin BOX;off-current;planar-type low-power CMOS devices;short-channel effects;single metal gate;size 50 nm;ultrathin buried oxide;CMOS technology;Delay;Electrodes;Fabrication;FinFETs;Fluctuations;Impurities;Inverters;MOS devices;Silicon},
doi={10.1109/VLSIT.2008.4588604},
ISSN={0743-1562},
month={June},}

@article{sotb_cpu,
  title={A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode},
  author={Ishibashi, Koichiro and Sugii, Nobuyuki and Kamohara, Shiro and Usami, Kimiyoshi and Amano, Hideharu and Kobayashi, Kazutoshi and Cong-Kha, PHAM},
  journal={IEICE Transactions on Electronics},
  volume={98},
  number={7},
  pages={536--543},
  year={2015},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}


@inbook{sotb_book,
  title={Ultralow-power LSI Technology with Silicon on Thin Buried Oxide (SOTB) CMOSFET.},
  author={Ishigaki, T. and Sugii, N. and Tsuchiya, R. and Kimura, S. and Morita, Y.},
  chapter=7,
  pages={145-156},
  isbn={9789533070452},
  year={2010},
  publisher={INTECH Open Access Publisher}
}

@INPROCEEDINGS{vpcma,
author={Variable Pipeline Structure for Coarse Grained Reconfigurable Array CMA},
booktitle={2016 INTERNATIONAL CONFERENCE ON
FIELD-PROGRAMMABLE TECHNOLOGY},
title={Naoki Ando, Koichiro Masuyama, Hayate Okuhara, Hideharu Amano},
year={2016},
pages={231-238},
}

@article{glitch,
  title={Variable input delay cmos logic for low power design},
  author={Raja, Tezaswi and Agrawal, Vishwani D and Bushnell, Michael L},
  journal={IEEE transactions on very large scale integration (VLSI) systems},
  volume={17},
  number={10},
  pages={1534--1545},
  year={2009},
  publisher={IEEE}
}

@inproceedings{DT-CGRA,
  title={DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications},
  author={Fan, Xitian and Li, Huimin and Cao, Wei and Wang, Lingli},
  booktitle={Field Programmable Logic and Applications (FPL), 2016 26th International Conference on},
  pages={1--9},
  year={2016},
  organization={IEEE}
}


@inproceedings{xpp,
  title={The XPP architecture and its co-simulation within the simulink environment},
  author={Petrov, Mihail and Murgan, Tudor and May, Frank and Vorbach, Martin and Zipf, Peter and Glesner, Manfred},
  booktitle={International Conference on Field Programmable Logic and Applications},
  pages={761--770},
  year={2004},
  organization={Springer}
}

@inproceedings{srp,
  title={Reliable and energy-efficient 1MHz 0.4 V dynamically reconfigurable SoC for ExG applications in 40nm LP CMOS},
  author={Konijnenburg, Mario and Cho, Yeongojn and Ashouei, Maryam and Gemmeke, Tobias and Kim, Changmoo and Hulzink, Jos and Stuyt, Jan and Jung, Mookyung and Huisken, Jos and Ryu, Soojung and others},
  booktitle={2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers},
  pages={430--431},
  year={2013},
  organization={IEEE}
}

@inproceedings{piperench,
  title={PipeRench: A virtualized programmable datapath in 0.18 micron technology},
  author={Schmit, Herman and Whelihan, David and Tsai, Andrew and Moe, Matthew and Levine, Benjamin and Taylor, R Reed},
  booktitle={Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002},
  pages={63--66},
  year={2002},
  organization={IEEE}
}


@inproceedings{s5,
  title={S5: the architecture and development flow of a software configurable processor},
  author={Arnold, Jeffrey M},
  booktitle={Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005.},
  pages={121--128},
  year={2005},
  organization={IEEE}
}
@inproceedings{googlenet,
  author    = {Christian Szegedy and
               Wei Liu and
               Yangqing Jia and
               Pierre Sermanet and
               Scott E. Reed and
               Dragomir Anguelov and
               Dumitru Erhan and
               Vincent Vanhoucke and
               Andrew Rabinovich},
  title     = {Going deeper with convolutions},
  booktitle = {{IEEE} Conference on Computer Vision and Pattern Recognition, {CVPR}
               2015, Boston, MA, USA, June 7-12, 2015},
  pages     = {1--9},
  year      = {2015},
  url       = {https://doi.org/10.1109/CVPR.2015.7298594},
  doi       = {10.1109/CVPR.2015.7298594},
  timestamp = {Fri, 02 Jun 2017 20:48:03 +0200},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
