<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Apr 29 17:45:16 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="15" NAME="Din_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Din_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
        <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="counter_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en_0" SIGIS="undef" SIGNAME="External_Ports_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="counter_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_0" SIGIS="undef" SIGNAME="pwm_gen_0_pwm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_0" PORT="pwm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_1" SIGIS="undef" SIGNAME="pwm_gen_1_pwm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_1" PORT="pwm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="counter_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/counter_0" HWVERSION="1.0" INSTANCE="counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter" VLNV="xilinx.com:module_ref:counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_0" PORT="cnt"/>
            <CONNECTION INSTANCE="pwm_gen_1" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_0" HWVERSION="1.0" INSTANCE="pwm_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_gen" VLNV="xilinx.com:module_ref:pwm_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_pwm_gen_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="duty" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_gen_0_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_1" HWVERSION="1.0" INSTANCE="pwm_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_gen" VLNV="xilinx.com:module_ref:pwm_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_pwm_gen_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="duty" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_gen_1_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Din_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Din_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_0" PORT="duty"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_Din_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Din_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_1" PORT="duty"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
