

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Wed Jul 19 12:37:24 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.282 ns|  5.282 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     75|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     62|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     13|    -|
|Register         |        -|   -|     29|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     29|    150|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_7ns_14_1_1_U58  |mul_8ns_7ns_14_1_1  |        0|   0|  0|  62|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  62|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1171_fu_159_p2    |         +|   0|  0|  15|          15|          15|
    |add_ln712_1_fu_221_p2   |         +|   0|  0|  14|          14|          14|
    |add_ln712_fu_211_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_191_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_fu_108_p2    |         -|   0|  0|  16|           1|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  75|          60|          75|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   2|   0|    2|          0|
    |ap_port_reg_p_read1   |   8|   0|    8|          0|
    |lshr_ln717_5_reg_248  |  11|   0|   11|          0|
    |p_read_9_reg_243      |   8|   0|    8|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  29|   0|   29|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 3 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_9"   --->   Operation 4 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 49"   --->   Operation 5 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lshr_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 6 'partselect' 'lshr_ln717_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 7 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 8 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_read13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 9 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_9, i7 0"   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i15 %shl_ln"   --->   Operation 11 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 0, i16 %zext_ln1171_1"   --->   Operation 12 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171, i32 3, i32 15"   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i13 %trunc_ln"   --->   Operation 14 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i11 %lshr_ln717_5"   --->   Operation 15 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read13"   --->   Operation 16 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read13, i6 0"   --->   Operation 17 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i14 %shl_ln1171_3"   --->   Operation 18 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read13, i4 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i12 %shl_ln1171_4"   --->   Operation 20 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.52ns)   --->   "%add_ln1171 = add i15 %zext_ln1171_2, i15 %zext_ln1171_3"   --->   Operation 21 'add' 'add_ln1171' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171, i32 3, i32 14"   --->   Operation 22 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i12 %trunc_ln5"   --->   Operation 23 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read13, i7 0"   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i15 %tmp"   --->   Operation 25 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 %r_V_2, i16 %zext_ln1171_5"   --->   Operation 26 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_1, i32 3, i32 15"   --->   Operation 27 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i13 %trunc_ln717_9"   --->   Operation 28 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.53ns)   --->   "%add_ln712 = add i14 %zext_ln1171_4, i14 %sext_ln1171"   --->   Operation 29 'add' 'add_ln712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i14 %add_ln712"   --->   Operation 30 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.53ns)   --->   "%add_ln712_1 = add i14 %sext_ln712, i14 %zext_ln717"   --->   Operation 31 'add' 'add_ln712_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i14 %add_ln712_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 32 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %sext_ln712_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 35 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_9               (read             ) [ 001]
zext_ln1171            (zext             ) [ 000]
mul_ln1171             (mul              ) [ 000]
lshr_ln717_5           (partselect       ) [ 001]
specpipeline_ln0       (specpipeline     ) [ 000]
specresourcelimit_ln31 (specresourcelimit) [ 000]
p_read13               (read             ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
zext_ln1171_1          (zext             ) [ 000]
sub_ln1171             (sub              ) [ 000]
trunc_ln               (partselect       ) [ 000]
sext_ln1171            (sext             ) [ 000]
zext_ln717             (zext             ) [ 000]
r_V_2                  (zext             ) [ 000]
shl_ln1171_3           (bitconcatenate   ) [ 000]
zext_ln1171_2          (zext             ) [ 000]
shl_ln1171_4           (bitconcatenate   ) [ 000]
zext_ln1171_3          (zext             ) [ 000]
add_ln1171             (add              ) [ 000]
trunc_ln5              (partselect       ) [ 000]
zext_ln1171_4          (zext             ) [ 000]
tmp                    (bitconcatenate   ) [ 000]
zext_ln1171_5          (zext             ) [ 000]
sub_ln1171_1           (sub              ) [ 000]
trunc_ln717_9          (partselect       ) [ 000]
sext_ln712             (sext             ) [ 000]
add_ln712              (add              ) [ 000]
sext_ln712_1           (sext             ) [ 000]
add_ln712_1            (add              ) [ 000]
sext_ln68              (sext             ) [ 000]
mrv                    (insertvalue      ) [ 000]
mrv_1                  (insertvalue      ) [ 000]
ret_ln68               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_9_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read13_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mul_ln1171_fu_64">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln1171_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="lshr_ln717_5_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="14" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="0" index="3" bw="5" slack="0"/>
<pin id="92" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln717_5/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="shl_ln_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="15" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="1"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln1171_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub_ln1171_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="15" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="5" slack="0"/>
<pin id="119" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln1171_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln717_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="1"/>
<pin id="130" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_V_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln1171_3_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_3/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln1171_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="shl_ln1171_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_4/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln1171_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_3/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln1171_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="12" slack="0"/>
<pin id="162" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln5_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="15" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="5" slack="0"/>
<pin id="170" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln1171_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_4/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="15" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln1171_5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_5/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sub_ln1171_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="15" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln717_9_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="13" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="5" slack="0"/>
<pin id="202" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_9/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln712_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln712_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="0"/>
<pin id="214" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln712_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln712_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln68_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mrv_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="14" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="mrv_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="14" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_read_9_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="248" class="1005" name="lshr_ln717_5_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="1"/>
<pin id="250" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln717_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="85"><net_src comp="52" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="64" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="58" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="58" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="58" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="58" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="131" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="175" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="124" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="207" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="128" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="217" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="227" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="52" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="251"><net_src comp="87" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8> : p_read | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config8> : p_read1 | {2 }
  - Chain level:
	State 1
		mul_ln1171 : 1
		lshr_ln717_5 : 2
	State 2
		zext_ln1171_1 : 1
		sub_ln1171 : 2
		trunc_ln : 3
		sext_ln1171 : 4
		zext_ln1171_2 : 1
		zext_ln1171_3 : 1
		add_ln1171 : 2
		trunc_ln5 : 3
		zext_ln1171_4 : 4
		zext_ln1171_5 : 1
		sub_ln1171_1 : 2
		trunc_ln717_9 : 3
		sext_ln712 : 4
		add_ln712 : 5
		sext_ln712_1 : 6
		add_ln712_1 : 5
		sext_ln68 : 6
		mrv : 7
		mrv_1 : 8
		ret_ln68 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1171_fu_64   |    0    |    0    |    62   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln1171_fu_159  |    0    |    0    |    14   |
|    add   |   add_ln712_fu_211   |    0    |    0    |    13   |
|          |  add_ln712_1_fu_221  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1171_fu_108  |    0    |    0    |    15   |
|          |  sub_ln1171_1_fu_191 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   read   |  p_read_9_read_fu_52 |    0    |    0    |    0    |
|          |  p_read13_read_fu_58 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln1171_fu_82  |    0    |    0    |    0    |
|          | zext_ln1171_1_fu_104 |    0    |    0    |    0    |
|          |   zext_ln717_fu_128  |    0    |    0    |    0    |
|   zext   |     r_V_2_fu_131     |    0    |    0    |    0    |
|          | zext_ln1171_2_fu_143 |    0    |    0    |    0    |
|          | zext_ln1171_3_fu_155 |    0    |    0    |    0    |
|          | zext_ln1171_4_fu_175 |    0    |    0    |    0    |
|          | zext_ln1171_5_fu_187 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  lshr_ln717_5_fu_87  |    0    |    0    |    0    |
|partselect|    trunc_ln_fu_114   |    0    |    0    |    0    |
|          |   trunc_ln5_fu_165   |    0    |    0    |    0    |
|          | trunc_ln717_9_fu_197 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_97     |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1171_3_fu_135 |    0    |    0    |    0    |
|          |  shl_ln1171_4_fu_147 |    0    |    0    |    0    |
|          |      tmp_fu_179      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1171_fu_124  |    0    |    0    |    0    |
|   sext   |   sext_ln712_fu_207  |    0    |    0    |    0    |
|          |  sext_ln712_1_fu_217 |    0    |    0    |    0    |
|          |   sext_ln68_fu_227   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|insertvalue|      mrv_fu_231      |    0    |    0    |    0    |
|          |     mrv_1_fu_237     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   132   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|lshr_ln717_5_reg_248|   11   |
|  p_read_9_reg_243  |    8   |
+--------------------+--------+
|        Total       |   19   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   132  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   19   |   132  |
+-----------+--------+--------+--------+
