

================================================================
== Vivado HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Mon Jul  3 14:35:17 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   25|   25|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   3815|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     40|    1571|    833|    -|
|Memory           |        5|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |       10|      -|    5327|    357|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|     41|    6898|   5068|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|     18|       6|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |chacha_hw_mul_43ng8j_U3  |chacha_hw_mul_43ng8j  |        0|      6|  219|  149|    0|
    |chacha_hw_mul_49nhbi_U4  |chacha_hw_mul_49nhbi  |        0|      9|  233|   85|    0|
    |chacha_hw_mul_50nibs_U5  |chacha_hw_mul_50nibs  |        0|      9|  237|   87|    0|
    |chacha_hw_mul_69neOg_U1  |chacha_hw_mul_69neOg  |        0|     12|  441|  256|    0|
    |chacha_hw_mul_72nfYi_U2  |chacha_hw_mul_72nfYi  |        0|      4|  441|  256|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     40| 1571|  833|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |chacha_hw_mac_muljbC_U6  |chacha_hw_mac_muljbC  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymo_2_U  |pow_generic_doublbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymo_U    |pow_generic_doublcud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    |pow_reduce_anonymo_3_U  |pow_generic_doubldEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        5|  0|   0|    0|   768|  126|     3|        32256|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1146_1_fu_1012_p2    |     +    |      0|  0|  114|         107|         107|
    |add_ln657_2_fu_926_p2      |     +    |      0|  0|   51|          44|          44|
    |add_ln657_fu_849_p2        |     +    |      0|  0|   43|          36|          36|
    |add_ln805_fu_678_p2        |     +    |      0|  0|   17|           1|          13|
    |exp_Z1P_m_1_l_V_fu_935_p2  |     +    |      0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_858_p2    |     +    |      0|  0|   51|          44|          44|
    |m_exp_fu_474_p2            |     +    |      0|  0|   12|          11|          12|
    |out_exp_V_fu_1115_p2       |     +    |      0|  0|   13|          10|          11|
    |r_exp_V_fu_1054_p2         |     +    |      0|  0|   17|           2|          13|
    |ret_V_4_fu_802_p2          |     +    |      0|  0|   43|          36|          36|
    |ret_V_6_fu_976_p2          |     +    |      0|  0|   66|           5|          59|
    |ret_V_7_fu_1006_p2         |     +    |      0|  0|  115|         108|         108|
    |e_frac_V_fu_448_p2         |     -    |      0|  0|   61|           1|          54|
    |ret_V_3_fu_725_p2          |     -    |      0|  0|   79|          72|          72|
    |ush_1_fu_491_p2            |     -    |      0|  0|   13|          10|          11|
    |and_ln18_1_fu_374_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln18_fu_362_p2         |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_139           |    and   |      0|  0|    2|           1|           1|
    |ap_condition_721           |    and   |      0|  0|    2|           1|           1|
    |ap_condition_794           |    and   |      0|  0|    2|           1|           1|
    |ap_condition_798           |    and   |      0|  0|    2|           1|           1|
    |y_is_ninf_fu_406_p2        |    and   |      0|  0|    2|           1|           1|
    |y_is_pinf_fu_400_p2        |    and   |      0|  0|    2|           1|           1|
    |r_V_3_fu_561_p2            |   ashr   |      0|  0|  446|         130|         130|
    |r_V_5_fu_584_p2            |   ashr   |      0|  0|  405|         122|         122|
    |r_V_fu_520_p2              |   ashr   |      0|  0|  405|         122|         122|
    |grp_fu_312_p2              |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln415_fu_388_p2       |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln460_fu_420_p2       |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln467_fu_434_p2       |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln657_1_fu_633_p2     |   icmp   |      0|  0|   71|         130|         130|
    |icmp_ln657_fu_628_p2       |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln805_fu_672_p2       |   icmp   |      0|  0|   18|          18|           1|
    |icmp_ln833_1_fu_350_p2     |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln833_2_fu_356_p2     |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln833_fu_344_p2       |   icmp   |      0|  0|   13|          11|           1|
    |icmp_ln837_fu_368_p2       |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln853_fu_1080_p2      |   icmp   |      0|  0|   13|          13|          11|
    |ap_condition_682           |    or    |      0|  0|    2|           1|           1|
    |ap_condition_711           |    or    |      0|  0|    2|           1|           1|
    |ap_condition_803           |    or    |      0|  0|    2|           1|           1|
    |or_ln657_fu_1075_p2        |    or    |      0|  0|    2|           1|           1|
    |e_frac_V_2_fu_454_p3       |  select  |      0|  0|   54|           1|          54|
    |m_fix_l_V_fu_539_p3        |  select  |      0|  0|  130|           1|         130|
    |r_V_13_fu_566_p3           |  select  |      0|  0|  130|           1|         130|
    |r_exp_V_2_fu_1067_p3       |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_692_p3        |  select  |      0|  0|   13|           1|          13|
    |select_ln581_fu_593_p3     |  select  |      0|  0|  130|           1|         130|
    |select_ln656_fu_1059_p3    |  select  |      0|  0|   59|           1|          59|
    |select_ln658_fu_1107_p3    |  select  |      0|  0|   63|           1|           1|
    |select_ln805_fu_684_p3     |  select  |      0|  0|   13|           1|          13|
    |ush_fu_500_p3              |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_525_p2            |    shl   |      0|  0|  450|         131|         131|
    |r_V_2_fu_556_p2            |    shl   |      0|  0|  446|         130|         130|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |xor_ln936_fu_394_p2        |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 3815|        1597|        2031|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_UnifiedRetVal_phi_fu_296_p4       |   9|          2|   64|        128|
    |ap_phi_mux_p_01254_phi_fu_274_p12            |  15|          3|   64|        192|
    |ap_phi_reg_pp0_iter1_p_01254_reg_267         |  21|          4|   64|        256|
    |ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_p_01254_reg_267         |   9|          2|   64|        128|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  63|         13|  320|        832|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1260                                |    8|   0|    8|          0|
    |Z3_V_reg_1267                                |    8|   0|    8|          0|
    |Z3_V_reg_1267_pp0_iter15_reg                 |    8|   0|    8|          0|
    |Z4_V_reg_1272                                |   35|   0|   35|          0|
    |ap_CS_fsm                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter24_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter25_p_01254_reg_267        |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_p_01254_reg_267         |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_293   |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_p_01254_reg_267         |   64|   0|   64|          0|
    |e_frac_V_2_reg_1167                          |   54|   0|   54|          0|
    |exp_Z1P_m_1_V_reg_1360                       |   50|   0|   50|          0|
    |exp_Z1_V_reg_1355                            |   58|   0|   58|          0|
    |exp_Z1_V_reg_1355_pp0_iter22_reg             |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1365                         |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1323                       |   44|   0|   44|          0|
    |icmp_ln415_reg_1155                          |    1|   0|    1|          0|
    |icmp_ln460_reg_1159                          |    1|   0|    1|          0|
    |icmp_ln467_reg_1163                          |    1|   0|    1|          0|
    |icmp_ln657_1_reg_1233                        |    1|   0|    1|          0|
    |icmp_ln657_reg_1229                          |    1|   0|    1|          0|
    |icmp_ln833_reg_1151                          |    1|   0|    1|          0|
    |icmp_ln849_1_reg_1396                        |    1|   0|    1|          0|
    |icmp_ln853_reg_1404                          |    1|   0|    1|          0|
    |isNeg_reg_1192                               |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1255                         |    8|   0|    8|          0|
    |m_exp_reg_1186                               |   12|   0|   12|          0|
    |m_fix_V_reg_1214                             |   71|   0|   71|          0|
    |m_fix_a_V_reg_1250                           |   71|   0|   71|          0|
    |m_fix_hi_V_reg_1219                          |   16|   0|   16|          0|
    |m_fix_l_V_reg_1207                           |  130|   0|  130|          0|
    |m_frac_l_V_reg_1177                          |  122|   0|  122|          0|
    |or_ln657_reg_1400                            |    1|   0|    1|          0|
    |p_Result_16_reg_1224                         |    1|   0|    1|          0|
    |p_Val2_18_reg_1293                           |   26|   0|   26|          0|
    |r_V_18_reg_1385                              |  100|   0|  100|          0|
    |r_exp_V_3_reg_1238                           |   13|   0|   13|          0|
    |ret_V_4_reg_1287                             |   36|   0|   36|          0|
    |ret_V_6_reg_1380                             |   59|   0|   59|          0|
    |sext_ln1311_2_reg_1202                       |   32|   0|   32|          0|
    |tmp_2_reg_1350                               |   36|   0|   36|          0|
    |tmp_V_1_reg_1408                             |   52|   0|   52|          0|
    |tmp_V_reg_1145                               |   11|   0|   11|          0|
    |tmp_i_reg_1298                               |   34|   0|   43|          9|
    |tmp_i_reg_1298_pp0_iter17_reg                |   34|   0|   43|          9|
    |tmp_reg_1313                                 |   20|   0|   20|          0|
    |tmp_s_reg_1329                               |   40|   0|   40|          0|
    |trunc_ln1146_reg_1391                        |   58|   0|   58|          0|
    |trunc_ln168_reg_1413                         |   11|   0|   11|          0|
    |ush_1_reg_1197                               |   11|   0|   11|          0|
    |Z2_V_reg_1260                                |   64|  32|    8|          0|
    |exp_Z2P_m_1_V_reg_1323                       |    1|   1|   44|          0|
    |icmp_ln415_reg_1155                          |   64|  32|    1|          0|
    |icmp_ln460_reg_1159                          |   64|  32|    1|          0|
    |icmp_ln467_reg_1163                          |   64|  32|    1|          0|
    |icmp_ln657_1_reg_1233                        |   64|  32|    1|          0|
    |icmp_ln657_reg_1229                          |   64|  32|    1|          0|
    |icmp_ln833_reg_1151                          |   64|  32|    1|          0|
    |m_diff_hi_V_reg_1255                         |   64|  32|    8|          0|
    |m_fix_V_reg_1214                             |    3|   1|   71|          0|
    |m_frac_l_V_reg_1177                          |    5|   2|  122|          0|
    |r_exp_V_3_reg_1238                           |   64|  32|   13|          0|
    |ret_V_4_reg_1287                             |   64|  32|   36|          0|
    |tmp_V_reg_1145                               |   64|  32|   11|          0|
    |tmp_s_reg_1329                               |    1|   1|   40|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 5327| 357| 4990|         18|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | pow_generic<double> | return value |
|exp        |  in |   64|   ap_none  |         exp         |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

