// Seed: 361055100
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      -1
  );
  always id_4 = -1;
  assign id_4 = id_2 - -1'h0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    id_4
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  supply0 id_4 = -1 + id_4;
endmodule
