

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_28_13'
================================================================
* Date:           Wed Dec 20 21:42:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |       16|       16|         6|          5|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      13|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     106|    -|
|Register         |        -|     -|     205|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     205|     141|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_64_1_1_U196  |mux_32_64_1_1  |        0|   0|  0|  13|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  13|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_158_p2   |         +|   0|  0|  10|           2|           1|
    |ap_condition_257     |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_147_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |activations3_1_5_fu_60       |   9|          2|   64|        128|
    |activations3_1_6_fu_64       |   9|          2|   64|        128|
    |activations3_1_fu_56         |   9|          2|   64|        128|
    |ap_NS_fsm                    |  25|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10        |   9|          2|    2|          4|
    |i_fu_52                      |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 106|         24|  201|        406|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |activations3_1_5_fu_60       |  64|   0|   64|          0|
    |activations3_1_6_fu_64       |  64|   0|   64|          0|
    |activations3_1_fu_56         |  64|   0|   64|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_10_reg_252                 |   2|   0|    2|          0|
    |i_fu_52                      |   2|   0|    2|          0|
    |icmp_ln28_reg_258            |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 205|   0|  205|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|grp_fu_6768_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|grp_fu_6768_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|grp_fu_6768_p_opcode          |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|grp_fu_6768_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|grp_fu_6768_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_28_13|  return value|
|activations3_2_4_reload       |   in|   64|     ap_none|             activations3_2_4_reload|        scalar|
|activations3_1_4_reload       |   in|   64|     ap_none|             activations3_1_4_reload|        scalar|
|activations3_0_41_reload      |   in|   64|     ap_none|            activations3_0_41_reload|        scalar|
|biases3_address0              |  out|    2|   ap_memory|                             biases3|         array|
|biases3_ce0                   |  out|    1|   ap_memory|                             biases3|         array|
|biases3_q0                    |   in|   64|   ap_memory|                             biases3|         array|
|activations3_2_6_out          |  out|   64|      ap_vld|                activations3_2_6_out|       pointer|
|activations3_2_6_out_ap_vld   |  out|    1|      ap_vld|                activations3_2_6_out|       pointer|
|activations3_1_6_out          |  out|   64|      ap_vld|                activations3_1_6_out|       pointer|
|activations3_1_6_out_ap_vld   |  out|    1|      ap_vld|                activations3_1_6_out|       pointer|
|activations3_0_63_out         |  out|   64|      ap_vld|               activations3_0_63_out|       pointer|
|activations3_0_63_out_ap_vld  |  out|    1|      ap_vld|               activations3_0_63_out|       pointer|
+------------------------------+-----+-----+------------+------------------------------------+--------------+

