 
****************************************
Report : resources
Design : RV32I
Version: O-2018.06-SP4
Date   : Fri Feb 11 12:25:43 2022
****************************************

Resource Sharing Report for design RV32I in file ../hdl/src/fetch_stage.vhd

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r632     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_68_3 |
               |                      |
|          |              |            |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_90_2 |
| r633     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_68_4 |
               |                      |
|          |              |            |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_90_3 |
| r674     | DW01_add     | width=32   |               | fetch_stage_1/add_116 |
| r676     | DW01_add     | width=32   |               | decode_stage_1/add_146 |
| r682     | DW01_add     | width=32   |               | execute_stage_1/alu_inst/add_sub_1/add_56 |
| r688     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_73_2 |
| r690     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_73_3 |
| r692     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_77_2 |
| r694     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/hazard_unit_1/eq_77_3 |
| r696     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/branch_forwarding_unit_1/eq_54_3 |
| r698     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/branch_forwarding_unit_1/eq_54_4 |
| r700     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/branch_forwarding_unit_1/eq_56_2 |
| r702     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/branch_forwarding_unit_1/eq_62_3 |
| r704     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/branch_forwarding_unit_1/eq_62_4 |
| r706     | DW_cmp       | width=5    |               | RV32I_control_1/decode_stage_control_1/branch_forwarding_unit_1/eq_64_2 |
| r708     | DW_cmp       | width=5    |               | RV32I_control_1/execute_stage_control_1/forwarding_unit_1/eq_57_3 |
| r710     | DW_cmp       | width=5    |               | RV32I_control_1/execute_stage_control_1/forwarding_unit_1/eq_57_4 |
| r712     | DW_cmp       | width=5    |               | RV32I_control_1/execute_stage_control_1/forwarding_unit_1/eq_59_2 |
| r714     | DW_cmp       | width=5    |               | RV32I_control_1/execute_stage_control_1/forwarding_unit_1/eq_65_3 |
| r716     | DW_cmp       | width=5    |               | RV32I_control_1/execute_stage_control_1/forwarding_unit_1/eq_65_4 |
| r718     | DW_cmp       | width=5    |               | RV32I_control_1/execute_stage_control_1/forwarding_unit_1/eq_67_2 |
| r1302    | DW01_sub     | width=32   |               | sub_1_root_execute_stage_1/absolute_value_1/add_52_ni |
| r1304    | DW01_inc     | width=32   |               | add_0_root_execute_stage_1/absolute_value_1/add_52_ni |
| r1888    | DW01_sub     | width=32   |               | sub_1_root_execute_stage_1/alu_inst/add_sub_1/add_50_ni |
| r1890    | DW01_inc     | width=32   |               | add_0_root_execute_stage_1/alu_inst/add_sub_1/add_50_ni |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| execute_stage_1/alu_inst/add_sub_1/add_56                  |                |
|                    | DW01_add         | pparch (area,speed)                 |
| decode_stage_1/add_146                |                    |                |
|                    | DW01_add         | pparch (area,speed)                 |
| add_0_root_execute_stage_1/absolute_value_1/add_52_ni      |                |
|                    | DW01_inc         | pparch (area,speed)                 |
| add_0_root_execute_stage_1/alu_inst/add_sub_1/add_50_ni    |                |
|                    | DW01_inc         | pparch (area,speed)                 |
| fetch_stage_1/add_116                 |                    |                |
|                    | DW01_add         | rpl                |                |
===============================================================================

1
