$version Generated by VerilatedVcd $end
$date Fri Nov 13 12:10:58 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 # in0 $end
  $var wire  1 $ in1 $end
  $var wire  1 & out $end
  $var wire  1 % sel $end
  $scope module glitch_mux $end
   $var wire  1 ( and_out1 $end
   $var wire  1 ) and_out2 $end
   $var wire  1 # in0 $end
   $var wire  1 $ in1 $end
   $var wire  1 ' not_sel $end
   $var wire  1 & out $end
   $var wire  1 % sel $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#10
0#
0$
0%
0&
1'
0(
0)
#20
#30
1#
1&
1(
#40
1%
0&
0'
0(
#50
1$
1&
1)
#60
0#
0$
0%
0&
1'
0)
