
---------- Begin Simulation Statistics ----------
final_tick                               2449088375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 737806                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742556                       # Number of bytes of host memory used
host_op_rate                                  1354831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1355.37                       # Real time elapsed on the host
host_tick_rate                             1806952568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1836296717                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.449088                       # Number of seconds simulated
sim_ticks                                2449088375500                       # Number of ticks simulated
system.cpu.Branches                         197993614                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1836296717                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4898176751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4898176751                       # Number of busy cycles
system.cpu.num_cc_register_reads            960551457                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           637820260                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    162733576                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67466889                       # Number of float alu accesses
system.cpu.num_fp_insts                      67466889                       # number of float instructions
system.cpu.num_fp_register_reads             66838162                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              727658                       # number of times the floating registers were written
system.cpu.num_func_calls                    16286168                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1833168487                       # Number of integer alu accesses
system.cpu.num_int_insts                   1833168487                       # number of integer instructions
system.cpu.num_int_register_reads          3415567705                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1489775715                       # number of times the integer registers were written
system.cpu.num_load_insts                   208439035                       # Number of load instructions
system.cpu.num_mem_refs                     362499686                       # number of memory refs
system.cpu.num_store_insts                  154060651                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2852068      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1466991521     79.89%     80.04% # Class of executed instruction
system.cpu.op_class::IntMult                    12708      0.00%     80.04% # Class of executed instruction
system.cpu.op_class::IntDiv                   3939331      0.21%     80.26% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2414      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdAlu                    10972      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdCvt                    10422      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                   19720      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  47      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   8      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  8      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::MemRead                207758372     11.31%     91.57% # Class of executed instruction
system.cpu.op_class::MemWrite                87326945      4.76%     96.33% # Class of executed instruction
system.cpu.op_class::FloatMemRead              680663      0.04%     96.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66733706      3.63%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1836340962                       # Class of executed instruction
system.cpu.workload.numSyscalls                   209                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8535948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17105081                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12974592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1563                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25950207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1563                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    352142809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        352142809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    352142809                       # number of overall hits
system.cpu.dcache.overall_hits::total       352142809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10313094                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10313094                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10313094                       # number of overall misses
system.cpu.dcache.overall_misses::total      10313094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 730450131500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 730450131500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 730450131500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 730450131500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    362455903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    362455903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    362455903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    362455903                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028453                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70827.448242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70827.448242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70827.448242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70827.448242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9633404                       # number of writebacks
system.cpu.dcache.writebacks::total           9633404                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     10313094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10313094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10313094                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10313094                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 720137037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 720137037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 720137037500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 720137037500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69827.448242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69827.448242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69827.448242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69827.448242                       # average overall mshr miss latency
system.cpu.dcache.replacements               10312582                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    207082963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207082963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1356253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1356253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  38271525000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  38271525000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    208439216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    208439216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28218.573526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28218.573526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1356253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1356253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36915272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36915272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006507                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006507                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27218.573526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27218.573526                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    145059846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      145059846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8956841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8956841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 692178606500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 692178606500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    154016687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    154016687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77279.322755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77279.322755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8956841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8956841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 683221765500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 683221765500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058155                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058155                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76279.322755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76279.322755                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.987540                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           362455903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10313094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.145215                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.987540                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         735224900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        735224900                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   208439267                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   154060672                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        485982                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        242222                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1331688618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1331688618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1331688618                       # number of overall hits
system.cpu.icache.overall_hits::total      1331688618                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2662521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2662521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2662521                       # number of overall misses
system.cpu.icache.overall_misses::total       2662521                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  34807258000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  34807258000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  34807258000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  34807258000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334351139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1334351139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334351139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1334351139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13073.045433                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13073.045433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13073.045433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13073.045433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2662010                       # number of writebacks
system.cpu.icache.writebacks::total           2662010                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      2662521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2662521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2662521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2662521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32144737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32144737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32144737000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32144737000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001995                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001995                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001995                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001995                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12073.045433                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12073.045433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12073.045433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12073.045433                       # average overall mshr miss latency
system.cpu.icache.replacements                2662010                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1331688618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1331688618                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2662521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2662521                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  34807258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  34807258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334351139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1334351139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13073.045433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13073.045433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2662521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2662521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32144737000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32144737000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12073.045433                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12073.045433                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.198724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1334351139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2662521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            501.160794                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.198724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2671364799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2671364799                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1334351193                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2449088375500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              2660291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1746191                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4406482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2660291                       # number of overall hits
system.l2.overall_hits::.cpu.data             1746191                       # number of overall hits
system.l2.overall_hits::total                 4406482                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8566903                       # number of demand (read+write) misses
system.l2.demand_misses::total                8569133                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2230                       # number of overall misses
system.l2.overall_misses::.cpu.data           8566903                       # number of overall misses
system.l2.overall_misses::total               8569133                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    182388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 686288015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     686470403000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    182388000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 686288015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    686470403000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2662521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10313094                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12975615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2662521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10313094                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12975615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.830682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.660403                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.830682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.660403                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81788.340807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80109.231422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80109.668388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81788.340807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80109.231422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80109.668388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8488203                       # number of writebacks
system.l2.writebacks::total                   8488203                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8566903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8569133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8566903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8569133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    160088000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 600618985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 600779073000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    160088000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 600618985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 600779073000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.830682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.660403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.830682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.660403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71788.340807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70109.231422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70109.668388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71788.340807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70109.231422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70109.668388                       # average overall mshr miss latency
system.l2.replacements                        8537508                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9633404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9633404                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9633404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9633404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2662010                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2662010                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2662010                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2662010                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            651460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                651460                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8305381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8305381                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662937596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662937596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8956841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8956841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.927267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.927267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79820.251052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79820.251052                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8305381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8305381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579883786500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579883786500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.927267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.927267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69820.251052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69820.251052                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2660291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2660291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    182388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2662521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2662521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81788.340807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81788.340807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    160088000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    160088000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71788.340807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71788.340807                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1094731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1094731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       261522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          261522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  23350418500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23350418500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1356253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1356253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.192827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.192827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89286.631717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89286.631717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       261522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       261522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  20735198500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20735198500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.192827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.192827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79286.631717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79286.631717                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32727.234096                       # Cycle average of tags in use
system.l2.tags.total_refs                    25950203                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8570276                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.027931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     106.286736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       170.842780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32450.104581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30704                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 216171924                       # Number of tag accesses
system.l2.tags.data_accesses                216171924                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8488203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8566875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007225438750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       529072                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       529072                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25723825                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7973689                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8569133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8488203                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8569133                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8488203                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8569133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8488203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8569104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 526471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 529101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 529097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 529077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 529078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 529078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 529095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 529078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 531774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 529091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 529075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 529074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 529072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 529072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 529074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 529072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       529072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.196470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.111905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.439500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       529069    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        529072                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       529072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.293581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           517634     97.84%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.01%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11216      2.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        529072                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               548424512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            543244992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    223.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2449088341500                       # Total gap between requests
system.mem_ctrls.avgGap                     143579.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       142720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    548280000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    543243712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58274.744769413483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 223871055.648640871048                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 221814662.726939231157                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2230                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8566903                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8488203                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     68753750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 251371255000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 58693235502000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30831.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29342.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6914683.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       142720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    548281792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     548424512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       142720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    543244992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    543244992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8566903                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8569133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8488203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8488203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        58275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    223871787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        223930062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        58275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        58275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    221815185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       221815185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    221815185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        58275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    223871787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       445745247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8569105                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8488183                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       534805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       535289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       535526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       535352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       535312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       536000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       536014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       535817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       535917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       536219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       535691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       535824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       535436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       535488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       535249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       535166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       529833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       530298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       530347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       530142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       530212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       530860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       530965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       530874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       531046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       531057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       530649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       530726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       530440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       530375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       530125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       530234                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             90769290000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42845525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       251440008750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10592.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29342.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7657325                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7674292                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1725670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   632.604361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   368.906097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   439.247300                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       548035     31.76%     31.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        42961      2.49%     34.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        47670      2.76%     37.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47949      2.78%     39.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34643      2.01%     41.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        54457      3.16%     44.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        32111      1.86%     46.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71663      4.15%     50.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846181     49.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1725670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             548422720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          543243712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              223.929330                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              221.814663                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6162398340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3275388600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30588581100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   22151231820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 193328865600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 387714786600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 613953274080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1257174526140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.323463                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1588044184500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  81780400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 779263791000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6158892600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3273529050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30594828600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   22157083440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 193328865600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 387334002090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 614273934720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1257121136100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.301663                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1588882365250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  81780400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 778425610250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             263752                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8488203                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47745                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8305381                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8305381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        263752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25674214                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25674214                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25674214                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1091669504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1091669504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1091669504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8569133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8569133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8569133                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         51080903000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45111887000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4018774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18121607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2662010                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          728483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8956841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8956841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2662521                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1356253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7987052                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     30938770                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              38925822                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    340769984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1276575872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1617345856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8537508                       # Total snoops (count)
system.tol2bus.snoopTraffic                 543244992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21513123                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000073                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21511559     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1564      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21513123                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2449088375500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        25270517500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3993781500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15469641000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
