Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 08 13:21:48 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/yuv_filter_timing_routed.rpt
| Design            : yuv_filter
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.740        0.000                      0                 1897        0.027        0.000                      0                 1897        2.995        0.000                       0                   881  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.740        0.000                      0                 1897        0.027        0.000                      0                 1897        2.995        0.000                       0                   881  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 yuv_filter_rgb2yuv_U0/bound_reg_612_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            yuv_filter_rgb2yuv_U0/y_reg_227_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 3.630ns (55.419%)  route 2.920ns (44.581%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=881, unset)          1.749     1.749    yuv_filter_rgb2yuv_U0/ap_clk
    DSP48_X1Y10                                                       r  yuv_filter_rgb2yuv_U0/bound_reg_612_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.291     4.040 r  yuv_filter_rgb2yuv_U0/bound_reg_612_reg/P[15]
                         net (fo=1, routed)           1.068     5.107    yuv_filter_rgb2yuv_U0/n_90_bound_reg_612_reg
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.231 r  yuv_filter_rgb2yuv_U0/y_mid2_reg_626[6]_i_19/O
                         net (fo=1, routed)           0.000     5.231    yuv_filter_rgb2yuv_U0/n_0_y_mid2_reg_626[6]_i_19
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.781 r  yuv_filter_rgb2yuv_U0/y_mid2_reg_626_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.781    yuv_filter_rgb2yuv_U0/n_0_y_mid2_reg_626_reg[6]_i_8
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.009 r  yuv_filter_rgb2yuv_U0/y_mid2_reg_626_reg[6]_i_4/CO[2]
                         net (fo=8, routed)           0.457     6.466    yuv_filter_rgb2yuv_U0/n_1_y_mid2_reg_626_reg[6]_i_4
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.313     6.779 f  yuv_filter_rgb2yuv_U0/y_reg_227[15]_i_2/O
                         net (fo=63, routed)          0.354     7.133    yuv_filter_rgb2yuv_U0/indvar_flatten_reg_2050
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.257 r  yuv_filter_rgb2yuv_U0/y_reg_227[15]_i_1/O
                         net (fo=48, routed)          1.041     8.299    yuv_filter_rgb2yuv_U0/n_0_y_reg_227[15]_i_1
    SLICE_X24Y23         FDRE                                         r  yuv_filter_rgb2yuv_U0/y_reg_227_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=881, unset)          1.483     9.483    yuv_filter_rgb2yuv_U0/ap_clk
    SLICE_X24Y23                                                      r  yuv_filter_rgb2yuv_U0/y_reg_227_reg[10]/C
                         clock pessimism              0.115     9.598    
                         clock uncertainty           -0.035     9.563    
    SLICE_X24Y23         FDRE (Setup_fdre_C_R)       -0.524     9.039    yuv_filter_rgb2yuv_U0/y_reg_227_reg[10]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 yuv_filter_yuv2rgb_U0/U_reg_675_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            yuv_filter_yuv2rgb_U0/D_reg_690_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.977%)  route 0.160ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=881, unset)          0.559     0.559    yuv_filter_yuv2rgb_U0/ap_clk
    SLICE_X20Y39                                                      r  yuv_filter_yuv2rgb_U0/U_reg_675_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  yuv_filter_yuv2rgb_U0/U_reg_675_reg[6]/Q
                         net (fo=1, routed)           0.160     0.867    yuv_filter_yuv2rgb_U0/U_reg_675[6]
    SLICE_X22Y39         FDRE                                         r  yuv_filter_yuv2rgb_U0/D_reg_690_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=881, unset)          0.828     0.828    yuv_filter_yuv2rgb_U0/ap_clk
    SLICE_X22Y39                                                      r  yuv_filter_yuv2rgb_U0/D_reg_690_reg[6]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.017     0.840    yuv_filter_yuv2rgb_U0/D_reg_690_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                
Min Period        n/a     DSP48E1/CLK  n/a            2.154     8.000   5.846  DSP48_X1Y14   yuv_filter_yuv2rgb_U0/bound_reg_639_reg/CLK                                                        
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     3.975   2.995  SLICE_X12Y36  p_yuv_channels_ch1_U/U_FIFO_yuv_filter_p_yuv_channels_ch1_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK      
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     3.975   2.995  SLICE_X20Y40  p_scale_channels_ch1_U/U_FIFO_yuv_filter_p_scale_channels_ch1_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK  



