ARM GAS  /tmp/ccCEiX53.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"cpu.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/BLT/cpu.c"
  20              		.section	.text.CpuInit,"ax",%progbits
  21              		.align	1
  22              		.global	CpuInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	CpuInit:
  28              	.LFB123:
   1:Core/Src/BLT/cpu.c **** /************************************************************************************//**
   2:Core/Src/BLT/cpu.c **** * \file         Source/ARMCM4_STM32F3/cpu.c
   3:Core/Src/BLT/cpu.c **** * \brief        Bootloader cpu module source file.
   4:Core/Src/BLT/cpu.c **** * \ingroup      Target_ARMCM4_STM32F3
   5:Core/Src/BLT/cpu.c **** * \internal
   6:Core/Src/BLT/cpu.c **** *----------------------------------------------------------------------------------------
   7:Core/Src/BLT/cpu.c **** *                          C O P Y R I G H T
   8:Core/Src/BLT/cpu.c **** *----------------------------------------------------------------------------------------
   9:Core/Src/BLT/cpu.c **** *   Copyright (c) 2016  by Feaser    http://www.feaser.com    All rights reserved
  10:Core/Src/BLT/cpu.c **** *
  11:Core/Src/BLT/cpu.c **** *----------------------------------------------------------------------------------------
  12:Core/Src/BLT/cpu.c **** *                            L I C E N S E
  13:Core/Src/BLT/cpu.c **** *----------------------------------------------------------------------------------------
  14:Core/Src/BLT/cpu.c **** * This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
  15:Core/Src/BLT/cpu.c **** * modify it under the terms of the GNU General Public License as published by the Free
  16:Core/Src/BLT/cpu.c **** * Software Foundation, either version 3 of the License, or (at your option) any later
  17:Core/Src/BLT/cpu.c **** * version.
  18:Core/Src/BLT/cpu.c **** *
  19:Core/Src/BLT/cpu.c **** * OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
  20:Core/Src/BLT/cpu.c **** * without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
  21:Core/Src/BLT/cpu.c **** * PURPOSE. See the GNU General Public License for more details.
  22:Core/Src/BLT/cpu.c **** *
  23:Core/Src/BLT/cpu.c **** * You have received a copy of the GNU General Public License along with OpenBLT. It
  24:Core/Src/BLT/cpu.c **** * should be located in ".\Doc\license.html". If not, contact Feaser to obtain a copy.
  25:Core/Src/BLT/cpu.c **** *
  26:Core/Src/BLT/cpu.c **** * \endinternal
  27:Core/Src/BLT/cpu.c **** ****************************************************************************************/
  28:Core/Src/BLT/cpu.c **** 
  29:Core/Src/BLT/cpu.c **** /****************************************************************************************
  30:Core/Src/BLT/cpu.c **** * Include files
ARM GAS  /tmp/ccCEiX53.s 			page 2


  31:Core/Src/BLT/cpu.c **** ****************************************************************************************/
  32:Core/Src/BLT/cpu.c **** #include "BLT/boot.h"                                /* bootloader generic header          */
  33:Core/Src/BLT/cpu.c **** #include "stm32f3xx.h"                           /* STM32 CPU and HAL header           */
  34:Core/Src/BLT/cpu.c **** 
  35:Core/Src/BLT/cpu.c **** 
  36:Core/Src/BLT/cpu.c **** /****************************************************************************************
  37:Core/Src/BLT/cpu.c **** * Macro definitions
  38:Core/Src/BLT/cpu.c **** ****************************************************************************************/
  39:Core/Src/BLT/cpu.c **** /** \brief Pointer to the user program's reset vector. */
  40:Core/Src/BLT/cpu.c **** #define CPU_USER_PROGRAM_STARTADDR_PTR    ((blt_addr)(NvmGetUserProgBaseAddress() + 0x00000004))
  41:Core/Src/BLT/cpu.c **** /** \brief Pointer to the user program's vector table. */
  42:Core/Src/BLT/cpu.c **** #define CPU_USER_PROGRAM_VECTABLE_OFFSET  ((blt_int32u)NvmGetUserProgBaseAddress())
  43:Core/Src/BLT/cpu.c **** 
  44:Core/Src/BLT/cpu.c **** 
  45:Core/Src/BLT/cpu.c **** /****************************************************************************************
  46:Core/Src/BLT/cpu.c **** * Hook functions
  47:Core/Src/BLT/cpu.c **** ****************************************************************************************/
  48:Core/Src/BLT/cpu.c **** #if (BOOT_CPU_USER_PROGRAM_START_HOOK > 0)
  49:Core/Src/BLT/cpu.c **** extern blt_bool CpuUserProgramStartHook(void);
  50:Core/Src/BLT/cpu.c **** #endif
  51:Core/Src/BLT/cpu.c **** 
  52:Core/Src/BLT/cpu.c **** 
  53:Core/Src/BLT/cpu.c **** /************************************************************************************//**
  54:Core/Src/BLT/cpu.c **** ** \brief     Initializes the CPU module.
  55:Core/Src/BLT/cpu.c **** ** \return    none.
  56:Core/Src/BLT/cpu.c **** **
  57:Core/Src/BLT/cpu.c **** ****************************************************************************************/
  58:Core/Src/BLT/cpu.c **** void CpuInit(void)
  59:Core/Src/BLT/cpu.c **** {
  29              		.loc 1 59 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  60:Core/Src/BLT/cpu.c ****   /* bootloader runs in polling mode so disable the global interrupts. this is done for
  61:Core/Src/BLT/cpu.c ****    * safety reasons. if the bootloader was started from a running user program, it could 
  62:Core/Src/BLT/cpu.c ****    * be that the user program did not properly disable the interrupt generation of 
  63:Core/Src/BLT/cpu.c ****    * peripherals.
  64:Core/Src/BLT/cpu.c ****    */
  65:Core/Src/BLT/cpu.c ****   CpuIrqDisable();
  37              		.loc 1 65 3 view .LVU1
  38 0002 FFF7FEFF 		bl	CpuIrqDisable
  39              	.LVL0:
  66:Core/Src/BLT/cpu.c **** } /*** end of CpuInit ***/
  40              		.loc 1 66 1 is_stmt 0 view .LVU2
  41 0006 08BD     		pop	{r3, pc}
  42              		.cfi_endproc
  43              	.LFE123:
  45              		.section	.text.CpuStartUserProgram,"ax",%progbits
  46              		.align	1
  47              		.global	CpuStartUserProgram
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
ARM GAS  /tmp/ccCEiX53.s 			page 3


  52              	CpuStartUserProgram:
  53              	.LFB124:
  67:Core/Src/BLT/cpu.c **** 
  68:Core/Src/BLT/cpu.c **** 
  69:Core/Src/BLT/cpu.c **** /************************************************************************************//**
  70:Core/Src/BLT/cpu.c **** ** \brief     Starts the user program, if one is present. In this case this function
  71:Core/Src/BLT/cpu.c **** **            does not return.
  72:Core/Src/BLT/cpu.c **** ** \return    none.
  73:Core/Src/BLT/cpu.c **** **
  74:Core/Src/BLT/cpu.c **** ****************************************************************************************/
  75:Core/Src/BLT/cpu.c **** void CpuStartUserProgram(void)
  76:Core/Src/BLT/cpu.c **** {
  54              		.loc 1 76 1 is_stmt 1 view -0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58 0000 10B5     		push	{r4, lr}
  59              		.cfi_def_cfa_offset 8
  60              		.cfi_offset 4, -8
  61              		.cfi_offset 14, -4
  77:Core/Src/BLT/cpu.c ****   void (*pProgResetHandler)(void);
  62              		.loc 1 77 3 view .LVU4
  78:Core/Src/BLT/cpu.c **** 
  79:Core/Src/BLT/cpu.c ****   /* check if a user program is present by verifying the checksum */
  80:Core/Src/BLT/cpu.c ****   if (NvmVerifyChecksum() == BLT_FALSE)
  63              		.loc 1 80 3 view .LVU5
  64              		.loc 1 80 7 is_stmt 0 view .LVU6
  65 0002 FFF7FEFF 		bl	NvmVerifyChecksum
  66              	.LVL1:
  67              		.loc 1 80 6 discriminator 1 view .LVU7
  68 0006 00B9     		cbnz	r0, .L6
  69              	.L3:
  81:Core/Src/BLT/cpu.c ****   {
  82:Core/Src/BLT/cpu.c **** #if (BOOT_COM_DEFERRED_INIT_ENABLE > 0) && (BOOT_COM_ENABLE > 0)
  83:Core/Src/BLT/cpu.c ****     /* bootloader will stay active so perform deferred initialization to make sure
  84:Core/Src/BLT/cpu.c ****      * the communication interface that were not yet initialized are now initialized.
  85:Core/Src/BLT/cpu.c ****      * this is needed to make sure firmware updates via these communication interfaces
  86:Core/Src/BLT/cpu.c ****      * will be possible.
  87:Core/Src/BLT/cpu.c ****      */
  88:Core/Src/BLT/cpu.c ****     ComDeferredInit();
  89:Core/Src/BLT/cpu.c **** #endif
  90:Core/Src/BLT/cpu.c ****     /* not a valid user program so it cannot be started */
  91:Core/Src/BLT/cpu.c ****     return;
  92:Core/Src/BLT/cpu.c ****   }
  93:Core/Src/BLT/cpu.c **** #if (BOOT_CPU_USER_PROGRAM_START_HOOK > 0)
  94:Core/Src/BLT/cpu.c ****   /* invoke callback */
  95:Core/Src/BLT/cpu.c ****   if (CpuUserProgramStartHook() == BLT_FALSE)
  96:Core/Src/BLT/cpu.c ****   {
  97:Core/Src/BLT/cpu.c ****   #if (BOOT_COM_DEFERRED_INIT_ENABLE > 0) && (BOOT_COM_ENABLE > 0)
  98:Core/Src/BLT/cpu.c ****     /* bootloader will stay active so perform deferred initialization to make sure
  99:Core/Src/BLT/cpu.c ****      * the communication interface that were not yet initialized are now initialized.
 100:Core/Src/BLT/cpu.c ****      * this is needed to make sure firmware updates via these communication interfaces
 101:Core/Src/BLT/cpu.c ****      * will be possible.
 102:Core/Src/BLT/cpu.c ****      */
 103:Core/Src/BLT/cpu.c ****     ComDeferredInit();
 104:Core/Src/BLT/cpu.c ****   #endif
 105:Core/Src/BLT/cpu.c ****     /* callback requests the user program to not be started */
ARM GAS  /tmp/ccCEiX53.s 			page 4


 106:Core/Src/BLT/cpu.c ****     return;
 107:Core/Src/BLT/cpu.c ****   }
 108:Core/Src/BLT/cpu.c **** #endif
 109:Core/Src/BLT/cpu.c **** #if (BOOT_COM_ENABLE > 0)
 110:Core/Src/BLT/cpu.c ****   /* release the communication interface */
 111:Core/Src/BLT/cpu.c ****   ComFree();
 112:Core/Src/BLT/cpu.c **** #endif
 113:Core/Src/BLT/cpu.c ****   /* reset the HAL */
 114:Core/Src/BLT/cpu.c ****   HAL_DeInit();
 115:Core/Src/BLT/cpu.c ****   /* reset the timer */
 116:Core/Src/BLT/cpu.c ****   TimerReset();
 117:Core/Src/BLT/cpu.c ****   /* remap user program's vector table */
 118:Core/Src/BLT/cpu.c ****   SCB->VTOR = CPU_USER_PROGRAM_VECTABLE_OFFSET & (blt_int32u)0x1FFFFF80;
 119:Core/Src/BLT/cpu.c ****   /* set the address where the bootloader needs to jump to. this is the address of
 120:Core/Src/BLT/cpu.c ****    * the 2nd entry in the user program's vector table. this address points to the
 121:Core/Src/BLT/cpu.c ****    * user program's reset handler.
 122:Core/Src/BLT/cpu.c ****    */
 123:Core/Src/BLT/cpu.c ****   pProgResetHandler = (void(*)(void))(*((blt_addr *)CPU_USER_PROGRAM_STARTADDR_PTR));
 124:Core/Src/BLT/cpu.c ****   /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
 125:Core/Src/BLT/cpu.c ****    * explicitly disables these for security reasons. Enable them here again, so it does 
 126:Core/Src/BLT/cpu.c ****    * not have to be done by the user program.
 127:Core/Src/BLT/cpu.c ****    */
 128:Core/Src/BLT/cpu.c ****   CpuIrqEnable();
 129:Core/Src/BLT/cpu.c ****   /* start the user program by activating its reset interrupt service routine */
 130:Core/Src/BLT/cpu.c ****   pProgResetHandler();
 131:Core/Src/BLT/cpu.c **** #if (BOOT_COM_DEFERRED_INIT_ENABLE > 0) && (BOOT_COM_ENABLE > 0)
 132:Core/Src/BLT/cpu.c ****   /* theoretically, the code never gets here because the user program should now be
 133:Core/Src/BLT/cpu.c ****    * running and the previous function call should not return. In case it did return
 134:Core/Src/BLT/cpu.c ****    * for whatever reason, make sure all communication interfaces are initialized so that
 135:Core/Src/BLT/cpu.c ****    * firmware updates can be started.
 136:Core/Src/BLT/cpu.c ****    */
 137:Core/Src/BLT/cpu.c ****   ComDeferredInit();
 138:Core/Src/BLT/cpu.c **** #endif
 139:Core/Src/BLT/cpu.c **** } /*** end of CpuStartUserProgram ***/
  70              		.loc 1 139 1 view .LVU8
  71 0008 10BD     		pop	{r4, pc}
  72              	.L6:
  95:Core/Src/BLT/cpu.c ****   {
  73              		.loc 1 95 3 is_stmt 1 view .LVU9
  95:Core/Src/BLT/cpu.c ****   {
  74              		.loc 1 95 7 is_stmt 0 view .LVU10
  75 000a FFF7FEFF 		bl	CpuUserProgramStartHook
  76              	.LVL2:
  95:Core/Src/BLT/cpu.c ****   {
  77              		.loc 1 95 6 discriminator 1 view .LVU11
  78 000e 0028     		cmp	r0, #0
  79 0010 FAD0     		beq	.L3
 111:Core/Src/BLT/cpu.c **** #endif
  80              		.loc 1 111 3 is_stmt 1 view .LVU12
  81 0012 FFF7FEFF 		bl	ComFree
  82              	.LVL3:
 114:Core/Src/BLT/cpu.c ****   /* reset the timer */
  83              		.loc 1 114 3 view .LVU13
  84 0016 FFF7FEFF 		bl	HAL_DeInit
  85              	.LVL4:
 116:Core/Src/BLT/cpu.c ****   /* remap user program's vector table */
  86              		.loc 1 116 3 view .LVU14
ARM GAS  /tmp/ccCEiX53.s 			page 5


  87 001a FFF7FEFF 		bl	TimerReset
  88              	.LVL5:
 118:Core/Src/BLT/cpu.c ****   /* set the address where the bootloader needs to jump to. this is the address of
  89              		.loc 1 118 3 view .LVU15
 118:Core/Src/BLT/cpu.c ****   /* set the address where the bootloader needs to jump to. this is the address of
  90              		.loc 1 118 15 is_stmt 0 view .LVU16
  91 001e FFF7FEFF 		bl	NvmGetUserProgBaseAddress
  92              	.LVL6:
 118:Core/Src/BLT/cpu.c ****   /* set the address where the bootloader needs to jump to. this is the address of
  93              		.loc 1 118 48 discriminator 1 view .LVU17
  94 0022 20F06040 		bic	r0, r0, #-536870912
  95 0026 20F07F00 		bic	r0, r0, #127
 118:Core/Src/BLT/cpu.c ****   /* set the address where the bootloader needs to jump to. this is the address of
  96              		.loc 1 118 13 discriminator 1 view .LVU18
  97 002a 044B     		ldr	r3, .L7
  98 002c 9860     		str	r0, [r3, #8]
 123:Core/Src/BLT/cpu.c ****   /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
  99              		.loc 1 123 3 is_stmt 1 view .LVU19
 123:Core/Src/BLT/cpu.c ****   /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
 100              		.loc 1 123 53 is_stmt 0 view .LVU20
 101 002e FFF7FEFF 		bl	NvmGetUserProgBaseAddress
 102              	.LVL7:
 123:Core/Src/BLT/cpu.c ****   /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
 103              		.loc 1 123 39 discriminator 1 view .LVU21
 104 0032 4468     		ldr	r4, [r0, #4]
 105              	.LVL8:
 128:Core/Src/BLT/cpu.c ****   /* start the user program by activating its reset interrupt service routine */
 106              		.loc 1 128 3 is_stmt 1 view .LVU22
 107 0034 FFF7FEFF 		bl	CpuIrqEnable
 108              	.LVL9:
 130:Core/Src/BLT/cpu.c **** #if (BOOT_COM_DEFERRED_INIT_ENABLE > 0) && (BOOT_COM_ENABLE > 0)
 109              		.loc 1 130 3 view .LVU23
 110 0038 A047     		blx	r4
 111              	.LVL10:
 112 003a E5E7     		b	.L3
 113              	.L8:
 114              		.align	2
 115              	.L7:
 116 003c 00ED00E0 		.word	-536810240
 117              		.cfi_endproc
 118              	.LFE124:
 120              		.section	.text.CpuMemCopy,"ax",%progbits
 121              		.align	1
 122              		.global	CpuMemCopy
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	CpuMemCopy:
 128              	.LVL11:
 129              	.LFB125:
 140:Core/Src/BLT/cpu.c **** 
 141:Core/Src/BLT/cpu.c **** 
 142:Core/Src/BLT/cpu.c **** /************************************************************************************//**
 143:Core/Src/BLT/cpu.c **** ** \brief     Copies data from the source to the destination address.
 144:Core/Src/BLT/cpu.c **** ** \param     dest Destination address for the data.
 145:Core/Src/BLT/cpu.c **** ** \param     src  Source address of the data.
 146:Core/Src/BLT/cpu.c **** ** \param     len  length of the data in bytes.
ARM GAS  /tmp/ccCEiX53.s 			page 6


 147:Core/Src/BLT/cpu.c **** ** \return    none.
 148:Core/Src/BLT/cpu.c **** **
 149:Core/Src/BLT/cpu.c **** ****************************************************************************************/
 150:Core/Src/BLT/cpu.c **** void CpuMemCopy(blt_addr dest, blt_addr src, blt_int16u len)
 151:Core/Src/BLT/cpu.c **** {
 130              		.loc 1 151 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		.loc 1 151 1 is_stmt 0 view .LVU25
 135 0000 70B5     		push	{r4, r5, r6, lr}
 136              		.cfi_def_cfa_offset 16
 137              		.cfi_offset 4, -16
 138              		.cfi_offset 5, -12
 139              		.cfi_offset 6, -8
 140              		.cfi_offset 14, -4
 152:Core/Src/BLT/cpu.c ****   blt_int8u *from, *to;
 141              		.loc 1 152 3 is_stmt 1 view .LVU26
 153:Core/Src/BLT/cpu.c **** 
 154:Core/Src/BLT/cpu.c ****   /* set casted pointers */
 155:Core/Src/BLT/cpu.c ****   from = (blt_int8u *)src;
 142              		.loc 1 155 3 view .LVU27
 143              		.loc 1 155 8 is_stmt 0 view .LVU28
 144 0002 0D46     		mov	r5, r1
 145              	.LVL12:
 156:Core/Src/BLT/cpu.c ****   to = (blt_int8u *)dest;
 146              		.loc 1 156 3 is_stmt 1 view .LVU29
 147              		.loc 1 156 6 is_stmt 0 view .LVU30
 148 0004 0446     		mov	r4, r0
 149              	.LVL13:
 157:Core/Src/BLT/cpu.c **** 
 158:Core/Src/BLT/cpu.c ****   /* copy all bytes from source address to destination address */
 159:Core/Src/BLT/cpu.c ****   while (len-- > 0)
 150              		.loc 1 159 3 is_stmt 1 view .LVU31
 151              		.loc 1 159 9 is_stmt 0 view .LVU32
 152 0006 06E0     		b	.L10
 153              	.LVL14:
 154              	.L11:
 160:Core/Src/BLT/cpu.c ****   {
 161:Core/Src/BLT/cpu.c ****     /* store byte value from source to destination */
 162:Core/Src/BLT/cpu.c ****     *to++ = *from++;
 155              		.loc 1 162 5 is_stmt 1 view .LVU33
 156              		.loc 1 162 13 is_stmt 0 view .LVU34
 157 0008 15F8013B 		ldrb	r3, [r5], #1	@ zero_extendqisi2
 158              	.LVL15:
 159              		.loc 1 162 11 view .LVU35
 160 000c 04F8013B 		strb	r3, [r4], #1
 161              	.LVL16:
 163:Core/Src/BLT/cpu.c ****     /* keep the watchdog happy */
 164:Core/Src/BLT/cpu.c ****     CopService();
 162              		.loc 1 164 5 is_stmt 1 view .LVU36
 163 0010 FFF7FEFF 		bl	CopService
 164              	.LVL17:
 159:Core/Src/BLT/cpu.c ****   {
 165              		.loc 1 159 13 is_stmt 0 view .LVU37
 166 0014 3246     		mov	r2, r6
 167              	.LVL18:
ARM GAS  /tmp/ccCEiX53.s 			page 7


 168              	.L10:
 159:Core/Src/BLT/cpu.c ****   {
 169              		.loc 1 159 16 is_stmt 1 view .LVU38
 159:Core/Src/BLT/cpu.c ****   {
 170              		.loc 1 159 13 is_stmt 0 view .LVU39
 171 0016 531E     		subs	r3, r2, #1
 172 0018 9EB2     		uxth	r6, r3
 173              	.LVL19:
 159:Core/Src/BLT/cpu.c ****   {
 174              		.loc 1 159 16 view .LVU40
 175 001a 002A     		cmp	r2, #0
 176 001c F4D1     		bne	.L11
 165:Core/Src/BLT/cpu.c ****   }
 166:Core/Src/BLT/cpu.c **** } /*** end of CpuMemCopy ***/
 177              		.loc 1 166 1 view .LVU41
 178 001e 70BD     		pop	{r4, r5, r6, pc}
 179              		.loc 1 166 1 view .LVU42
 180              		.cfi_endproc
 181              	.LFE125:
 183              		.section	.text.CpuMemSet,"ax",%progbits
 184              		.align	1
 185              		.global	CpuMemSet
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 190              	CpuMemSet:
 191              	.LVL20:
 192              	.LFB126:
 167:Core/Src/BLT/cpu.c **** 
 168:Core/Src/BLT/cpu.c **** 
 169:Core/Src/BLT/cpu.c **** /************************************************************************************//**
 170:Core/Src/BLT/cpu.c **** ** \brief     Sets the bytes at the destination address to the specified value.
 171:Core/Src/BLT/cpu.c **** ** \param     dest Destination address for the data.
 172:Core/Src/BLT/cpu.c **** ** \param     value Value to write.
 173:Core/Src/BLT/cpu.c **** ** \param     len  Number of bytes to write.
 174:Core/Src/BLT/cpu.c **** ** \return    none.
 175:Core/Src/BLT/cpu.c **** **
 176:Core/Src/BLT/cpu.c **** ****************************************************************************************/
 177:Core/Src/BLT/cpu.c **** void CpuMemSet(blt_addr dest, blt_int8u value, blt_int16u len)
 178:Core/Src/BLT/cpu.c **** {
 193              		.loc 1 178 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		.loc 1 178 1 is_stmt 0 view .LVU44
 198 0000 70B5     		push	{r4, r5, r6, lr}
 199              		.cfi_def_cfa_offset 16
 200              		.cfi_offset 4, -16
 201              		.cfi_offset 5, -12
 202              		.cfi_offset 6, -8
 203              		.cfi_offset 14, -4
 204 0002 0E46     		mov	r6, r1
 179:Core/Src/BLT/cpu.c ****   blt_int8u *to;
 205              		.loc 1 179 3 is_stmt 1 view .LVU45
 180:Core/Src/BLT/cpu.c **** 
 181:Core/Src/BLT/cpu.c ****   /* set casted pointer */
 182:Core/Src/BLT/cpu.c ****   to = (blt_int8u *)dest;
ARM GAS  /tmp/ccCEiX53.s 			page 8


 206              		.loc 1 182 3 view .LVU46
 207              		.loc 1 182 6 is_stmt 0 view .LVU47
 208 0004 0446     		mov	r4, r0
 209              	.LVL21:
 183:Core/Src/BLT/cpu.c **** 
 184:Core/Src/BLT/cpu.c ****   /* set all bytes at the destination address to the specified value */
 185:Core/Src/BLT/cpu.c ****   while (len-- > 0)
 210              		.loc 1 185 3 is_stmt 1 view .LVU48
 211              		.loc 1 185 9 is_stmt 0 view .LVU49
 212 0006 04E0     		b	.L14
 213              	.LVL22:
 214              	.L15:
 186:Core/Src/BLT/cpu.c ****   {
 187:Core/Src/BLT/cpu.c ****     /* set byte value */
 188:Core/Src/BLT/cpu.c ****     *to++ = value;
 215              		.loc 1 188 5 is_stmt 1 view .LVU50
 216              		.loc 1 188 11 is_stmt 0 view .LVU51
 217 0008 04F8016B 		strb	r6, [r4], #1
 218              	.LVL23:
 189:Core/Src/BLT/cpu.c ****     /* keep the watchdog happy */
 190:Core/Src/BLT/cpu.c ****     CopService();
 219              		.loc 1 190 5 is_stmt 1 view .LVU52
 220 000c FFF7FEFF 		bl	CopService
 221              	.LVL24:
 185:Core/Src/BLT/cpu.c ****   {
 222              		.loc 1 185 13 is_stmt 0 view .LVU53
 223 0010 2A46     		mov	r2, r5
 224              	.LVL25:
 225              	.L14:
 185:Core/Src/BLT/cpu.c ****   {
 226              		.loc 1 185 16 is_stmt 1 view .LVU54
 185:Core/Src/BLT/cpu.c ****   {
 227              		.loc 1 185 13 is_stmt 0 view .LVU55
 228 0012 531E     		subs	r3, r2, #1
 229 0014 9DB2     		uxth	r5, r3
 230              	.LVL26:
 185:Core/Src/BLT/cpu.c ****   {
 231              		.loc 1 185 16 view .LVU56
 232 0016 002A     		cmp	r2, #0
 233 0018 F6D1     		bne	.L15
 191:Core/Src/BLT/cpu.c ****   }
 192:Core/Src/BLT/cpu.c **** } /*** end of CpuMemSet ***/
 234              		.loc 1 192 1 view .LVU57
 235 001a 70BD     		pop	{r4, r5, r6, pc}
 236              		.loc 1 192 1 view .LVU58
 237              		.cfi_endproc
 238              	.LFE126:
 240              		.text
 241              	.Letext0:
 242              		.file 2 "Core/Inc/BLT/types.h"
 243              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 244              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 245              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 246              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 247              		.file 7 "Core/Inc/BLT/cop.h"
 248              		.file 8 "Core/Inc/BLT/cpu.h"
 249              		.file 9 "Core/Inc/BLT/timer.h"
ARM GAS  /tmp/ccCEiX53.s 			page 9


 250              		.file 10 "Core/Inc/BLT/nvm.h"
 251              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 252              		.file 12 "Core/Inc/BLT/com.h"
ARM GAS  /tmp/ccCEiX53.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 cpu.c
     /tmp/ccCEiX53.s:21     .text.CpuInit:00000000 $t
     /tmp/ccCEiX53.s:27     .text.CpuInit:00000000 CpuInit
     /tmp/ccCEiX53.s:46     .text.CpuStartUserProgram:00000000 $t
     /tmp/ccCEiX53.s:52     .text.CpuStartUserProgram:00000000 CpuStartUserProgram
     /tmp/ccCEiX53.s:116    .text.CpuStartUserProgram:0000003c $d
     /tmp/ccCEiX53.s:121    .text.CpuMemCopy:00000000 $t
     /tmp/ccCEiX53.s:127    .text.CpuMemCopy:00000000 CpuMemCopy
     /tmp/ccCEiX53.s:184    .text.CpuMemSet:00000000 $t
     /tmp/ccCEiX53.s:190    .text.CpuMemSet:00000000 CpuMemSet

UNDEFINED SYMBOLS
CpuIrqDisable
NvmVerifyChecksum
CpuUserProgramStartHook
ComFree
HAL_DeInit
TimerReset
NvmGetUserProgBaseAddress
CpuIrqEnable
CopService
