#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Aug 16 18:46:59 2025
# Process ID: 24008
# Current directory: E:/FPU/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12788 E:\FPU\vivado_project\FPU1.xpr
# Log file: E:/FPU/vivado_project/vivado.log
# Journal file: E:/FPU/vivado_project\vivado.jou
# Running On: LAPTOP-PT2H2IRH, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16962 MB
#-----------------------------------------------------------
start_gui
open_project E:/FPU/vivado_project/FPU1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/FPU/vivado_project/FPU1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'sqrt_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/sqrt_single/sqrt_single.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sqrt_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/sqrt_single/sqrt_single_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sqrt_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/sqrt_single/sqrt_single_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sqrt_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/sqrt_single/sqrt_single_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sqrt_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/sqrt_single/sqrt_single_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fadd_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fadd_single/fadd_single.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fadd_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fadd_single/fadd_single_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fadd_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fadd_single/fadd_single_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fadd_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fadd_single/fadd_single_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fadd_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fadd_single/fadd_single_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fmsub_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fmsub_single/fmsub_single.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fmsub_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fmsub_single/fmsub_single_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fmsub_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fmsub_single/fmsub_single_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fmsub_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fmsub_single/fmsub_single_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fmsub_single' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fmsub_single/fmsub_single_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_s_wu' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_s_wu/fcvt_s_wu.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_s_wu' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_s_wu/fcvt_s_wu_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_s_wu' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_s_wu/fcvt_s_wu_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_s_wu' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_s_wu/fcvt_s_wu_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_s_wu' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_s_wu/fcvt_s_wu_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_w_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_w_s/fcvt_w_s.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_w_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_w_s/fcvt_w_s_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_w_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_w_s/fcvt_w_s_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_w_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_w_s/fcvt_w_s_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_w_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_w_s/fcvt_w_s_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_wu_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_wu_s/fcvt_wu_s.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_wu_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_wu_s/fcvt_wu_s_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_wu_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_wu_s/fcvt_wu_s_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_wu_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_wu_s/fcvt_wu_s_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fcvt_wu_s' generated file not found 'c:/Users/Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/fcvt_wu_s/fcvt_wu_s_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1518.457 ; gain = 425.348
update_compile_order -fileset sources_1
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fadd_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.Add_Sub_Value {Add} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {14} \
  CONFIG.C_Mult_Usage {Full_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Add_Subtract} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fadd_double]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fadd_double/fadd_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fadd_double'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fadd_double/fadd_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fadd_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fadd_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fadd_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fadd_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fadd_double'...
catch { config_ip_cache -export [get_ips -all fadd_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fadd_double
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fadd_double/fadd_double.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fadd_double/fadd_double.xci'
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fadd_double/fadd_double.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fsub_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.Add_Sub_Value {Subtract} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {14} \
  CONFIG.C_Mult_Usage {Full_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fsub_double]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsub_double/fsub_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fsub_double'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsub_double/fsub_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fsub_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fsub_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fsub_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fsub_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fsub_double'...
catch { config_ip_cache -export [get_ips -all fsub_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fsub_double
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsub_double/fsub_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsub_double/fsub_double.xci]
launch_runs fsub_double_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fsub_double
[Sat Aug 16 20:21:46 2025] Launched fsub_double_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fsub_double_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsub_double/fsub_double.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fmul_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {15} \
  CONFIG.C_Mult_Usage {Full_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Multiply} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fmul_double]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmul_double/fmul_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmul_double'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmul_double/fmul_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmul_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmul_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fmul_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fmul_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmul_double'...
catch { config_ip_cache -export [get_ips -all fmul_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fmul_double
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmul_double/fmul_double.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmul_double/fmul_double.xci'
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmul_double/fmul_double.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_1
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_DIVIDE_BY_ZERO {true} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {57} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Divide} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips floating_point_1]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/floating_point_1/floating_point_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_1'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/floating_point_1/floating_point_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_1'...
catch { config_ip_cache -export [get_ips -all floating_point_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_1
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/floating_point_1/floating_point_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/floating_point_1/floating_point_1.xci]
launch_runs floating_point_1_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: floating_point_1
[Sat Aug 16 20:24:03 2025] Launched floating_point_1_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/floating_point_1_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/floating_point_1/floating_point_1.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fsqrt_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Latency {57} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Square_root} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fsqrt_double]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsqrt_double/fsqrt_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fsqrt_double'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsqrt_double/fsqrt_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fsqrt_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fsqrt_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fsqrt_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fsqrt_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fsqrt_double'...
catch { config_ip_cache -export [get_ips -all fsqrt_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fsqrt_double
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsqrt_double/fsqrt_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsqrt_double/fsqrt_double.xci]
launch_runs fsqrt_double_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fsqrt_double
[Sat Aug 16 20:24:56 2025] Launched fsqrt_double_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fsqrt_double_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fsqrt_double/fsqrt_double.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fmadd_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.Add_Sub_Value {Add} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {26} \
  CONFIG.C_Mult_Usage {Medium_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_A_TLAST {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {FMA} \
  CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fmadd_double]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmadd_double/fmadd_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmadd_double'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmadd_double/fmadd_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmadd_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmadd_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fmadd_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fmadd_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmadd_double'...
catch { config_ip_cache -export [get_ips -all fmadd_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fmadd_double
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmadd_double/fmadd_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmadd_double/fmadd_double.xci]
launch_runs fmadd_double_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fmadd_double
[Sat Aug 16 20:27:09 2025] Launched fmadd_double_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fmadd_double_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmadd_double/fmadd_double.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fmsub_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.Add_Sub_Value {Subtract} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {26} \
  CONFIG.C_Mult_Usage {Medium_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {FMA} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fmsub_double]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmsub_double/fmsub_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fmsub_double'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmsub_double/fmsub_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fmsub_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fmsub_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fmsub_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fmsub_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fmsub_double'...
catch { config_ip_cache -export [get_ips -all fmsub_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fmsub_double
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmsub_double/fmsub_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmsub_double/fmsub_double.xci]
launch_runs fmsub_double_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fmsub_double
[Sat Aug 16 20:27:46 2025] Launched fmsub_double_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fmsub_double_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fmsub_double/fmsub_double.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fcvt_d_s
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Float_to_float} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fcvt_d_s]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_s/fcvt_d_s.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fcvt_d_s'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_s/fcvt_d_s.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fcvt_d_s'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fcvt_d_s'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fcvt_d_s'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fcvt_d_s'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fcvt_d_s'...
catch { config_ip_cache -export [get_ips -all fcvt_d_s] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_d_s
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_s/fcvt_d_s.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_s/fcvt_d_s.xci]
launch_runs fcvt_d_s_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_d_s
[Sat Aug 16 20:29:23 2025] Launched fcvt_d_s_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fcvt_d_s_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_s/fcvt_d_s.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fcvt_s_d
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Has_UNDERFLOW {true} \
  CONFIG.C_Latency {3} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {8} \
  CONFIG.C_Result_Fraction_Width {24} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Float_to_float} \
  CONFIG.Result_Precision_Type {Single} \
] [get_ips fcvt_s_d]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_s_d/fcvt_s_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fcvt_s_d'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_s_d/fcvt_s_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fcvt_s_d'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fcvt_s_d'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fcvt_s_d'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fcvt_s_d'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fcvt_s_d'...
catch { config_ip_cache -export [get_ips -all fcvt_s_d] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_s_d
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_s_d/fcvt_s_d.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_s_d/fcvt_s_d.xci]
launch_runs fcvt_s_d_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_s_d
[Sat Aug 16 20:30:19 2025] Launched fcvt_s_d_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fcvt_s_d_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_s_d/fcvt_s_d.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fcvt_d_w
set_property -dict [list \
  CONFIG.A_Precision_Type {Int32} \
  CONFIG.C_A_Exponent_Width {32} \
  CONFIG.C_A_Fraction_Width {0} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Latency {6} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Fixed_to_float} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fcvt_d_w]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_w/fcvt_d_w.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fcvt_d_w'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_w/fcvt_d_w.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fcvt_d_w'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fcvt_d_w'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fcvt_d_w'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fcvt_d_w'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fcvt_d_w'...
catch { config_ip_cache -export [get_ips -all fcvt_d_w] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_d_w
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_w/fcvt_d_w.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_w/fcvt_d_w.xci]
launch_runs fcvt_d_w_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_d_w
[Sat Aug 16 20:31:07 2025] Launched fcvt_d_w_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fcvt_d_w_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_w/fcvt_d_w.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fcvt_d_wu
set_property -dict [list \
  CONFIG.A_Precision_Type {Uint32} \
  CONFIG.C_A_Exponent_Width {32} \
  CONFIG.C_A_Fraction_Width {0} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Latency {5} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {11} \
  CONFIG.C_Result_Fraction_Width {53} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Fixed_to_float} \
  CONFIG.Result_Precision_Type {Double} \
] [get_ips fcvt_d_wu]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_wu/fcvt_d_wu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fcvt_d_wu'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_wu/fcvt_d_wu.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fcvt_d_wu'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fcvt_d_wu'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fcvt_d_wu'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fcvt_d_wu'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fcvt_d_wu'...
catch { config_ip_cache -export [get_ips -all fcvt_d_wu] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_d_wu
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_wu/fcvt_d_wu.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_wu/fcvt_d_wu.xci]
launch_runs fcvt_d_wu_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_d_wu
[Sat Aug 16 20:31:41 2025] Launched fcvt_d_wu_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fcvt_d_wu_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_d_wu/fcvt_d_wu.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fcvt_w_d
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Latency {6} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {32} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Float_to_fixed} \
  CONFIG.Result_Precision_Type {Int32} \
] [get_ips fcvt_w_d]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_w_d/fcvt_w_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fcvt_w_d'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_w_d/fcvt_w_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fcvt_w_d'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fcvt_w_d'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fcvt_w_d'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fcvt_w_d'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fcvt_w_d'...
catch { config_ip_cache -export [get_ips -all fcvt_w_d] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_w_d
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_w_d/fcvt_w_d.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_w_d/fcvt_w_d.xci]
launch_runs fcvt_w_d_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_w_d
[Sat Aug 16 20:32:24 2025] Launched fcvt_w_d_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fcvt_w_d_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_w_d/fcvt_w_d.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fcvt_wu_d
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Has_INVALID_OP {true} \
  CONFIG.C_Has_OVERFLOW {true} \
  CONFIG.C_Latency {6} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {33} \
  CONFIG.C_Result_Fraction_Width {31} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Float_to_fixed} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips fcvt_wu_d]
generate_target {instantiation_template} [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_wu_d/fcvt_wu_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fcvt_wu_d'...
generate_target all [get_files  e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_wu_d/fcvt_wu_d.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fcvt_wu_d'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fcvt_wu_d'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fcvt_wu_d'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fcvt_wu_d'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fcvt_wu_d'...
catch { config_ip_cache -export [get_ips -all fcvt_wu_d] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_wu_d
export_ip_user_files -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_wu_d/fcvt_wu_d.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_wu_d/fcvt_wu_d.xci]
launch_runs fcvt_wu_d_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fcvt_wu_d
[Sat Aug 16 20:33:01 2025] Launched fcvt_wu_d_synth_1...
Run output will be captured here: E:/FPU/vivado_project/FPU1.runs/fcvt_wu_d_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPU/vivado_project/FPU1.srcs/sources_1/ip/fcvt_wu_d/fcvt_wu_d.xci] -directory E:/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir E:/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=E:/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=E:/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=E:/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
