#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb24250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb243e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xb24cc0 .functor NOT 1, L_0xb60da0, C4<0>, C4<0>, C4<0>;
L_0xb60ab0 .functor XOR 1, L_0xb608e0, L_0xb60a10, C4<0>, C4<0>;
L_0xb60c90 .functor XOR 1, L_0xb60ab0, L_0xb60bc0, C4<0>, C4<0>;
v0xb4f500_0 .net *"_ivl_10", 0 0, L_0xb60bc0;  1 drivers
v0xb4f600_0 .net *"_ivl_12", 0 0, L_0xb60c90;  1 drivers
v0xb4f6e0_0 .net *"_ivl_2", 0 0, L_0xb60840;  1 drivers
v0xb4f7a0_0 .net *"_ivl_4", 0 0, L_0xb608e0;  1 drivers
v0xb4f880_0 .net *"_ivl_6", 0 0, L_0xb60a10;  1 drivers
v0xb4f9b0_0 .net *"_ivl_8", 0 0, L_0xb60ab0;  1 drivers
v0xb4fa90_0 .var "clk", 0 0;
v0xb4fb30_0 .net "reset", 0 0, v0xb4e4b0_0;  1 drivers
v0xb4fbd0_0 .var/2u "stats1", 159 0;
v0xb4fd40_0 .var/2u "strobe", 0 0;
v0xb4fe00_0 .net "tb_match", 0 0, L_0xb60da0;  1 drivers
v0xb4fec0_0 .net "tb_mismatch", 0 0, L_0xb24cc0;  1 drivers
v0xb4ff80_0 .net "w", 0 0, v0xb4e580_0;  1 drivers
v0xb50020_0 .net "z_dut", 0 0, v0xb4f150_0;  1 drivers
v0xb500c0_0 .net "z_ref", 0 0, L_0xb15120;  1 drivers
L_0xb60840 .concat [ 1 0 0 0], L_0xb15120;
L_0xb608e0 .concat [ 1 0 0 0], L_0xb15120;
L_0xb60a10 .concat [ 1 0 0 0], v0xb4f150_0;
L_0xb60bc0 .concat [ 1 0 0 0], L_0xb15120;
L_0xb60da0 .cmp/eeq 1, L_0xb60840, L_0xb60c90;
S_0xb24570 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xb243e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0xaeea40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xaeea80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xaeeac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xaeeb00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0xaeeb40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0xaeeb80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0xb15120 .functor OR 1, L_0xb60300, L_0xb605b0, C4<0>, C4<0>;
v0xb15320_0 .net *"_ivl_0", 31 0, L_0xb50190;  1 drivers
L_0x7feb2f3e80a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb153c0_0 .net *"_ivl_11", 28 0, L_0x7feb2f3e80a8;  1 drivers
L_0x7feb2f3e80f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xb4d6d0_0 .net/2u *"_ivl_12", 31 0, L_0x7feb2f3e80f0;  1 drivers
v0xb4d7c0_0 .net *"_ivl_14", 0 0, L_0xb605b0;  1 drivers
L_0x7feb2f3e8018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb4d880_0 .net *"_ivl_3", 28 0, L_0x7feb2f3e8018;  1 drivers
L_0x7feb2f3e8060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xb4d9b0_0 .net/2u *"_ivl_4", 31 0, L_0x7feb2f3e8060;  1 drivers
v0xb4da90_0 .net *"_ivl_6", 0 0, L_0xb60300;  1 drivers
v0xb4db50_0 .net *"_ivl_8", 31 0, L_0xb60470;  1 drivers
v0xb4dc30_0 .net "clk", 0 0, v0xb4fa90_0;  1 drivers
v0xb4dd80_0 .var "next", 2 0;
v0xb4de60_0 .net "reset", 0 0, v0xb4e4b0_0;  alias, 1 drivers
v0xb4df20_0 .var "state", 2 0;
v0xb4e000_0 .net "w", 0 0, v0xb4e580_0;  alias, 1 drivers
v0xb4e0c0_0 .net "z", 0 0, L_0xb15120;  alias, 1 drivers
E_0xb1f5d0 .event anyedge, v0xb4df20_0, v0xb4e000_0;
E_0xb1e6f0 .event posedge, v0xb4dc30_0;
L_0xb50190 .concat [ 3 29 0 0], v0xb4df20_0, L_0x7feb2f3e8018;
L_0xb60300 .cmp/eq 32, L_0xb50190, L_0x7feb2f3e8060;
L_0xb60470 .concat [ 3 29 0 0], v0xb4df20_0, L_0x7feb2f3e80a8;
L_0xb605b0 .cmp/eq 32, L_0xb60470, L_0x7feb2f3e80f0;
S_0xb4e200 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0xb243e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0xb4e3f0_0 .net "clk", 0 0, v0xb4fa90_0;  alias, 1 drivers
v0xb4e4b0_0 .var "reset", 0 0;
v0xb4e580_0 .var "w", 0 0;
E_0xb1e950/0 .event negedge, v0xb4dc30_0;
E_0xb1e950/1 .event posedge, v0xb4dc30_0;
E_0xb1e950 .event/or E_0xb1e950/0, E_0xb1e950/1;
S_0xb4e680 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xb243e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0xb4e890 .param/l "A" 0 4 10, C4<000>;
P_0xb4e8d0 .param/l "B" 0 4 11, C4<001>;
P_0xb4e910 .param/l "C" 0 4 12, C4<010>;
P_0xb4e950 .param/l "D" 0 4 13, C4<011>;
P_0xb4e990 .param/l "E" 0 4 14, C4<100>;
P_0xb4e9d0 .param/l "F" 0 4 15, C4<101>;
v0xb4eda0_0 .net "clk", 0 0, v0xb4fa90_0;  alias, 1 drivers
v0xb4eeb0_0 .net "reset", 0 0, v0xb4e4b0_0;  alias, 1 drivers
v0xb4efc0_0 .var "state", 2 0;
v0xb4f060_0 .net "w", 0 0, v0xb4e580_0;  alias, 1 drivers
v0xb4f150_0 .var "z", 0 0;
E_0xb039f0 .event anyedge, v0xb4efc0_0;
E_0xb2ef70 .event posedge, v0xb4de60_0, v0xb4dc30_0;
S_0xb4f2e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xb243e0;
 .timescale -12 -12;
E_0xb2f290 .event anyedge, v0xb4fd40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb4fd40_0;
    %nor/r;
    %assign/vec4 v0xb4fd40_0, 0;
    %wait E_0xb2f290;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb4e200;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb1e950;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xb4e580_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xb4e4b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xb24570;
T_2 ;
    %wait E_0xb1e6f0;
    %load/vec4 v0xb4de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4df20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xb4dd80_0;
    %assign/vec4 v0xb4df20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xb24570;
T_3 ;
Ewait_0 .event/or E_0xb1f5d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xb4df20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0xb4e000_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0xb4e000_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0xb4e000_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0xb4e000_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0xb4e000_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0xb4e000_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0xb4dd80_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xb4e680;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb4efc0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0xb4e680;
T_5 ;
    %wait E_0xb2ef70;
    %load/vec4 v0xb4eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb4efc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0xb4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
T_5.11 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0xb4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
T_5.13 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0xb4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
T_5.15 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0xb4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
T_5.17 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0xb4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
T_5.19 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0xb4f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xb4efc0_0, 0;
T_5.21 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb4e680;
T_6 ;
    %wait E_0xb039f0;
    %load/vec4 v0xb4efc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4f150_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xb243e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4fd40_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xb243e0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xb4fa90_0;
    %inv;
    %store/vec4 v0xb4fa90_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xb243e0;
T_9 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb4e3f0_0, v0xb4fec0_0, v0xb4fa90_0, v0xb4fb30_0, v0xb4ff80_0, v0xb500c0_0, v0xb50020_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xb243e0;
T_10 ;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xb243e0;
T_11 ;
    %wait E_0xb1e950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4fbd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4fbd0_0, 4, 32;
    %load/vec4 v0xb4fe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4fbd0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4fbd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4fbd0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xb500c0_0;
    %load/vec4 v0xb500c0_0;
    %load/vec4 v0xb50020_0;
    %xor;
    %load/vec4 v0xb500c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4fbd0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xb4fbd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4fbd0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q6/iter0/response16/top_module.sv";
