/*

Nintendont (Kernel) - Playing Gamecubes in Wii mode on a Wii U

Copyright (C) 2013  crediar

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

*/

#include "global.h"
#include "EXI.h"
#include "DI.h"
#include "GCNCard.h"
#include "common.h"
#include "vsprintf.h"
#include "alloc.h"
#include "Patch.h"
#include "Config.h"
#include "debug.h"
#include "SRAM.h"
#include "SlippiMemory.h"

#include "ff_utf8.h"

#define EXI_IRQ_INSTANT		0		// as soon as possible
#define EXI_IRQ_DEFAULT		1900	// about 1000 times a second
#define EXI_IRQ_SLOW		3800	// about 500 times a second

static u32 CurrentTiming = EXI_IRQ_DEFAULT;

extern vu32 useipl;
static bool exi_inited = false;

// EXI device selection. (per channel)
// idx 3 provided to prevent overflows.
static u8 EXIDeviceSelect[4] = {0, 0, 0, 0};

// Current EXI command. (per channel)
// idx 3 provided to prevent overflows.
static u8 EXICommand[4] = {0, 0, 0, 0};

// IRQ causes. (per channel)
// idx 3 is provided to prevent overflows.
static u32 IRQ_Cause[4] = {0, 0, 0, 0};

static u32 SRAMWriteCount = 0;
static u8 *const FontBuf = (u8*)(0x13100000);
static u32 IPLReadOffset;
bool EXI_IRQ = false;
static u32 IRQ_Timer = 0;

// EXI devices.
// Low 2 bits: Device number. (0-2)
// High 2 bits: Channel number. (0-2)
// Reference: http://hitmen.c02.at/files/yagcd/yagcd/chap10.html
#define EXI_DEVICE_NUMBER(chn, dev) (((chn)<<2)|((dev)&0x3))
enum EXIDevice
{
	EXI_DEV_NONE			= -1,
	EXI_DEV_MEMCARD_A		= EXI_DEVICE_NUMBER(0, 0),
	EXI_DEV_MASK_ROM_RTC_SRAM_UART	= EXI_DEVICE_NUMBER(0, 1),
	EXI_DEV_SP1			= EXI_DEVICE_NUMBER(0, 2),
	EXI_DEV_ETH			= EXI_DEV_SP1,
	EXI_DEV_BASEBOARD		= EXI_DEV_SP1,
	EXI_DEV_MEMCARD_B		= EXI_DEVICE_NUMBER(1, 0),
	EXI_DEV_AD16			= EXI_DEVICE_NUMBER(2, 0),
};

// EXI commands.
enum EXICommands
{
	MEM_READ_ID		= 1,
	MEM_READ_ID_NINTENDO,
	MEM_READ_STATUS,
	MEM_BLOCK_READ,
	MEM_BLOCK_WRITE,
	MEM_BLOCK_ERASE,
	MEM_FORMAT,

	AMBB_BACKUP_OFFSET,
	AMBB_BACKUP_READ,
	AMBB_BACKUP_WRITE,

	AMBB_UNKNOWN,				//
	AMBB_ISR_READ,			// 0x82
	AMBB_IMR_READ,			// 0x86
	AMBB_IMR_WRITE,			// 0x87
	AMBB_LANCNT_WRITE,	// 0xFF

	RTC_READ,
	SRAM_READ,
	UART_READ,

	SRAM_WRITE,

	IPL_READ_FONT,
};

extern vu32 TRIGame;
static u32 TRIBackupOffset= 0;
static u32 EXI2IRQ			= 0;
static u32 EXI2IRQStatus	= 0;

static u8 *ambbBackupMem;

static u32 Slippi_UsePortA = 0;

void EXIInit(void)
{
	dbgprintf("EXIInit Start\r\n");
	dbgprintf("This should work stream!\r\n");

	Slippi_UsePortA = ConfigGetConfig(NIN_CFG_SLIPPI_PORT_A);

	//some important memory for triforce
	ambbBackupMem = malloca(0x10000, 0x40);
	memset32(ambbBackupMem, 0xFF, 0x10000);

	memset32((void*)EXI_BASE, 0, 0x20);
	sync_after_write((void*)EXI_BASE, 0x20);

	// Initialize SRAM.
	SRAM_Init();

	// Clear the "Slot B" configuration bit initially.
	ncfg->Config &= ~NIN_CFG_MC_SLOTB;

	// EXI has been initialized.
	exi_inited = true;

	// If memory card emulation is enabled, load the card images.
	if (ConfigGetConfig(NIN_CFG_MEMCARDEMU))
	{
		// Load Slot A.
		GCNCard_Load(0);

		// Load Slot B.
		if (TRIGame == 0)
			GCNCard_Load(1);
	}
}

extern vu32 TRIGame;

/**
 * Set EXI timings based on the game ID.
 * @param TitleID Game ID, rshifted by 8.
 * @param Region Region byte from Game ID.
 */
void EXISetTimings(u32 TitleID, u32 Region)
{
	//GC BIOS, Trifoce Game, X-Men Legends 2, Rainbow Six 3, SRS or Starfox Assault (NTSC-U)
	if(useipl || TRIGame != TRI_NONE || TitleID == 0x475832 || TitleID == 0x473633 ||
		TitleID == 0x474353 || (TitleID == 0x474637 && Region == REGION_ID_USA))
	{
		CurrentTiming = EXI_IRQ_INSTANT;
	}
	else if(TitleID == 0x474C4D) //Luigis Mansion (stabilize)
	{
		CurrentTiming = EXI_IRQ_SLOW;
	}
	else
	{
		CurrentTiming = EXI_IRQ_DEFAULT;
	}
#ifdef DEBUG_PATCH
	dbgprintf("Patch:Using a EXI Timing of %i\n", CurrentTiming);
#endif
}

bool EXICheckTimer(void)
{
	return TimerDiffTicks(IRQ_Timer) > CurrentTiming;
}
void EXIInterrupt(void)
{
	write32( 0x10, IRQ_Cause[0] );
	write32( 0x14, IRQ_Cause[1] );
	write32( 0x18, IRQ_Cause[2] );
	sync_after_write( (void*)0, 0x20 );
	write32( EXI_INT, 0x10 ); // EXI IRQ
	sync_after_write( (void*)EXI_INT, 0x20 );
	write32( HW_IPC_ARMCTRL, 8 ); //throw irq
	//dbgprintf("EXI Interrupt\r\n");
	EXI_IRQ = false;
	IRQ_Timer = 0;
	IRQ_Cause[0] = 0;
	IRQ_Cause[1] = 0;
	IRQ_Cause[2] = 0;
}

void EXIShutdown(void)
{
	if (TRIGame || !exi_inited)
	{
		// Triforce doesn't use the standard EXI CARD interface.
		return;
	}

//#ifdef DEBUG_EXI
	dbgprintf("EXI: Saving memory card(s)...");
//#endif
	GCNCard_Save();
//#ifdef DEBUG_EXI
	dbgprintf("Done!\r\n");
//#endif
	exi_inited = false;
}

/**
 * EXI device handler: Memory Card
 * @param slot Memory card slot. (0 == Slot A, 1 == Slot B)
 * @param Data Data buffer.
 * @param Length Length of data buffer.
 * @param Mode Read/Write mode.
 */
static void EXIDeviceMemoryCard(int slot, u8 *Data, u32 Length, u32 Mode)
{
	if (!GCNCard_IsEnabled(slot))
	{
		// Card is not enabled.
		return;
	}

	u32 EXIOK = 1;
	//u32 read, wrote;

	if( Mode == 1 )		// Write
	{
		switch( Length )
		{
			case 1:
			{
				if( EXICommand[slot] == MEM_BLOCK_READ || EXICommand[slot] == MEM_BLOCK_WRITE )
					break;

				switch( (u32)Data >> 24 )
				{
					case 0x00:
					{
						EXICommand[slot] = MEM_READ_ID_NINTENDO;
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDGetDeviceIDNintendo()\r\n", (slot+'A'));
#endif
					} break;
#ifdef DEBUG_EXI
					case 0x89:
					{
						dbgprintf("EXI: Slot %c: CARDClearStatus()\r\n", (slot+'A'));
					} break;
#endif
				}
			} break;
			case 2:
			{
				switch( (u32)Data >> 16 )
				{
					case 0x0000:
					{
						EXICommand[slot] = MEM_READ_ID;
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDGetDeviceID()\r\n", (slot+'A'));
#endif
					} break;
					case 0x8300:	//
					{
						EXICommand[slot] = MEM_READ_STATUS;
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDReadStatus()\r\n", (slot+'A'));
#endif
					} break;
#ifdef DEBUG_EXI
					case 0x8101:
					{
						dbgprintf("EXI: Slot %c: CARDIRQEnable()\r\n", (slot+'A'));
					} break;
					case 0x8100:
					{
						dbgprintf("EXI: Slot %c: CARDIRQDisable()\r\n", (slot+'A'));
					} break;
#endif
				}
			} break;
			case 3:
			{
				switch( (u32)Data >> 24 )
				{
					case 0xF1:
					{
						GCNCard_SetBlockOffset_Erase(slot, (u32)Data);
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDErasePage(%08X)\r\n", (slot+'A'), GCNCard_GetBlockOffset(slot));
#endif
						// FIXME: ERASE command isn't implemented.
						EXICommand[slot] = MEM_BLOCK_ERASE;
						GCNCard_ClearWriteCount(slot);
						IRQ_Cause[slot] = 2;	// EXI IRQ
						EXIOK = 2;
					} break;
				}
			} break;
			case 4:
			{
				if( EXICommand[slot] == MEM_BLOCK_READ || EXICommand[slot] == MEM_BLOCK_WRITE )
					break;

				switch( (u32)Data >> 24 )
				{
					case 0xF1:
					{
						GCNCard_SetBlockOffset(slot, (u32)Data);
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDErasePage(%08X)\r\n", (slot+'A'), GCNCard_GetBlockOffset(slot));
#endif
						// FIXME: ERASE command isn't implemented.
						EXICommand[slot] = MEM_BLOCK_ERASE;
						GCNCard_ClearWriteCount(slot);
						IRQ_Cause[slot] = 2;	// EXI IRQ
						EXIOK = 2;
					} break;
					case 0xF2:
					{
						GCNCard_SetBlockOffset(slot, (u32)Data);
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDWritePage(%08X)\r\n", (slot+'A'), GCNCard_GetBlockOffset(slot));
#endif
						EXICommand[slot] = MEM_BLOCK_WRITE;
					} break;
					case 0x52:
					{
						GCNCard_SetBlockOffset(slot, (u32)Data);
#ifdef DEBUG_EXI
						dbgprintf("EXI: Slot %c: CARDReadPage(%08X)\r\n", (slot+'A'), GCNCard_GetBlockOffset(slot));
#endif

						EXICommand[slot] = MEM_BLOCK_READ;
					} break;
#ifdef DEBUG_EXI
					default:
					{
						dbgprintf("EXI: Slot %c: Unknown:%08x Line:%u\r\n", (slot+'A'), (u32)Data, __LINE__ );
					//	Shutdown();
					} break;
#endif
				}
			} break;
			default:
			{
				switch( EXICommand[slot] )
				{
					case MEM_BLOCK_WRITE:
					{
						GCNCard_Write(slot, Data, Length);
						IRQ_Cause[slot] = 10;	// TC(8) & EXI(2) IRQ
						EXIOK = 2;
					} break;
				}
			} break;
		}

	} else {			// Read

		switch( EXICommand[slot] )
		{
			case MEM_READ_ID_NINTENDO:
			case MEM_READ_ID:
			{
				write32( EXI_CMD_1, GCNCard_GetCode(slot) );

#ifdef DEBUG_EXI
				dbgprintf("EXI: Slot %c: CARDReadID(%X)\r\n", (slot+'A'), read32(EXI_CMD_1));
#endif
			} break;
			case MEM_READ_STATUS:
			{
				write32( EXI_CMD_1, 0x41 );	// Unlocked(0x40) and Ready(0x01)
#ifdef DEBUG_EXI
				dbgprintf("EXI: Slot %c: CARDReadStatus(%X)\r\n", (slot+'A'), read32(EXI_CMD_1));
#endif
			} break;
			case MEM_BLOCK_READ:
			{
				GCNCard_Read(slot, Data, Length);
				IRQ_Cause[slot] = 8;	// TC IRQ
				EXIOK = 2;
			} break;
		}
	}

	//dbgprintf("%08x %08x %08x %08x\r\n", (u32)Data >> 16, Mode, Length, EXICommand[slot]);
	write32( EXI_CMD_0, 0 ); //exit EXIDMA / EXIImm
	sync_after_write( (void*)EXI_BASE, 0x20 );

	if( EXIOK == 2 )
	{
		EXI_IRQ = true;
		IRQ_Timer = read32(HW_TIMER);
	}
}

static u32 EXIDevice_ROM_RTC_SRAM_UART(u8 *Data, u32 Length, u32 Mode)
{
	if( Mode == 1 )		// Write
	{
		switch( Length )
		{
			case 4:
			{
				if( EXICommand[0] == SRAM_WRITE )
				{
					*(u32*)(((u8*)&sram)+SRAMWriteCount) = (u32)Data;

					SRAMWriteCount += Length;

					break;
				}

				if( (u32)Data == 0x20000000 )
				{
					EXICommand[0] = RTC_READ;
#ifdef DEBUG_SRAM
					dbgprintf("EXI: RTCRead()\r\n");
#endif
					break;
				}

				if( (u32)Data == 0x20000100 )
				{
					EXICommand[0] = SRAM_READ;
#ifdef DEBUG_SRAM
					dbgprintf("EXI: SRAMRead()\r\n");
#endif
					break;
				}

				if( (u32)Data == 0x20010000 )
				{
					EXICommand[0] = UART_READ;
#ifdef DEBUG_SRAM
					dbgprintf("EXI: UARTRead()\r\n");
#endif
					break;
				}

				if( (u32)Data == 0xA0000100 || (u32)Data == 0xA0000600 )
				{
					EXICommand[0] = SRAM_WRITE;
					SRAMWriteCount = 0;
#ifdef DEBUG_SRAM
					dbgprintf("EXI: SRAMWrite()\r\n");
#endif
					break;
				}
				u32 PossibleIPLOffset = (u32)Data >> 6;
				if( PossibleIPLOffset >= IPL_ROM_FONT_SJIS && PossibleIPLOffset < IPL_ROM_END_OFFSET )
				{
					EXICommand[0] = IPL_READ_FONT;
#ifdef DEBUG_SRAM
					dbgprintf("EXI: IPLReadFont()\r\n");
#endif
					IPLReadOffset = PossibleIPLOffset;
					break;
				}

			} break;
		}

	} else {

		switch( EXICommand[0] )
		{
			case IPL_READ_FONT:
			{
//#ifdef DEBUG_SRAM
				dbgprintf("EXI: IPLRead( %p, %08X, %u), No ReadROM Patch?\r\n", Data, IPLReadOffset, Length );
//#endif
				EXIReadFontFile(Data, Length);
			} break;
			case RTC_READ:
			{
				Data = (u8*)P2C((u32)Data); //too small size so do it manually
#ifdef DEBUG_SRAM
				dbgprintf("EXI: RTCRead( %p, %u)\r\n", Data, Length );
#endif			//???
				sync_before_read_align32( Data, Length );
				memset( Data, 0, Length );
				sync_after_write_align32( Data, Length );
			} break;
			case SRAM_READ:
			{
#ifdef DEBUG_SRAM
				dbgprintf("EXI: SRAMRead(%p,%u)\r\n", Data, Length );
#endif
				memcpy( Data, &sram, Length );
				sync_after_write( Data, Length );
			} break;
			case UART_READ:
			{
				Data = (u8*)P2C((u32)Data); //too small size so do it manually
#ifdef DEBUG_SRAM
				dbgprintf("EXI: UARTRead( %p, %u)\r\n", Data, Length );
#endif			//???
				sync_before_read_align32( Data, Length );
				memset( Data, 0, Length );
				sync_after_write_align32( Data, Length );
			} break;
			default:
			{
				dbgprintf("EXI: Unknown:%08x Line:%u\r\n", (u32)Data, __LINE__ );
				Shutdown();
			} break;
		}
	}

	write32( EXI_CMD_0, 0 );
	sync_after_write( (void*)EXI_BASE, 0x20 );
	return 1;
}

u32 EXIDeviceSP1( u8 *Data, u32 Length, u32 Mode )
{
	u32 EXIOK = 0;

	if( Mode == 1 )		// Write
	{
		switch( Length )
		{
			/*
				0: command
			1-2: arg
			  3: checksum
			*/
			case 4:
			{
				// FIXME: Use CARD_ctx for Triforce?
				switch( (u32)Data >> 24 )
				{
					case 0x01:
					{
						TRIBackupOffset = ((u32)Data >> 8) & 0xFFFF;
						EXICommand[0] = AMBB_BACKUP_OFFSET;
					} break;
					case 0x02:
					{
						ambbBackupMem[TRIBackupOffset] = ((u32)Data >> 16) & 0xFF;
						EXICommand[0] = AMBB_BACKUP_WRITE;
					} break;
					case 0x03:
					{
						EXICommand[0] = AMBB_BACKUP_READ;
					} break;
					case 0x82:
					{
#ifdef DEBUG_GCAM
						dbgprintf("EXI:ISRRead()\n");
#endif
						EXICommand[0] = AMBB_ISR_READ;
					} break;
					case 0x83:
					{
#ifdef DEBUG_GCAM
						dbgprintf("EXI:0x83()\n");
#endif
						EXICommand[0] = AMBB_UNKNOWN;
					} break;
					case 0x86:
					{
#ifdef DEBUG_GCAM
						dbgprintf("EXI:IMRRead()\n");
#endif
						EXICommand[0] = AMBB_IMR_READ;
					} break;
					case 0x87:
					{
#ifdef DEBUG_GCAM
						dbgprintf("EXI:IMRWrite(%04X)\n", ((u32)Data >> 8) & 0xFFFF );
#endif
						EXICommand[0] = AMBB_IMR_WRITE;
					} break;
					case 0xFF:
					{
#ifdef DEBUG_GCAM
						dbgprintf("EXI:LANCNTWrite(%04X)\n", ((u32)Data >> 8) & 0xFFFF );
#endif
						if( (((u32)Data >> 8) & 0xFFFF) == 0x0201 )
						{
							EXI2IRQStatus = 0;

						} else if ((((u32)Data >> 8) & 0xFFFF) == 0 )
						{
							EXI2IRQ = 1;
							EXI2IRQStatus = 2;
						}
						EXICommand[0] = AMBB_LANCNT_WRITE;
					} break;
				}
			} break;
			case 2:
			{
				switch( (u32)Data >>16 )
				{
					case 0x0000:
					{
						EXICommand[0] = MEM_READ_ID;
					} break;
				}
			} break;
		}

	} else {
		switch(EXICommand[0])
		{
			/* 0x02 */
			case AMBB_BACKUP_WRITE:
			/* 0x01 */
			case AMBB_BACKUP_OFFSET:
			{
				write32( EXI_CMD_1, 0x01 );
			} break;
			/* 0x03 */
			case AMBB_BACKUP_READ:
			{
				write32( EXI_CMD_1, 0x0100 | ambbBackupMem[TRIBackupOffset] );
			} break;
			/* 0x87 */
			case AMBB_IMR_WRITE:
			/* 0x83 */
			case AMBB_UNKNOWN:
			{
				write32( EXI_CMD_1, 0x04 );
			} break;
			/* 0x82 */
			case AMBB_ISR_READ:
			{
				if( Length == 1 )
				{
					write32( EXI_CMD_1, 0x04 );
				} else {
					write32( EXI_CMD_1, EXI2IRQStatus );
					EXI2IRQ = 0;
				}
			} break;
			/* 0x86 */
			case AMBB_IMR_READ:
			{
				if( Length == 1 )
				{
					write32( EXI_CMD_1, 0x04 );
				} else {
					write32( EXI_CMD_1, 0x0000 );
				}
			} break;
			/* 0xFF */
			case AMBB_LANCNT_WRITE:
			{
				if( EXI2IRQ )
				{
					EXIOK = 2;
				}
				write32( EXI_CMD_1, 0x04 );
			} break;
			case MEM_READ_ID:
			{
				write32( EXI_CMD_1, EXI_DEVTYPE_BASEBOARD );
			} break;
		}
	}

	write32( EXI_CMD_0, 0 );
	sync_after_write((void*)EXI_BASE, 0x20);

	if( EXIOK == 2 )
	{
		//dbgprintf("EXI: Triforce IRQ\r\n");
		IRQ_Cause[0] = 8;
		IRQ_Cause[2] = 2;
		EXI_IRQ = true;
		IRQ_Timer = read32(HW_TIMER);
	}
	return 0;
}

void EXIUpdateRegistersNEW( void )
{
	if( EXI_IRQ == true )//still working
		return;

	//u32 chn, dev, frq, ret, data, len, mode;
	u32 chn, dev, ret, data, len, mode;
	u8 *ptr;
	sync_before_read((void*)EXI_BASE, 0x20);
	u32 command = read32(EXI_CMD_0);

	if( command & 0xFF000000 )
	{
		switch( command >> 24 )
		{
			case 0x10:	// EXISelect
			{
				chn = command & 0xFF;
				dev = (command>>8) & 0xFF;
				//frq = (command>>16) & 0xFF;
				//dbgprintf("EXISelect( %u, %u, %u )\r\n", chn, dev, frq );

				ret = 0;
				if (chn <= 2 && dev <= 2)
				{
					// Valid channel/device number.
					EXIDeviceSelect[chn] = dev;

					// Check if this device is present.
					switch (EXI_DEVICE_NUMBER(chn, dev))
					{
						case EXI_DEV_MEMCARD_A:
						case EXI_DEV_MASK_ROM_RTC_SRAM_UART:
						case EXI_DEV_SP1:
							// Device is present.
							// TODO: SP1 only for Triforce?
							ret = 1;
							break;

#ifdef GCNCARD_ENABLE_SLOT_B
						case EXI_DEV_MEMCARD_B:
							ret = GCNCard_IsEnabled(1);
							break;
#endif /* GCNCARD_ENABLE_SLOT_B */

						case EXI_DEV_AD16:
						default:
							// Unsupported device.
							ret = 0;
							break;
					}

					EXICommand[chn] = 0;
				}

				write32( EXI_CMD_1, ret );
				write32( EXI_CMD_0, 0 );
				sync_after_write((void*)EXI_BASE, 0x20);
			} break;
			case 0x11:	// EXI_Imm( s32 nChn, void *pData, u32 nLen, u32 nMode, EXICallback tc_cb );
			{
				chn	= (command >> 20) & 0xF;
				data	= read32(EXI_CMD_1);
				len	= command& 0xFFFF;
				mode	= (command >> 16) & 0xF;

				if( len > 4 )
				{
					data = P2C(data);
				}

				//dbgprintf("EXIImm( %u, %p, %u, %u, Dev:%u EC:%u )\r\n", chn, data, len, mode, Device, EXICommand );
				switch (EXI_DEVICE_NUMBER(chn, EXIDeviceSelect[chn&3]))
				{
					case EXI_DEV_MEMCARD_A:
						EXIDeviceMemoryCard(0, (u8*)data, len, mode);
						break;

					case EXI_DEV_MEMCARD_B:
						EXIDeviceMemoryCard(1, (u8*)data, len, mode);
						break;

					case EXI_DEV_MASK_ROM_RTC_SRAM_UART:
						EXIDevice_ROM_RTC_SRAM_UART( (u8*)data, len, mode );
						break;

					case EXI_DEV_SP1:
						EXIDeviceSP1( (u8*)data, len, mode );
						break;

					default:
#ifdef DEBUG_SRAM
						dbgprintf("EXI: EXIImm: Unhandled device: Ch%u, Dev%u\r\n", chn, EXIDeviceSelect[chn&3]);
#endif
						break;
				}

			} break;
			case 0x12:	// EXIDMA
			{
				chn	= (command >> 20) & 0xF;
				ptr	= (u8*)P2C(read32(EXI_CMD_1));
				len	= command& 0xFFFF;
				mode	= (command >> 16) & 0xF;

				//dbgprintf("EXIDMA( %u, %p, %u, %u )\r\n", chn, ptr, len, mode );
				switch (EXI_DEVICE_NUMBER(chn, EXIDeviceSelect[chn&3]))
				{
					case EXI_DEV_MEMCARD_A:

						if (!Slippi_UsePortA)
							break;

						if (mode == 1) {
							// Write data received by DMA to SlippiMemory
							// Sync is necessary because data was written from PPC
							sync_before_read((void *)ptr, len);
							SlippiMemoryWrite(ptr, len);
						}

						IRQ_Cause[0] = 10;

						// Write that data has been received
						write32( EXI_CMD_0, 0 ); //exit EXIDMA / EXIImm
						sync_after_write( (void*)EXI_BASE, 0x20 );

						EXI_IRQ = true;
						IRQ_Timer = read32(HW_TIMER);
						// EXIDeviceMemoryCard(0, ptr, len, mode);

						break;

#ifdef GCNCARD_ENABLE_SLOT_B
					case EXI_DEV_MEMCARD_B:

						if (Slippi_UsePortA)
							break;

						if (mode == 1) {
							// Write data received by DMA to SlippiMemory
							// Sync is necessary because data was written from PPC
							sync_before_read((void *)ptr, len);
							SlippiMemoryWrite(ptr, len);
						}

						IRQ_Cause[0] = 10;

						// Write that data has been received
						write32( EXI_CMD_0, 0 ); //exit EXIDMA / EXIImm
						sync_after_write( (void*)EXI_BASE, 0x20 );

						EXI_IRQ = true;
						IRQ_Timer = read32(HW_TIMER);
						// EXIDeviceMemoryCard(1, ptr, len, mode);

						break;
#endif /* GCNCARD_ENABLE_SLOT_B */

					case EXI_DEV_MASK_ROM_RTC_SRAM_UART:
						EXIDevice_ROM_RTC_SRAM_UART( ptr, len, mode );
						break;

					case EXI_DEV_SP1:
#ifdef DEBUG_SRAM
						hexdump( ptr, len );
#endif
						EXIDeviceSP1( ptr, len, mode );
						break;

					default:
#ifdef DEBUG_SRAM
						dbgprintf("EXI: EXIDMA: Unhandled device: Ch%u, Dev%u\r\n", chn, EXIDeviceSelect[chn&3]);
#endif
						break;
				}

				if (chn <= 2)
					EXICommand[chn] = 0;

			} break;
			default:
			{
			} break;
		}
	}
}

// FontBuf starts at IPL_ROM_FONT_SJIS
void EXIReadFontFile(u8* Data, u32 Length)
{
	memcpy(Data, FontBuf + IPLReadOffset - IPL_ROM_FONT_SJIS, Length);
	sync_after_write(Data, Length);
}

//SegaBoot 3.11 with Free Play enabled
static const unsigned int sb311block[54] =
{
    0x41434255, 0x30303031, 0x007D0512, 0x01000000, 0x00000311, 0x53424C4B,
    0x00000000, 0x63090400, 0x01010A01, 0x01010001, 0x01010101, 0x01010101,
    0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000001,
    0x00000000, 0x00000000, 0x00000000, 0x00000001, 0x00000000, 0x00000000,
    0x00000000, 0x00000001, 0x00000000, 0x00000000, 0x00000000, 0x00000001,
    0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
    0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x200E1AFF,
    0xFFFF0000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
};

extern u32 arcadeMode;
static bool TRIGameStarted = false;
//make sure ambbBackupMem is filled correctly
void EXIPrepareTRIGameStart()
{
	if(TRIGameStarted)
		return;
	dbgprintf("TRI:Setting up AMBB memory\r\n");
	memset32(ambbBackupMem, 0, 0x400);
	memcpy(ambbBackupMem, sb311block, sizeof(sb311block));
	memcpy(ambbBackupMem + 0x200, sb311block, sizeof(sb311block));
	if(arcadeMode)
	{	//standard coin settings instead of free play
		ambbBackupMem[0x00B] = 8; ambbBackupMem[0x022] = 1; ambbBackupMem[0x023] = 0;
		ambbBackupMem[0x20B] = 8; ambbBackupMem[0x222] = 1; ambbBackupMem[0x223] = 0;
	}
	memset32(ambbBackupMem + 0x400, 0xFF, 0x10000 - 0x400);
	TRIGameStarted = true;
}
