

================================================================
== Vitis HLS Report for 'load_vec_8'
================================================================
* Date:           Thu Oct  2 21:25:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.661 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1585|     1585|  6.340 us|  6.340 us|  1585|  1585|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |     1584|     1584|        33|          -|          -|    48|        no|
        | + VITIS_LOOP_15_2  |       31|       31|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:13]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 0, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [kernel_MatMul.cpp:13]   --->   Operation 24 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_ult  i10 %i_4, i10 768" [kernel_MatMul.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.end9, void %VITIS_LOOP_15_2.split" [kernel_MatMul.cpp:13]   --->   Operation 27 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:14]   --->   Operation 28 'specpipeline' 'specpipeline_ln14' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [kernel_MatMul.cpp:13]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81" [kernel_MatMul.cpp:13]   --->   Operation 30 'specloopname' 'specloopname_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.39ns)   --->   "%br_ln15 = br void %for.inc" [kernel_MatMul.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = (icmp_ln13)> <Delay = 0.39>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [kernel_MatMul.cpp:20]   --->   Operation 32 'ret' 'ret_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.04>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%add4_in = phi i10 %i_4, void %VITIS_LOOP_15_2.split, i10 %add_ln15_1, void %for.inc"   --->   Operation 33 'phi' 'add4_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i10 %add4_in" [kernel_MatMul.cpp:15]   --->   Operation 34 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add4_in, i32 4, i32 9" [kernel_MatMul.cpp:15]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %lshr_ln" [kernel_MatMul.cpp:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%vec_0_addr = getelementptr i32 %vec_0, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 37 'getelementptr' 'vec_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%vec_1_addr = getelementptr i32 %vec_1, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 38 'getelementptr' 'vec_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%vec_2_addr = getelementptr i32 %vec_2, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 39 'getelementptr' 'vec_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%vec_3_addr = getelementptr i32 %vec_3, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 40 'getelementptr' 'vec_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%vec_4_addr = getelementptr i32 %vec_4, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 41 'getelementptr' 'vec_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%vec_5_addr = getelementptr i32 %vec_5, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 42 'getelementptr' 'vec_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%vec_6_addr = getelementptr i32 %vec_6, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 43 'getelementptr' 'vec_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%vec_7_addr = getelementptr i32 %vec_7, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 44 'getelementptr' 'vec_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%vec_8_addr = getelementptr i32 %vec_8, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 45 'getelementptr' 'vec_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%vec_9_addr = getelementptr i32 %vec_9, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 46 'getelementptr' 'vec_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%vec_10_addr = getelementptr i32 %vec_10, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 47 'getelementptr' 'vec_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%vec_11_addr = getelementptr i32 %vec_11, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 48 'getelementptr' 'vec_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%vec_12_addr = getelementptr i32 %vec_12, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 49 'getelementptr' 'vec_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%vec_13_addr = getelementptr i32 %vec_13, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 50 'getelementptr' 'vec_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%vec_14_addr = getelementptr i32 %vec_14, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 51 'getelementptr' 'vec_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%vec_15_addr = getelementptr i32 %vec_15, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 52 'getelementptr' 'vec_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_0_load = muxlogic i6 %vec_0_addr"   --->   Operation 53 'muxlogic' 'muxLogicRAMAddr_to_vec_0_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 54 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_0_load = load i6 %vec_0_addr" [kernel_MatMul.cpp:17]   --->   Operation 54 'load' 'vec_0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 55 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_1_load = muxlogic i6 %vec_1_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_vec_1_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 56 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_1_load = load i6 %vec_1_addr" [kernel_MatMul.cpp:17]   --->   Operation 56 'load' 'vec_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 57 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_2_load = muxlogic i6 %vec_2_addr"   --->   Operation 57 'muxlogic' 'muxLogicRAMAddr_to_vec_2_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 58 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_2_load = load i6 %vec_2_addr" [kernel_MatMul.cpp:17]   --->   Operation 58 'load' 'vec_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 59 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_3_load = muxlogic i6 %vec_3_addr"   --->   Operation 59 'muxlogic' 'muxLogicRAMAddr_to_vec_3_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 60 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_3_load = load i6 %vec_3_addr" [kernel_MatMul.cpp:17]   --->   Operation 60 'load' 'vec_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 61 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_4_load = muxlogic i6 %vec_4_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_vec_4_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 62 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_4_load = load i6 %vec_4_addr" [kernel_MatMul.cpp:17]   --->   Operation 62 'load' 'vec_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 63 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_5_load = muxlogic i6 %vec_5_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_vec_5_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 64 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_5_load = load i6 %vec_5_addr" [kernel_MatMul.cpp:17]   --->   Operation 64 'load' 'vec_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 65 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_6_load = muxlogic i6 %vec_6_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_vec_6_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 66 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_6_load = load i6 %vec_6_addr" [kernel_MatMul.cpp:17]   --->   Operation 66 'load' 'vec_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 67 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_7_load = muxlogic i6 %vec_7_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_vec_7_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 68 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_7_load = load i6 %vec_7_addr" [kernel_MatMul.cpp:17]   --->   Operation 68 'load' 'vec_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 69 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_8_load = muxlogic i6 %vec_8_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_vec_8_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 70 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_8_load = load i6 %vec_8_addr" [kernel_MatMul.cpp:17]   --->   Operation 70 'load' 'vec_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 71 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_9_load = muxlogic i6 %vec_9_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_vec_9_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 72 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_9_load = load i6 %vec_9_addr" [kernel_MatMul.cpp:17]   --->   Operation 72 'load' 'vec_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 73 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_10_load = muxlogic i6 %vec_10_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_vec_10_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 74 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_10_load = load i6 %vec_10_addr" [kernel_MatMul.cpp:17]   --->   Operation 74 'load' 'vec_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 75 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_11_load = muxlogic i6 %vec_11_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_vec_11_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 76 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_11_load = load i6 %vec_11_addr" [kernel_MatMul.cpp:17]   --->   Operation 76 'load' 'vec_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 77 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_12_load = muxlogic i6 %vec_12_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_vec_12_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_12_load = load i6 %vec_12_addr" [kernel_MatMul.cpp:17]   --->   Operation 78 'load' 'vec_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 79 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_13_load = muxlogic i6 %vec_13_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_vec_13_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_13_load = load i6 %vec_13_addr" [kernel_MatMul.cpp:17]   --->   Operation 80 'load' 'vec_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 81 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_14_load = muxlogic i6 %vec_14_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_vec_14_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 82 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_14_load = load i6 %vec_14_addr" [kernel_MatMul.cpp:17]   --->   Operation 82 'load' 'vec_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 83 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_15_load = muxlogic i6 %vec_15_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_vec_15_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 84 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_15_load = load i6 %vec_15_addr" [kernel_MatMul.cpp:17]   --->   Operation 84 'load' 'vec_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %VITIS_LOOP_15_2.split, i4 %trunc_ln15_1, void %for.inc" [kernel_MatMul.cpp:15]   --->   Operation 85 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %j" [kernel_MatMul.cpp:15]   --->   Operation 86 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80" [kernel_MatMul.cpp:15]   --->   Operation 87 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_0_load = load i6 %vec_0_addr" [kernel_MatMul.cpp:17]   --->   Operation 88 'load' 'vec_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 89 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_1_load = load i6 %vec_1_addr" [kernel_MatMul.cpp:17]   --->   Operation 89 'load' 'vec_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 90 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_2_load = load i6 %vec_2_addr" [kernel_MatMul.cpp:17]   --->   Operation 90 'load' 'vec_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 91 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_3_load = load i6 %vec_3_addr" [kernel_MatMul.cpp:17]   --->   Operation 91 'load' 'vec_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 92 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_4_load = load i6 %vec_4_addr" [kernel_MatMul.cpp:17]   --->   Operation 92 'load' 'vec_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 93 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_5_load = load i6 %vec_5_addr" [kernel_MatMul.cpp:17]   --->   Operation 93 'load' 'vec_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 94 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_6_load = load i6 %vec_6_addr" [kernel_MatMul.cpp:17]   --->   Operation 94 'load' 'vec_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 95 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_7_load = load i6 %vec_7_addr" [kernel_MatMul.cpp:17]   --->   Operation 95 'load' 'vec_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 96 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_8_load = load i6 %vec_8_addr" [kernel_MatMul.cpp:17]   --->   Operation 96 'load' 'vec_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 97 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_9_load = load i6 %vec_9_addr" [kernel_MatMul.cpp:17]   --->   Operation 97 'load' 'vec_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 98 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_10_load = load i6 %vec_10_addr" [kernel_MatMul.cpp:17]   --->   Operation 98 'load' 'vec_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 99 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_11_load = load i6 %vec_11_addr" [kernel_MatMul.cpp:17]   --->   Operation 99 'load' 'vec_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 100 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_12_load = load i6 %vec_12_addr" [kernel_MatMul.cpp:17]   --->   Operation 100 'load' 'vec_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 101 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_13_load = load i6 %vec_13_addr" [kernel_MatMul.cpp:17]   --->   Operation 101 'load' 'vec_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 102 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_14_load = load i6 %vec_14_addr" [kernel_MatMul.cpp:17]   --->   Operation 102 'load' 'vec_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 103 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_15_load = load i6 %vec_15_addr" [kernel_MatMul.cpp:17]   --->   Operation 103 'load' 'vec_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 104 [1/1] (0.79ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %vec_0_load, i4 1, i32 %vec_1_load, i4 2, i32 %vec_2_load, i4 3, i32 %vec_3_load, i4 4, i32 %vec_4_load, i4 5, i32 %vec_5_load, i4 6, i32 %vec_6_load, i4 7, i32 %vec_7_load, i4 8, i32 %vec_8_load, i4 9, i32 %vec_9_load, i4 10, i32 %vec_10_load, i4 11, i32 %vec_11_load, i4 12, i32 %vec_12_load, i4 13, i32 %vec_13_load, i4 14, i32 %vec_14_load, i4 15, i32 %vec_15_load, i32 <undef>, i4 %trunc_ln15" [kernel_MatMul.cpp:17]   --->   Operation 104 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %tmp" [kernel_MatMul.cpp:17]   --->   Operation 105 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln17 = muxlogic i32 %bitcast_ln17"   --->   Operation 106 'muxlogic' 'muxLogicFIFOData_to_write_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %bitcast_ln17" [kernel_MatMul.cpp:17]   --->   Operation 107 'write' 'write_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_4 : Operation 108 [1/1] (0.66ns)   --->   "%add_ln15 = add i5 %zext_ln15_1, i5 1" [kernel_MatMul.cpp:15]   --->   Operation 108 'add' 'add_ln15' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 109 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 110 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.71ns)   --->   "%add_ln15_1 = add i10 %i_4, i10 %zext_ln15_2" [kernel_MatMul.cpp:15]   --->   Operation 111 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16" [kernel_MatMul.cpp:15]   --->   Operation 112 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.49> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc, void %for.inc7" [kernel_MatMul.cpp:15]   --->   Operation 114 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.71ns)   --->   "%add_ln13 = add i10 %i_4, i10 16" [kernel_MatMul.cpp:13]   --->   Operation 115 'add' 'add_ln13' <Predicate = (icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 116 'store' 'store_ln13' <Predicate = (icmp_ln15)> <Delay = 0.39>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [kernel_MatMul.cpp:13]   --->   Operation 117 'br' 'br_ln13' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.393ns
The critical path consists of the following:
	'alloca' operation 10 bit ('i', kernel_MatMul.cpp:13) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln13', kernel_MatMul.cpp:13) of constant 0 on local variable 'i', kernel_MatMul.cpp:13 [36]  (0.393 ns)

 <State 2>: 0.985ns
The critical path consists of the following:
	'load' operation 10 bit ('i', kernel_MatMul.cpp:13) on local variable 'i', kernel_MatMul.cpp:13 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', kernel_MatMul.cpp:13) [40]  (0.592 ns)
	blocking operation 0.393 ns on control path)

 <State 3>: 1.049ns
The critical path consists of the following:
	'phi' operation 10 bit ('i') with incoming values : ('i', kernel_MatMul.cpp:13) ('add_ln15_1', kernel_MatMul.cpp:15) [49]  (0.000 ns)
	'getelementptr' operation 6 bit ('vec_0_addr', kernel_MatMul.cpp:17) [55]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_vec_0_load') [71]  (0.421 ns)
	'load' operation 32 bit ('vec_0_load', kernel_MatMul.cpp:17) on array 'vec_0' [72]  (0.628 ns)

 <State 4>: 2.661ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_0_load', kernel_MatMul.cpp:17) on array 'vec_0' [72]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp', kernel_MatMul.cpp:17) [103]  (0.790 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln17') [105]  (0.000 ns)
	fifo write operation ('write_ln17', kernel_MatMul.cpp:17) on port 'vec_stream' (kernel_MatMul.cpp:17) [106]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
