Uart_xadc.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/sim/Uart_xadc.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_microblaze_0_0/sim/Uart_xadc_microblaze_0_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_dlmb_v10_0/sim/Uart_xadc_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_ilmb_v10_0/sim/Uart_xadc_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_dlmb_bram_if_cntlr_0/sim/Uart_xadc_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_ilmb_bram_if_cntlr_0/sim/Uart_xadc_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_lmb_bram_0/sim/Uart_xadc_lmb_bram_0.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_mdm_1_0/sim/Uart_xadc_mdm_1_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_clk_wiz_1_0/Uart_xadc_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_clk_wiz_1_0/Uart_xadc_clk_wiz_1_0.v,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_rst_clk_wiz_1_100M_0/sim/Uart_xadc_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
Uart_xadc_axi_uartlite_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Uart_xadc/ip/Uart_xadc_axi_uartlite_0_1/sim/Uart_xadc_axi_uartlite_0_1.vhd,incdir="$ref_dir/../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"incdir="../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
