#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  2 09:38:44 2025
# Process ID: 3716
# Current directory: D:/UCH_Vivado_Work/Final_project_team2_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13236 D:\UCH_Vivado_Work\Final_project_team2_test\Final_project_team2.xpr
# Log file: D:/UCH_Vivado_Work/Final_project_team2_test/vivado.log
# Journal file: D:/UCH_Vivado_Work/Final_project_team2_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.xpr
INFO: [Project 1-313] Project file moved from 'D:/UCH_Vivado_Work/Final_project_team2_plus_demux' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.gen/sources_1', nor could it be found using path 'D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_final_module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1499.973 ; gain = 259.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_final_module' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/btn_debounce.v:3]
	Parameter F_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stop_uart_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/stop_uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/baudrate.v:3]
	Parameter BAUD bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 1302 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudrate' (2#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/baudrate.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_rx.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DATA_READ bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_tx.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_tx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stop_uart_controller' (5#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/stop_uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'command_to_btn' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:124]
	Parameter IDLE bound to: 4'b0001 
	Parameter PROCESS bound to: 4'b0010 
	Parameter RUN_STATE bound to: 4'b0011 
	Parameter CLEAR_STATE bound to: 4'b0100 
	Parameter STOP_STATE bound to: 4'b0101 
	Parameter WATCH_MODE_STATE bound to: 4'b0110 
	Parameter MODE_STATE bound to: 4'b0111 
	Parameter RESET_STATE bound to: 4'b1000 
	Parameter R_STATE bound to: 4'b1001 
	Parameter U_STATE bound to: 4'b1010 
	Parameter D_STATE bound to: 4'b1011 
	Parameter L_STATE bound to: 4'b1100 
	Parameter WAIT bound to: 4'b1101 
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:175]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:180]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:181]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:182]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:183]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:184]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:185]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:186]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:187]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:188]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:190]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:191]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:195]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:198]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:201]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:204]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:207]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:210]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:213]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:216]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:219]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:172]
INFO: [Synth 8-6155] done synthesizing module 'command_to_btn' (6#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:124]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (7#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz' (8#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (9#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (9#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (9#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (10#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'realwatch_cu' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter UP bound to: 3'b001 
	Parameter DOWN bound to: 3'b010 
	Parameter MOVE_LEFT bound to: 3'b011 
	Parameter MOVE_RIGHT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_cu' (11#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'realwatch_dp' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz_watch' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz_watch' (12#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter' (13#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized0' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized0' (13#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized1' (13#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_dp' (14#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:2]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOAD_TO_DHT11 bound to: 1 - type: integer 
	Parameter WAIT_TO_DHT11 bound to: 2 - type: integer 
	Parameter LOAD_TO_SR04 bound to: 3 - type: integer 
	Parameter WAIT_TO_SR04 bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_CU' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:119]
INFO: [Synth 8-6155] done synthesizing module 'fifo_CU' (15#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:78]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:49]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (16#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (17#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:5]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (18#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'datatoascii' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:190]
INFO: [Synth 8-6155] done synthesizing module 'datatoascii' (19#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:190]
INFO: [Synth 8-6157] synthesizing module 'datatoascii2' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:201]
INFO: [Synth 8-6155] done synthesizing module 'datatoascii2' (20#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:93]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (21#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:2]
INFO: [Synth 8-6157] synthesizing module 'sr04_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'distance_calculator' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MEASURE bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:94]
INFO: [Synth 8-6155] done synthesizing module 'distance_calculator' (22#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
INFO: [Synth 8-6157] synthesizing module 'start_trigger' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6155] done synthesizing module 'start_trigger' (23#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_sr04' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
	Parameter F_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_sr04' (24#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
INFO: [Synth 8-6155] done synthesizing module 'sr04_controller' (25#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'dist' does not match port width (16) of module 'sr04_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:246]
INFO: [Synth 8-6157] synthesizing module 'dht11_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNCL bound to: 3 - type: integer 
	Parameter SYNCH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_DETECT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen_10us' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
	Parameter DIV bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_10us' (26#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
INFO: [Synth 8-6155] done synthesizing module 'dht11_controller' (27#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_top' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:236]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (28#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:236]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:342]
	Parameter BIT_WIDTH_MSEC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (29#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:342]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:268]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (30#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:268]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:291]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:296]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (31#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:291]
WARNING: [Synth 8-689] width (3) of port connection 'fnd_sel' does not match port width (2) of module 'decoder_2x4' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_watch_stopwatch' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:445]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:461]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_watch_stopwatch' (32#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:445]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter' (33#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized0' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized0' (33#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized1' (33#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter_sr04' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:385]
	Parameter BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter_sr04' (34#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:385]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized2' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized2' (34#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'Mux_8x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:355]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:368]
INFO: [Synth 8-6155] done synthesizing module 'Mux_8x1' (35#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:355]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:486]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (36#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:486]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:309]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:322]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1' (37#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:309]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:180]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:189]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1_bcd' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:212]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1_bcd' (38#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:212]
INFO: [Synth 8-6157] synthesizing module 'bcd' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:419]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (39#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:419]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_top' (40#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'LED' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:322]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:327]
INFO: [Synth 8-6155] done synthesizing module 'LED' (41#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:322]
ERROR: [Synth 8-439] module 'demux' not found [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:293]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_final_module' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.676 ; gain = 310.734
---------------------------------------------------------------------------------
RTL Elaboration failed
111 Infos, 26 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_final_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1551.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_final_module' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/btn_debounce.v:3]
	Parameter F_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stop_uart_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/stop_uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/baudrate.v:3]
	Parameter BAUD bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 1302 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudrate' (2#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/baudrate.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_rx.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DATA_READ bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_tx.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_tx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stop_uart_controller' (5#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/stop_uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'command_to_btn' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:124]
	Parameter IDLE bound to: 4'b0001 
	Parameter PROCESS bound to: 4'b0010 
	Parameter RUN_STATE bound to: 4'b0011 
	Parameter CLEAR_STATE bound to: 4'b0100 
	Parameter STOP_STATE bound to: 4'b0101 
	Parameter WATCH_MODE_STATE bound to: 4'b0110 
	Parameter MODE_STATE bound to: 4'b0111 
	Parameter RESET_STATE bound to: 4'b1000 
	Parameter R_STATE bound to: 4'b1001 
	Parameter U_STATE bound to: 4'b1010 
	Parameter D_STATE bound to: 4'b1011 
	Parameter L_STATE bound to: 4'b1100 
	Parameter WAIT bound to: 4'b1101 
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:175]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:180]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:181]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:182]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:183]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:184]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:185]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:186]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:187]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:188]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:190]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:191]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:195]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:198]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:201]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:204]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:207]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:210]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:213]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:216]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:219]
WARNING: [Synth 8-6090] variable 'n_state' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:172]
INFO: [Synth 8-6155] done synthesizing module 'command_to_btn' (6#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/command_to_btn.v:124]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (7#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz' (8#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (9#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (9#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (9#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (10#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'realwatch_cu' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter UP bound to: 3'b001 
	Parameter DOWN bound to: 3'b010 
	Parameter MOVE_LEFT bound to: 3'b011 
	Parameter MOVE_RIGHT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_cu' (11#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'realwatch_dp' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz_watch' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz_watch' (12#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter' (13#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized0' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized0' (13#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized1' (13#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_dp' (14#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:2]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOAD_TO_DHT11 bound to: 1 - type: integer 
	Parameter WAIT_TO_DHT11 bound to: 2 - type: integer 
	Parameter LOAD_TO_SR04 bound to: 3 - type: integer 
	Parameter WAIT_TO_SR04 bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_CU' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:119]
INFO: [Synth 8-6155] done synthesizing module 'fifo_CU' (15#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:78]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:49]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (16#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (17#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/imports/UCH_Vivado_Work/2025_0527_fifo/2025_0527_fifo.srcs/sources_1/new/fifo.v:5]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (18#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/new/uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'datatoascii' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:190]
INFO: [Synth 8-6155] done synthesizing module 'datatoascii' (19#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:190]
INFO: [Synth 8-6157] synthesizing module 'datatoascii2' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:201]
INFO: [Synth 8-6155] done synthesizing module 'datatoascii2' (20#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:93]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (21#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/sources_1/new/sender_uart.v:2]
INFO: [Synth 8-6157] synthesizing module 'sr04_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'distance_calculator' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MEASURE bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:94]
INFO: [Synth 8-6155] done synthesizing module 'distance_calculator' (22#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
INFO: [Synth 8-6157] synthesizing module 'start_trigger' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6155] done synthesizing module 'start_trigger' (23#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_sr04' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
	Parameter F_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_sr04' (24#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
INFO: [Synth 8-6155] done synthesizing module 'sr04_controller' (25#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'dist' does not match port width (16) of module 'sr04_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:246]
INFO: [Synth 8-6157] synthesizing module 'dht11_controller' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNCL bound to: 3 - type: integer 
	Parameter SYNCH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_DETECT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen_10us' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
	Parameter DIV bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_10us' (26#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
INFO: [Synth 8-6155] done synthesizing module 'dht11_controller' (27#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_top' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:236]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (28#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:236]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:342]
	Parameter BIT_WIDTH_MSEC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (29#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:342]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:268]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (30#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:268]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:291]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:296]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (31#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:291]
WARNING: [Synth 8-689] width (3) of port connection 'fnd_sel' does not match port width (2) of module 'decoder_2x4' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_watch_stopwatch' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:445]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:461]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_watch_stopwatch' (32#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:445]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter' (33#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized0' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized0' (33#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized1' (33#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter_sr04' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:385]
	Parameter BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter_sr04' (34#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:385]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized2' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized2' (34#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:402]
INFO: [Synth 8-6157] synthesizing module 'Mux_8x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:355]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:368]
INFO: [Synth 8-6155] done synthesizing module 'Mux_8x1' (35#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:355]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:486]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (36#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:486]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:309]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:322]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1' (37#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:309]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:180]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:189]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1_bcd' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:212]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1_bcd' (38#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:212]
INFO: [Synth 8-6157] synthesizing module 'bcd' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:419]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (39#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:419]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_top' (40#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'LED' [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:322]
INFO: [Synth 8-226] default block is never used [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:327]
INFO: [Synth 8-6155] done synthesizing module 'LED' (41#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:322]
INFO: [Synth 8-6155] done synthesizing module 'Top_final_module' (42#1) [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.949 ; gain = 11.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.949 ; gain = 11.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.949 ; gain = 11.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1562.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/UCH_Vivado_Work/Final_project_team2_test/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.566 ; gain = 268.891
113 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.566 ; gain = 268.891
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 09:42:27 2025...
