1E00 //ADD and SUB test
1A11 //LDI 11 
0D01 //STR R1
1AFF //LDI FF
1501 //ADDR ACC + R1
1E00
1A02 //LDI 02
1501 //ADDR ACC + R1
1E00 //NOP
1A0A //LDI 0A
0B05 //ST 05
1AFF //LDI FF
0505 //ADD ACC + DATA_MEM[5h]
1E00
1A02 //LDI 02
0505 //ADD ACC + DATA_MEM[5h]
1E00 //NOP
1A69 //LDI 69
0D06 //STR R6
1A00 //LDI 00
1406 //SUBR ACC - R6
1E00
1AFF //LDI FF
1406 //SUBR ACC - R6
1E00 //NOP
1A69 //LDI 69
0B12 //ST 12
1A00 //LDI 00
0412 //SUB ACC - DATA_MEM[12h]
1E00
1AFF //LDI FF
0412 //SUB ACC - DATA_MEM[12h]