<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>IRIS: config_params.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_f1f8134e0b15b856b6559ba854150f02.html">source</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_ba0d7332ffd6423a9b48066a347c6ce9.html">util</a>
  </div>
</div>
<div class="contents">
<h1>config_params.h</h1><a href="config__params_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * =====================================================================================</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *       Filename:  mc_constants.cc</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> *    Description:  This file inits all the dram parameters based on clock</span>
<a name="l00007"></a>00007 <span class="comment"> *    speeds chosen.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *        Version:  1.0</span>
<a name="l00010"></a>00010 <span class="comment"> *        Created:  08/10/2010 01:11:02 AM</span>
<a name="l00011"></a>00011 <span class="comment"> *       Revision:  none</span>
<a name="l00012"></a>00012 <span class="comment"> *       Compiler:  gcc</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *         Author:  Mitchelle Rasquinha (), mitchelle.rasquinha@gatech.edu</span>
<a name="l00015"></a>00015 <span class="comment"> *        Company:  Georgia Institute of Technology</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * =====================================================================================</span>
<a name="l00018"></a>00018 <span class="comment"> */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#ifndef  mc_constants_cc_INC</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define  mc_constants_cc_INC</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a>00023 <span class="preprocessor">#include        "<a class="code" href="simIrisComponentHeader_8h.html">simIrisComponentHeader.h</a>"</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include        "<a class="code" href="genericData_8h.html">genericData.h</a>"</span>
<a name="l00025"></a>00025 <span class="preprocessor">#include        "<a class="code" href="mc__constants_8h.html">mc_constants.h</a>"</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include        "<a class="code" href="stats_8h.html">stats.h</a>"</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="comment">//#define DEBUG</span>
<a name="l00029"></a>00029 <span class="comment">//#define DEEP_DEBUG</span>
<a name="l00030"></a>00030 <span class="comment">/* Generic topology parameters */</span>
<a name="l00031"></a><a class="code" href="stats_8h.html#b78c10782810279fb9680eafef33b77d">00031</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericPktGen_8h.html#b78c10782810279fb9680eafef33b77d">no_nodes</a> = 16, 
<a name="l00032"></a><a class="code" href="config__params_8h.html#56d27d790e05179f3787fce80d802d04">00032</a>      <a class="code" href="genericPktGen_8h.html#56d27d790e05179f3787fce80d802d04">no_mcs</a> = 2,
<a name="l00033"></a><a class="code" href="config__params_8h.html#5ef61643d57baddad3f036737403d4cf">00033</a>      <a class="code" href="genericInterfaceNB_8h.html#5ef61643d57baddad3f036737403d4cf">do_two_stage_router</a> = 0,
<a name="l00034"></a><a class="code" href="config__params_8h.html#33b33b16a68e90baa8ffd7d22614fc13">00034</a>      <a class="code" href="flit_8h.html#33b33b16a68e90baa8ffd7d22614fc13">max_phy_link_bits</a> = 128,
<a name="l00035"></a><a class="code" href="stats_8h.html#67ab92741d3553f20eba205ad4a0a196">00035</a>      <a class="code" href="config__params_8h.html#67ab92741d3553f20eba205ad4a0a196">links</a> = 0;
<a name="l00036"></a><a class="code" href="config__params_8h.html#1c4c755029c5833428534362863bbc75">00036</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="routerReqReply_8h.html#1c4c755029c5833428534362863bbc75">no_msg_classes</a> = 1;
<a name="l00037"></a>00037 
<a name="l00038"></a><a class="code" href="config__params_8h.html#a0ce8028ed476729e9f1e5199388de03">00038</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__params_8h.html#a0ce8028ed476729e9f1e5199388de03">network_frequency</a> = 1200; <span class="comment">//MHz</span>
<a name="l00039"></a><a class="code" href="config__params_8h.html#979839b2e0446b6b65759f8df3b2b27d">00039</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericRouter4Stg_8h.html#979839b2e0446b6b65759f8df3b2b27d">stat_print_level</a> = 1;
<a name="l00040"></a>00040 
<a name="l00041"></a><a class="code" href="config__params_8h.html#a340b2edbc363c0c05db68a8f5212f0f">00041</a> <a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a> <a class="code" href="genericLink_8h.html#a340b2edbc363c0c05db68a8f5212f0f">max_sim_time</a> = 10000000;
<a name="l00042"></a>00042 
<a name="l00043"></a><a class="code" href="config__params_8h.html#a5569e4efb7c94b0e4591c0f50cab5c3">00043</a> <a class="code" href="classIrisStats.html">IrisStats</a>* <a class="code" href="genericInterfaceNB_8h.html#a5569e4efb7c94b0e4591c0f50cab5c3">istat</a> = <span class="keyword">new</span> <a class="code" href="classIrisStats.html">IrisStats</a>();
<a name="l00044"></a>00044 <span class="comment">//Sharda</span>
<a name="l00045"></a><a class="code" href="config__params_8h.html#940a4c79978c5c8b73c37bf1b7fd13e4">00045</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#940a4c79978c5c8b73c37bf1b7fd13e4">network_type</a> = <span class="stringliteral">"NONE"</span>;
<a name="l00046"></a><a class="code" href="config__params_8h.html#7aa19f32686fc189917931e3d2f62056">00046</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="mesh_8h.html#7aa19f32686fc189917931e3d2f62056">no_of_cores</a> = 14;
<a name="l00047"></a><a class="code" href="config__params_8h.html#f51f3c76381f940e73a4e5b1360e4466">00047</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="mesh_8h.html#f51f3c76381f940e73a4e5b1360e4466">concentration</a> = 1;
<a name="l00048"></a>00048 
<a name="l00049"></a><a class="code" href="config__params_8h.html#05eafa33205e9c1fe68de799a351f775">00049</a> <a class="code" href="genericData_8h.html#446b2f595d7b4a95a0cb9c9137235112">ROUTING_SCHEME</a> <a class="code" href="genericRC_8h.html#05eafa33205e9c1fe68de799a351f775">rc_method</a> = <a class="code" href="genericData_8h.html#446b2f595d7b4a95a0cb9c91372351120e35228e79b7d412f3c0ba4d49646ef5">XY</a>;
<a name="l00050"></a><a class="code" href="config__params_8h.html#045249e2273cf27331b1300b811640ba">00050</a> <a class="code" href="genericData_8h.html#7396526e22856f6ba276bb145dc9a4cc">SW_ARBITRATION</a> <a class="code" href="ptop__swa_8h.html#045249e2273cf27331b1300b811640ba">sw_arbitration</a> = <a class="code" href="genericData_8h.html#7396526e22856f6ba276bb145dc9a4cc9e805af736d9be20caf33f5ec0dc1d47">ROUND_ROBIN</a>;
<a name="l00051"></a><a class="code" href="config__params_8h.html#6f0d4ae068c0ef67897d116712a3eda9">00051</a> <a class="code" href="genericData_8h.html#9b0a579510798eb743ed2eba22578ac9">ROUTER_MODEL</a> <a class="code" href="config__params_8h.html#6f0d4ae068c0ef67897d116712a3eda9">router_model</a> = <a class="code" href="genericData_8h.html#9b0a579510798eb743ed2eba22578ac91212ef902b38594c5e3a18a86ec90edc">PHYSICAL</a>;
<a name="l00052"></a><a class="code" href="config__params_8h.html#4699ae97a212bb3129fffc7a928b9fe5">00052</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#4699ae97a212bb3129fffc7a928b9fe5">router_model_string</a> = <span class="stringliteral">"PHYSICAL"</span>;
<a name="l00053"></a><a class="code" href="config__params_8h.html#55b4ff2190b32b7d092f052f8ead5d28">00053</a> <a class="code" href="genericData_8h.html#8e2fd46fcbafd222a638be10eafa4e6c">MC_MODEL</a> <a class="code" href="config__params_8h.html#55b4ff2190b32b7d092f052f8ead5d28">mc_model</a> = <a class="code" href="genericData_8h.html#8e2fd46fcbafd222a638be10eafa4e6c7e4dee78b6ed4fc604a66f1a96c60dcc">SINK</a>;
<a name="l00054"></a><a class="code" href="config__params_8h.html#c1080a1e495d62c01b4d94b6905df2b3">00054</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#c1080a1e495d62c01b4d94b6905df2b3">mc_model_string</a> = <span class="stringliteral">"SINK"</span>;
<a name="l00055"></a><a class="code" href="config__params_8h.html#4c6deaa01f850da62964394961e5c4da">00055</a> <a class="code" href="genericData_8h.html#7c8bfe5debaec51966ad74deba1f5261">TERMINAL_MODEL</a> <a class="code" href="config__params_8h.html#4c6deaa01f850da62964394961e5c4da">terminal_model</a> = <a class="code" href="genericData_8h.html#7c8bfe5debaec51966ad74deba1f5261006fec458c0a9564f3e3e55c86edf16d">GENERIC_PKTGEN</a>;
<a name="l00056"></a><a class="code" href="config__params_8h.html#82c8ff2768d468a075e1d4618d9f373d">00056</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#82c8ff2768d468a075e1d4618d9f373d">terminal_model_string</a>= <span class="stringliteral">"GENERIC_PKTGEN"</span>;
<a name="l00057"></a><a class="code" href="config__params_8h.html#d5a703dac7fa374903a9f220ede1b2d6">00057</a> <a class="code" href="simIrisComponentHeader_8h.html#155eefa40b3e6db305cb151f7bb6bef4">message_class</a> <a class="code" href="ptop__swa_8h.html#d5a703dac7fa374903a9f220ede1b2d6">priority_msg_type</a> = <a class="code" href="simIrisComponentHeader_8h.html#155eefa40b3e6db305cb151f7bb6bef40ac409ee0059f317bf64a33cd711732f">PRIORITY_REQ</a>;
<a name="l00058"></a><a class="code" href="config__params_8h.html#0ddceb3bc2d3dd9299024eb605985ab1">00058</a> <a class="code" href="simIrisComponentHeader_8h.html#155eefa40b3e6db305cb151f7bb6bef4">message_class</a> <a class="code" href="genericPktGen_8h.html#0ddceb3bc2d3dd9299024eb605985ab1">terminal_msg_class</a> = <a class="code" href="simIrisComponentHeader_8h.html#155eefa40b3e6db305cb151f7bb6bef4294528b7f87e4eee5d8f8ce252480ee1">RESPONSE_PKT</a>;
<a name="l00059"></a><a class="code" href="config__params_8h.html#75aecd013c36557628dc1951d04fcd48">00059</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#75aecd013c36557628dc1951d04fcd48">terminal_msg_class_string</a> = <span class="stringliteral">"RESPONSE_PKT"</span>;
<a name="l00060"></a><a class="code" href="config__params_8h.html#7452dad8b46b310822227835f5344cd6">00060</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__params_8h.html#7452dad8b46b310822227835f5344cd6">print_setup</a> = 0;
<a name="l00061"></a><a class="code" href="config__params_8h.html#7cdd59c13b3ee2f719faf442120c1411">00061</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericRC_8h.html#7cdd59c13b3ee2f719faf442120c1411">grid_size</a>=4; 
<a name="l00062"></a><a class="code" href="config__params_8h.html#6e9030ac7a1abb7387b696f49bcf0fde">00062</a> <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="genericInterfacePhy_8h.html#6e9030ac7a1abb7387b696f49bcf0fde">multiple_flit_in_buf</a> = <span class="keyword">true</span>;
<a name="l00063"></a><a class="code" href="config__params_8h.html#f58ebe62f79b2e470f0cb7da0f7a7ea5">00063</a> vector&lt;uint&gt; <a class="code" href="mesh_8h.html#a632410576eb044c5236f3aad1607e33">mc_positions</a>;
<a name="l00064"></a><a class="code" href="config__params_8h.html#4d84e80916b5e7231268c0e679e4eaf9">00064</a> vector&lt;string&gt; <a class="code" href="config__params_8h.html#4d84e80916b5e7231268c0e679e4eaf9">traces</a>;
<a name="l00065"></a><a class="code" href="stats_8h.html#167bf7b9303ef9d8ccec13d71a10d6b5">00065</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__params_8h.html#167bf7b9303ef9d8ccec13d71a10d6b5">vcs</a>=1, <a class="code" href="config__params_8h.html#5ec6842eb657670f90f816ebed1a3371">ports</a>=5, <a class="code" href="config__params_8h.html#c9ed472f13d0eb7f926e286e05bfbcc7">buffer_size</a>=2, <a class="code" href="config__params_8h.html#a0f16f2b9c6bb8d38139a2b9f520d184">credits</a>=2;
<a name="l00066"></a><a class="code" href="config__params_8h.html#f32dbbf0cf427703305dd8eaf4ab6319">00066</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#f32dbbf0cf427703305dd8eaf4ab6319">trace_name</a>, <a class="code" href="config__params_8h.html#158e7a8aea404ddb87ba944c86a50aee">output_path</a>, <a class="code" href="config__params_8h.html#406fb7b866fa102b8c190791ea0919d9">msg_type_string</a>;
<a name="l00067"></a><a class="code" href="config__params_8h.html#6b09ad0b056b01acb9e4449502e407bb">00067</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#1d8fde2528ed51a0d526ce2da4a9abe9">routing_scheme</a>, <a class="code" href="config__params_8h.html#6b09ad0b056b01acb9e4449502e407bb">sw_arbitration_scheme</a>;
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">/* TPG parameters */</span>
<a name="l00070"></a><a class="code" href="config__params_8h.html#8476639b5109127f4181a39016b0f52b">00070</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericPktGen_8h.html#8476639b5109127f4181a39016b0f52b">mean_irt</a> = 50;
<a name="l00071"></a><a class="code" href="config__params_8h.html#bfe46f72e6ac87a4d27da7ec65d4040b">00071</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericPktGen_8h.html#bfe46f72e6ac87a4d27da7ec65d4040b">pkt_payload_length</a> = 128;
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="comment">/* Flat mc and other mc knobs */</span>
<a name="l00074"></a><a class="code" href="config__params_8h.html#2e04b7c5ab9cdbf6f125131c0a76f77b">00074</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericFlatMc_8h.html#2e04b7c5ab9cdbf6f125131c0a76f77b">mc_response_pkt_payload_length</a> = 512;
<a name="l00075"></a>00075 
<a name="l00076"></a><a class="code" href="config__params_8h.html#d31371482e910b423adcfc16372c6da9">00076</a> <span class="keywordtype">string</span> <a class="code" href="config__params_8h.html#c4c6117e0110c4a18bdd2b1360cc36e5">addr_map_scheme_string</a>,<a class="code" href="config__params_8h.html#d31371482e910b423adcfc16372c6da9">mc_scheduling_algorithm_string</a>,<a class="code" href="config__params_8h.html#11f6161a6a3e7db8577622882e0bd0a1">dram_page_policy_string</a>;
<a name="l00077"></a><a class="code" href="config__params_8h.html#08515d4ff3a55a88340b5e2abfe7584f">00077</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#581f0c063e972c5f202149f2e3ce7452">THREAD_BITS_POSITION</a> = 25;
<a name="l00078"></a><a class="code" href="config__params_8h.html#5ef66c602b93d3db97dac0d557e7c84b">00078</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="genericTracePktGen_8cc.html#5797f7fc969d8a7c02df4ba708ed734f">MC_ADDR_BITS</a> = 12;
<a name="l00079"></a><a class="code" href="config__params_8h.html#40e7d425b08789ca96de0a1bc3af2803">00079</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#4dead09fbe9da04753765df2d1dc54dd">BANK_BITS</a> = 13;
<a name="l00080"></a><a class="code" href="config__params_8h.html#2976beeaac1dac17127bde86434feb4b">00080</a> <span class="keywordtype">bool</span> <a class="code" href="genericPktGen_8h.html#2976beeaac1dac17127bde86434feb4b">do_request_reply_network</a> = <span class="keyword">false</span>;
<a name="l00081"></a>00081 
<a name="l00082"></a><a class="code" href="config__params_8h.html#3b6b4be16dd8a08f4cb1f477dee6ca48">00082</a> <a class="code" href="config__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3c">DRAM_CONFIG</a> <a class="code" href="config__constants_8h.html#3b6b4be16dd8a08f4cb1f477dee6ca48">dram_config_string</a> = <a class="code" href="mc__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3cea8ed17daab991b7c28b7f32cd25e884">DDR3_1600_10</a>;
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 
<a name="l00085"></a><a class="code" href="config__params_8h.html#9b7e9850a84a1625ba61689a4c8b7686">00085</a> <a class="code" href="config__constants_8h.html#02b5ad5e16eaacab3c36f43c6acfcd90">DRAM_PAGE_POLICY</a> <a class="code" href="config__constants_8h.html#9b7e9850a84a1625ba61689a4c8b7686">dram_page_policy</a> = <a class="code" href="config__constants_8h.html#02b5ad5e16eaacab3c36f43c6acfcd90438d37ce8f9a1cede22242b06ea8dd6d">OPEN_PAGE_POLICY</a>; 
<a name="l00086"></a><a class="code" href="config__params_8h.html#951b5bcc078c8d83bdc41858085f4717">00086</a> <a class="code" href="config__constants_8h.html#002864bf5400b3e03842d12532d679df">MC_SCHEDULLING_ALGO</a> <a class="code" href="config__constants_8h.html#951b5bcc078c8d83bdc41858085f4717">mc_scheduling_algorithm</a> = <a class="code" href="config__constants_8h.html#002864bf5400b3e03842d12532d679df4ed35b4578ad1ff958552b796e19dc6d">FR_FCFS</a>;
<a name="l00087"></a><a class="code" href="config__params_8h.html#d1a6650288eeca57ccc26007fe8b2ebe">00087</a> <a class="code" href="config__constants_8h.html#5070e557d1fe0f8dfbfe47ffb8feb753">ADDR_MAP_SCHEME</a> <a class="code" href="config__constants_8h.html#d1a6650288eeca57ccc26007fe8b2ebe">addr_map_scheme</a> = <a class="code" href="config__constants_8h.html#5070e557d1fe0f8dfbfe47ffb8feb7536318d7b959b906483ab378e56405a7a0">PAGE_INTERLEAVING</a>;
<a name="l00088"></a><a class="code" href="config__params_8h.html#550c282169249cd6a9f0eb1b19bb8e04">00088</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#550c282169249cd6a9f0eb1b19bb8e04">NO_OF_THREADS</a>=16;
<a name="l00089"></a><a class="code" href="config__params_8h.html#5834e03c9871421dab2ce0050888d6f9">00089</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#5834e03c9871421dab2ce0050888d6f9">MAX_BUFFER_SIZE</a> = 8;
<a name="l00090"></a><a class="code" href="config__params_8h.html#7b3f5203e83ae79d6e9c365f6286dc97">00090</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#7b3f5203e83ae79d6e9c365f6286dc97">MAX_CMD_BUFFER_SIZE</a> = 16;
<a name="l00091"></a><a class="code" href="config__params_8h.html#15d2d426c9f48f49b5b35c3953238331">00091</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#15d2d426c9f48f49b5b35c3953238331">RESPONSE_BUFFER_SIZE</a> = 56*8; 
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 
<a name="l00094"></a><a class="code" href="config__params_8h.html#9ae97152d782bf89a47f2fb62982bd91">00094</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#9ae97152d782bf89a47f2fb62982bd91">NO_OF_CHANNELS</a>=1;          <span class="comment">//  (int)log2() = k bits. </span>
<a name="l00095"></a><a class="code" href="config__params_8h.html#e1acef1609deca0291eaf30593109d17">00095</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#e1acef1609deca0291eaf30593109d17">NO_OF_RANKS</a>=1;                     <span class="comment">//  (int)log2() = l bits.</span>
<a name="l00096"></a>00096 
<a name="l00097"></a><a class="code" href="config__params_8h.html#a9a8bc812122b9b1129824fdea80e872">00097</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#a9a8bc812122b9b1129824fdea80e872">NO_OF_BANKS</a>=8;                     <span class="comment">//  (int)log2() = b bits. </span>
<a name="l00098"></a>00098 <span class="comment">//   uint NO_OF_BUFFERS = NO_OF_BANKS;</span>
<a name="l00099"></a>00099 
<a name="l00100"></a><a class="code" href="config__params_8h.html#b3d6bbcaed3c5e9c84170ea78a55ac79">00100</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#b3d6bbcaed3c5e9c84170ea78a55ac79">NO_OF_ROWS</a> = 8192;                 <span class="comment">//4096 //  (int)log2() = r bits. </span>
<a name="l00101"></a><a class="code" href="config__params_8h.html#ffc6bbc04b2973cf564f70f37103a946">00101</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#ffc6bbc04b2973cf564f70f37103a946">NO_OF_COLUMNS</a> = 128;               <span class="comment">//  (int)log2() = c bits. </span>
<a name="l00102"></a><a class="code" href="config__params_8h.html#f0596ae8862443e137eb225092bffad6">00102</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#f0596ae8862443e137eb225092bffad6">COLUMN_SIZE</a> = 64;                  <span class="comment">//  (int)log2() = v bits.  Column Size = 2bytes</span>
<a name="l00103"></a>00103 <span class="comment">/* uint BLOCKS_PER_ROW = 128;           //  (int)log2() = n bits.  Cache line Per Row</span>
<a name="l00104"></a>00104 <span class="comment">   uint CACHE_BLOCK_SIZE = 64;          //  (int)log2() = z bits.  L2 Cache Block Size</span>
<a name="l00105"></a>00105 <span class="comment">   uint ROW_SIZE = NO_OF_COLUMNS*COLUMN_SIZE; //(Also equal to BLOCKS_PER_ROW*CACHE_BLOCK_SIZE)</span>
<a name="l00106"></a>00106 <span class="comment">   uint DRAM_SIZE =  NO_OF_CHANNELS*NO_OF_RANKS*NO_OF_BANKS*NO_OF_ROWS*ROW_SIZE;</span>
<a name="l00107"></a>00107 <span class="comment"> */</span>
<a name="l00108"></a><a class="code" href="config__params_8h.html#bee72fa7d3b3eb5cc82e7dc8d6db8222">00108</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#bee72fa7d3b3eb5cc82e7dc8d6db8222">NETWORK_ADDRESS_BITS</a> = 32;
<a name="l00109"></a><a class="code" href="config__params_8h.html#582a80c814dfe22c0a7ad5dda77d2033">00109</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#582a80c814dfe22c0a7ad5dda77d2033">NETWORK_THREADID_BITS</a> = 6;
<a name="l00110"></a><a class="code" href="config__params_8h.html#dc7fe0dd54cfc2c2acf6e737e18116a1">00110</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#dc7fe0dd54cfc2c2acf6e737e18116a1">NETWORK_COMMAND_BITS</a> = 3;
<a name="l00111"></a>00111 
<a name="l00112"></a><a class="code" href="config__params_8h.html#4f1d8d474d4e841808eb38cf137c9d6e">00112</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#4f1d8d474d4e841808eb38cf137c9d6e">MSHR_SIZE</a>= 8;
<a name="l00113"></a>00113 
<a name="l00114"></a><a class="code" href="config__params_8h.html#caed83499d078ca4534df759dc75445c">00114</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a> = 3000;
<a name="l00115"></a><a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">00115</a> <span class="keywordtype">float</span> <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / 1000);
<a name="l00116"></a>00116 
<a name="l00117"></a><a class="code" href="config__params_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">00117</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a>;
<a name="l00118"></a><a class="code" href="config__params_8h.html#97f1347e6a89939a723b3cdd452c76cb">00118</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a>;
<a name="l00119"></a><a class="code" href="config__params_8h.html#95c1f638c2a29817a026693bffad0db7">00119</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a>;
<a name="l00120"></a><a class="code" href="config__params_8h.html#12d5c3271551a38aba04e56df6c3c1a7">00120</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>;
<a name="l00121"></a><a class="code" href="config__params_8h.html#6905232b437897dbbc50631f4592275e">00121</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a>;
<a name="l00122"></a><a class="code" href="config__params_8h.html#abdac28cd7c2fdbdaf6dfba8f07c26d6">00122</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#550ce21a84e96942a1d99b608a582221">tREFI</a>;
<a name="l00123"></a><a class="code" href="config__params_8h.html#e3d6088ef7cf719532282882b62a3afc">00123</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#7a7954dd073cbc0e349508917b36bd6b">tRFC</a>;
<a name="l00124"></a><a class="code" href="config__params_8h.html#484732b54a34fb6027a9165e56755a7c">00124</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#92ad454fbec9160710e2dd6f86be41cf">tRC</a>;
<a name="l00125"></a><a class="code" href="config__params_8h.html#aff3cd5f072642f33b34e22dc51e9210">00125</a> <span class="keywordtype">float</span> <a class="code" href="config__constants_8h.html#b04341bc974da754ab3203d08630dabc">tRAS</a>;
<a name="l00126"></a><a class="code" href="config__params_8h.html#efe4d57151bd8153618cfa15165705ef">00126</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>;
<a name="l00127"></a><a class="code" href="config__params_8h.html#6230a7fc83ebdda3c94d2268a38194ed">00127</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>;
<a name="l00128"></a><a class="code" href="config__params_8h.html#37ffc12def32694d56e78b377b97772a">00128</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#37ffc12def32694d56e78b377b97772a">t_RRD</a>;
<a name="l00129"></a><a class="code" href="config__params_8h.html#922b63d06cf57b48a984342835b4e871">00129</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>;
<a name="l00130"></a><a class="code" href="config__params_8h.html#3650e278079b6a0bf6732709f2637bad">00130</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>;
<a name="l00131"></a><a class="code" href="config__params_8h.html#878d3dc90fd5fee1108c736ad43d7607">00131</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#878d3dc90fd5fee1108c736ad43d7607">t_RTRS</a>;
<a name="l00132"></a><a class="code" href="config__params_8h.html#635df1de31d54e4cb8777583366f4557">00132</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#635df1de31d54e4cb8777583366f4557">t_OST</a>;
<a name="l00133"></a><a class="code" href="config__params_8h.html#59cb204d6cd0bc9403224348bd724436">00133</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>;
<a name="l00134"></a><a class="code" href="config__params_8h.html#344b9b38599995882828432f63575e65">00134</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#344b9b38599995882828432f63575e65">t_WTR</a>;
<a name="l00135"></a><a class="code" href="config__params_8h.html#450ac5bc984f4919d77f393a415fcb67">00135</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>;
<a name="l00136"></a><a class="code" href="config__params_8h.html#678432cf3d4dac2a1d3880f336cc8044">00136</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#678432cf3d4dac2a1d3880f336cc8044">t_CCD</a>;
<a name="l00137"></a><a class="code" href="config__params_8h.html#00d8a8f3f7c90331db7294a4766e73cf">00137</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#00d8a8f3f7c90331db7294a4766e73cf">t_AL</a>;
<a name="l00138"></a><a class="code" href="config__params_8h.html#8e5df97e5c05a4940306cb3f09749cfc">00138</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#8e5df97e5c05a4940306cb3f09749cfc">t_CWD</a>;
<a name="l00139"></a><a class="code" href="config__params_8h.html#0dca745437819ad187ed4fcac7620fbd">00139</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#0dca745437819ad187ed4fcac7620fbd">t_RC</a>;
<a name="l00140"></a><a class="code" href="config__params_8h.html#0914d4451f1ceba4606b651fe3d58854">00140</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#0914d4451f1ceba4606b651fe3d58854">t_RTP</a>;
<a name="l00141"></a><a class="code" href="config__params_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">00141</a> <a class="code" href="inputBuffer_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="config__constants_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">t_RFC</a>;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="keywordtype">void</span> 
<a name="l00144"></a><a class="code" href="config__params_8h.html#a91b414eca2957d22f6a86c695a803c6">00144</a> <a class="code" href="config__params_8h.html#a91b414eca2957d22f6a86c695a803c6">init_dram_timing_parameters</a>( <span class="keywordtype">void</span>)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">switch</span> ( <a class="code" href="config__constants_8h.html#3b6b4be16dd8a08f4cb1f477dee6ca48">dram_config_string</a> )
<a name="l00147"></a>00147     {      
<a name="l00148"></a>00148         <span class="keywordflow">case</span> <a class="code" href="mc__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3cff807c763cb52ea99c781812686ea277">DDR3_1333_9</a>:        
<a name="l00149"></a>00149             {
<a name="l00150"></a>00150                 <span class="comment">//DDR3 1333 -9-9-9 Gbps memory system.  </span>
<a name="l00151"></a>00151                 <span class="comment">//Composed of 2 Gbit chips.  2 ranks, each rank has 8 2Gbit(x8) chips.</span>
<a name="l00152"></a>00152                 <span class="comment">//This is a 64 bit wide interface.</span>
<a name="l00153"></a>00153                 <span class="comment">//Total is 4096 MB</span>
<a name="l00154"></a>00154                 <span class="comment">//Bus Bandwidth is  10.667 GB/s</span>
<a name="l00155"></a>00155                 <span class="comment">//9-9-9 means 9*2 DDR half cycles for t_CAS and (9 / 667) = 13.5ns for t_RCD, t_RP</span>
<a name="l00156"></a>00156                 <a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a> = 8;
<a name="l00157"></a>00157                 <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a> = 1333;
<a name="l00158"></a>00158                 <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a> = 667;
<a name="l00159"></a>00159                 <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a>);
<a name="l00160"></a>00160                 <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a>);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162                 <a class="code" href="config__constants_8h.html#550ce21a84e96942a1d99b608a582221">tREFI</a> = 7.8;
<a name="l00163"></a>00163                 <a class="code" href="config__constants_8h.html#7a7954dd073cbc0e349508917b36bd6b">tRFC</a> = 160;
<a name="l00164"></a>00164                 <a class="code" href="config__constants_8h.html#92ad454fbec9160710e2dd6f86be41cf">tRC</a> = 49.5;
<a name="l00165"></a>00165                 <a class="code" href="config__constants_8h.html#b04341bc974da754ab3203d08630dabc">tRAS</a> = 36;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167                 <a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a> = ceil (1.0 * <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a>);
<a name="l00168"></a>00168                 <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a> = ceil (13.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00169"></a>00169                 <a class="code" href="config__constants_8h.html#37ffc12def32694d56e78b377b97772a">t_RRD</a> = ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00170"></a>00170                 <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a> = ceil (36 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00171"></a>00171                 <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a> = ceil (9.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00172"></a>00172                 <a class="code" href="config__constants_8h.html#878d3dc90fd5fee1108c736ad43d7607">t_RTRS</a> = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00173"></a>00173                 <a class="code" href="config__constants_8h.html#635df1de31d54e4cb8777583366f4557">t_OST</a> = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00174"></a>00174                 <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a> = ceil (15 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00175"></a>00175                 <a class="code" href="config__constants_8h.html#344b9b38599995882828432f63575e65">t_WTR</a> = ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00176"></a>00176                 <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a> = ceil (13.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00177"></a>00177                 <a class="code" href="config__constants_8h.html#678432cf3d4dac2a1d3880f336cc8044">t_CCD</a> = ceil (<a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a>/2 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>); 
<a name="l00178"></a>00178                 <a class="code" href="config__constants_8h.html#00d8a8f3f7c90331db7294a4766e73cf">t_AL</a> = 0;
<a name="l00179"></a>00179                 <a class="code" href="config__constants_8h.html#8e5df97e5c05a4940306cb3f09749cfc">t_CWD</a> = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)(<a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>-<a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>);
<a name="l00180"></a>00180                 <a class="code" href="config__constants_8h.html#0dca745437819ad187ed4fcac7620fbd">t_RC</a> = ceil (49.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00181"></a>00181                 <a class="code" href="config__constants_8h.html#0914d4451f1ceba4606b651fe3d58854">t_RTP</a> = ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00182"></a>00182                 <a class="code" href="config__constants_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">t_RFC</a> = ceil (160 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);
<a name="l00183"></a>00183             }
<a name="l00184"></a>00184             <span class="keywordflow">break</span>;
<a name="l00185"></a>00185         <span class="keywordflow">case</span> <a class="code" href="mc__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3cea8ed17daab991b7c28b7f32cd25e884">DDR3_1600_10</a>:        
<a name="l00186"></a>00186             {
<a name="l00187"></a>00187                 <span class="comment">//  DDR3 1600 -10-10-10 Gbps memory system.  </span>
<a name="l00188"></a>00188                 <span class="comment">//  Composed of 2 Gbit chips.  2 ranks, each rank has 8 2Gbit(x8) chips.</span>
<a name="l00189"></a>00189                 <span class="comment">//  This is a 64 bit wide interface.</span>
<a name="l00190"></a>00190                 <span class="comment">//  Total is 4096 MB</span>
<a name="l00191"></a>00191                 <span class="comment">//  Bus Bandwidth is  14.4 GB/s</span>
<a name="l00192"></a>00192                 <span class="comment">//  10-10-10 means 10*2 DDR half cycles for t_CAS and (10 / 800) = 12.5ns for t_RCD, t_RP</span>
<a name="l00193"></a>00193                 <a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a> = 8;              <span class="comment">// 64 bit = 8 bytes</span>
<a name="l00194"></a>00194                 <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a> = 1600;               
<a name="l00195"></a>00195                 <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a> = 800;
<a name="l00196"></a>00196                 <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a>);       
<a name="l00197"></a>00197                 <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a>);
<a name="l00198"></a>00198 
<a name="l00199"></a>00199                 <a class="code" href="config__constants_8h.html#550ce21a84e96942a1d99b608a582221">tREFI</a> = 7.8;
<a name="l00200"></a>00200                 <a class="code" href="config__constants_8h.html#7a7954dd073cbc0e349508917b36bd6b">tRFC</a> = 160;
<a name="l00201"></a>00201                 <a class="code" href="config__constants_8h.html#92ad454fbec9160710e2dd6f86be41cf">tRC</a> = 47.5;
<a name="l00202"></a>00202                 <a class="code" href="config__constants_8h.html#b04341bc974da754ab3203d08630dabc">tRAS</a> = 35;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204                 <a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (1.0 * <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a>);
<a name="l00205"></a>00205                 <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (12.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);             <span class="comment">// Taken from datasheet</span>
<a name="l00206"></a>00206                 <a class="code" href="config__constants_8h.html#37ffc12def32694d56e78b377b97772a">t_RRD</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (6.0 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);              <span class="comment">// Taken from datasheet</span>
<a name="l00207"></a>00207                 <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (35 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from datasheet</span>
<a name="l00208"></a>00208                 <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (10.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);              <span class="comment">// 10-10-10 So 10 Mem Cycles</span>
<a name="l00209"></a>00209                 <a class="code" href="config__constants_8h.html#878d3dc90fd5fee1108c736ad43d7607">t_RTRS</a>  = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00210"></a>00210                 <a class="code" href="config__constants_8h.html#635df1de31d54e4cb8777583366f4557">t_OST</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00211"></a>00211                 <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>    = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (15 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from datasheet</span>
<a name="l00212"></a>00212                 <a class="code" href="config__constants_8h.html#344b9b38599995882828432f63575e65">t_WTR</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);              <span class="comment">// Taken from datasheet</span>
<a name="l00213"></a>00213                 <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>    = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (12.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);             <span class="comment">// Taken from datasheet</span>
<a name="l00214"></a>00214                 <a class="code" href="config__constants_8h.html#678432cf3d4dac2a1d3880f336cc8044">t_CCD</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (<a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a>/2 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);    <span class="comment">// Taken from datasheet</span>
<a name="l00215"></a>00215                 <a class="code" href="config__constants_8h.html#00d8a8f3f7c90331db7294a4766e73cf">t_AL</a>    = 0;                                            <span class="comment">// No posted CAS will have t_AL = 0</span>
<a name="l00216"></a>00216                 <a class="code" href="config__constants_8h.html#8e5df97e5c05a4940306cb3f09749cfc">t_CWD</a>   = <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>-<a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>;
<a name="l00217"></a>00217                 <a class="code" href="config__constants_8h.html#0dca745437819ad187ed4fcac7620fbd">t_RC</a>    = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (47.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);             <span class="comment">// Taken from datasheet</span>
<a name="l00218"></a>00218                 <a class="code" href="config__constants_8h.html#0914d4451f1ceba4606b651fe3d58854">t_RTP</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);              <span class="comment">// Taken from datasheet</span>
<a name="l00219"></a>00219                 <a class="code" href="config__constants_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">t_RFC</a>   = (<a class="code" href="simIrisComponentHeader_8h.html#b03b0cc5e09b0e1f1ca05c2502cb93f4">ullint</a>)ceil (160 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);              <span class="comment">// Taken from datasheet</span>
<a name="l00220"></a>00220             }
<a name="l00221"></a>00221             <span class="keywordflow">break</span>;
<a name="l00222"></a>00222 
<a name="l00223"></a>00223         <span class="keywordflow">case</span> <a class="code" href="mc__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3c6e5296fb0dd6c0020e875f676c23acec">DDR3_1333_6</a>:       
<a name="l00224"></a>00224             {
<a name="l00225"></a>00225                 <span class="comment">//  DDR3 1333 -6-6-6 Gbps memory system.  </span>
<a name="l00226"></a>00226                 <span class="comment">//  Composed of 2 Gbit chips.  2 ranks, each rank has 8 2Gbit(x8) chips.</span>
<a name="l00227"></a>00227                 <span class="comment">//  This is a 64 bit wide interface.</span>
<a name="l00228"></a>00228                 <span class="comment">//  Total is 4096 MB</span>
<a name="l00229"></a>00229                 <span class="comment">//  Bus Bandwidth is  10.667 GB/s</span>
<a name="l00230"></a>00230                 <span class="comment">//  6-6-6 means 6*2 DDR half cycles for t_CAS and (6 / 667) = 9ns for t_RCD, t_RP</span>
<a name="l00231"></a>00231                 <a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a> = 8;              <span class="comment">// 64 bit = 8 bytes</span>
<a name="l00232"></a>00232                 <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a> = 1333;               
<a name="l00233"></a>00233                 <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a> = 667;
<a name="l00234"></a>00234                 <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a>);       
<a name="l00235"></a>00235                 <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a>);
<a name="l00236"></a>00236 
<a name="l00237"></a>00237                 <a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>   = ceil (1.0 * <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a>);
<a name="l00238"></a>00238                 <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>   = ceil (9 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);                <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00239"></a>00239                 <a class="code" href="config__constants_8h.html#37ffc12def32694d56e78b377b97772a">t_RRD</a>   = ceil (6 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);                <span class="comment">// TODO FIXME In most cases doesn't matter</span>
<a name="l00240"></a>00240                 <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>   = ceil (30 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00241"></a>00241                 <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>   = ceil (6.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);               <span class="comment">// 6-6-6 So 6 Mem Cycles</span>
<a name="l00242"></a>00242                 <a class="code" href="config__constants_8h.html#878d3dc90fd5fee1108c736ad43d7607">t_RTRS</a>  = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00243"></a>00243                 <a class="code" href="config__constants_8h.html#635df1de31d54e4cb8777583366f4557">t_OST</a>   = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00244"></a>00244                 <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>    = ceil (10 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00245"></a>00245                 <a class="code" href="config__constants_8h.html#344b9b38599995882828432f63575e65">t_WTR</a>   = ceil (<a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a> / 2);                      <span class="comment">// TODO t_WTR not defined and I took average of 0 and t_WR</span>
<a name="l00246"></a>00246                 <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>    = ceil (9 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);                <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00247"></a>00247                 <a class="code" href="config__constants_8h.html#678432cf3d4dac2a1d3880f336cc8044">t_CCD</a>   = ceil (<a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a>/2 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);   <span class="comment">// TODO Bus Cycle = Half Mem Cycle. burst of 8 beats</span>
<a name="l00248"></a>00248                 <a class="code" href="config__constants_8h.html#00d8a8f3f7c90331db7294a4766e73cf">t_AL</a>    = 0;                                    <span class="comment">// No posted CAS will have t_AL = 0</span>
<a name="l00249"></a>00249                 <a class="code" href="config__constants_8h.html#8e5df97e5c05a4940306cb3f09749cfc">t_CWD</a>   = <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>-<a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>;
<a name="l00250"></a>00250                 <a class="code" href="config__constants_8h.html#0dca745437819ad187ed4fcac7620fbd">t_RC</a>    = ceil (40.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);             <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00251"></a>00251                 <a class="code" href="config__constants_8h.html#0914d4451f1ceba4606b651fe3d58854">t_RTP</a>   = ceil (3.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);               <span class="comment">// TODO don't know yet. default in DRAMSim for DDR2 &amp; DDR3 </span>
<a name="l00252"></a>00252                 <a class="code" href="config__constants_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">t_RFC</a>   = ceil (210 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);              <span class="comment">// FIXME Taken from DRAMSim spd</span>
<a name="l00253"></a>00253             }
<a name="l00254"></a>00254             <span class="keywordflow">break</span>;
<a name="l00255"></a>00255         <span class="keywordflow">case</span> <a class="code" href="mc__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3cf47ed4c38864a6049bc7b8fbb4b6af65">DDR2_533_4</a>:       
<a name="l00256"></a>00256             {
<a name="l00257"></a>00257                 <span class="comment">//  DDR2 533 4-4-4 Mbps memory system. </span>
<a name="l00258"></a>00258                 <span class="comment">//  Composed of 72 512 Mbit chips. 2 ranks   </span>
<a name="l00259"></a>00259                 <span class="comment">//  Total is 4 GB</span>
<a name="l00260"></a>00260                 <span class="comment">//  Bus Bandwidth is 4.3 GB/s</span>
<a name="l00261"></a>00261                 <span class="comment">//  4-4-4 means 4*2 DDR half cycles for t_CAS and (4 / 266); = 15ns for t_RCD, t_RP</span>
<a name="l00262"></a>00262 
<a name="l00263"></a>00263                 <span class="comment">//  Corresponds to MT36HTJ51272Y-53E 4 GB part from Micron, aka PC2-4200 DRAM</span>
<a name="l00264"></a>00264                 <span class="comment">// non-registered mode (doesn't add a cycle);</span>
<a name="l00265"></a>00265                 <a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a> = 8;              <span class="comment">// 64 bit = 8 bytes</span>
<a name="l00266"></a>00266                 <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a> = 533;                
<a name="l00267"></a>00267                 <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a> = 266;                <span class="comment">//  artifact of not knowing correct timing values</span>
<a name="l00268"></a>00268                 <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a>);       <span class="comment">// artifact of not knowing correct timing values</span>
<a name="l00269"></a>00269                 <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a>);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271                 <a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>   = ceil (1.0 * <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a>);
<a name="l00272"></a>00272                 <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>   = ceil (15 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);       <span class="comment">// Taken from datasheet</span>
<a name="l00273"></a>00273                 <a class="code" href="config__constants_8h.html#37ffc12def32694d56e78b377b97772a">t_RRD</a>   = ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);      <span class="comment">// TODO Generic for many DDR2. Taken from Data Sheet of some other part</span>
<a name="l00274"></a>00274                 <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>   = ceil (40 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);       <span class="comment">// t_RAS = t_RC - t_RCD </span>
<a name="l00275"></a>00275                 <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>   = ceil (4.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);       <span class="comment">// 4-4-4 So 4 Mem Cycles</span>
<a name="l00276"></a>00276                 <a class="code" href="config__constants_8h.html#878d3dc90fd5fee1108c736ad43d7607">t_RTRS</a>  = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00277"></a>00277                 <a class="code" href="config__constants_8h.html#635df1de31d54e4cb8777583366f4557">t_OST</a>   = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00278"></a>00278                 <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>    = ceil (15 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);       <span class="comment">// Taken from component data sheet</span>
<a name="l00279"></a>00279                 <a class="code" href="config__constants_8h.html#344b9b38599995882828432f63575e65">t_WTR</a>   = ceil (10 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);       <span class="comment">// TODO Generic for many DDR2. Taken from Data Sheet of some other part</span>
<a name="l00280"></a>00280                 <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>    = ceil (15 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);       <span class="comment">// Taken from datasheet</span>
<a name="l00281"></a>00281                 <a class="code" href="config__constants_8h.html#678432cf3d4dac2a1d3880f336cc8044">t_CCD</a>   = ceil (2.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);       <span class="comment">// TODO Generic for many DDR2. Taken from Data Sheet of some other part</span>
<a name="l00282"></a>00282                 <a class="code" href="config__constants_8h.html#00d8a8f3f7c90331db7294a4766e73cf">t_AL</a>    = 0;                            <span class="comment">// No posted CAS will have t_AL = 0</span>
<a name="l00283"></a>00283                 <a class="code" href="config__constants_8h.html#8e5df97e5c05a4940306cb3f09749cfc">t_CWD</a>   = <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>-<a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>;
<a name="l00284"></a>00284                 <a class="code" href="config__constants_8h.html#0dca745437819ad187ed4fcac7620fbd">t_RC</a>    = ceil (55 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);       <span class="comment">// Taken from datasheet</span>
<a name="l00285"></a>00285                 <a class="code" href="config__constants_8h.html#0914d4451f1ceba4606b651fe3d58854">t_RTP</a>   = ceil (7.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);      <span class="comment">// TODO Generic for many DDR2. Taken from Data Sheet of some other part </span>
<a name="l00286"></a>00286                 <a class="code" href="config__constants_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">t_RFC</a>   = ceil (105 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);      <span class="comment">// Taken from datasheet</span>
<a name="l00287"></a>00287             }
<a name="l00288"></a>00288             <span class="keywordflow">break</span>;
<a name="l00289"></a>00289 
<a name="l00290"></a>00290         <span class="keywordflow">case</span> <a class="code" href="mc__constants_8h.html#e9e4ff36044e2d5a86faa987c553bd3c73c4d46e25b8226910aba0a131024af7">DDR2_667_4</a>:       
<a name="l00291"></a>00291             {
<a name="l00292"></a>00292                 <span class="comment">//  DDR2 667 4-4-4 Mbps memory system.  </span>
<a name="l00293"></a>00293                 <span class="comment">//  Composed of 1 Gbit chips.  1 rank, each rank has 5 1 Gbit (x8) chips.</span>
<a name="l00294"></a>00294                 <span class="comment">//  The 5th chip is for ECC, otherwise this is a 32 bit wide interface.</span>
<a name="l00295"></a>00295                 <span class="comment">//  Total is 512 MB</span>
<a name="l00296"></a>00296                 <span class="comment">//  Bus Bandwidth is 2.67 GB/s</span>
<a name="l00297"></a>00297                 <span class="comment">//  4-4-4 means 4*2 DDR half cycles for t_CAS and (4 / 333M) = 12ns for t_RCD, t_RP</span>
<a name="l00298"></a>00298 
<a name="l00299"></a>00299                 <a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a> = 4;                              <span class="comment">// 32 bit = 4 bytes</span>
<a name="l00300"></a>00300                 <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a> = 667;                
<a name="l00301"></a>00301                 <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a> = 333;                                <span class="comment">//  artifact of not knowing correct timing values</span>
<a name="l00302"></a>00302                 <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#d284b4a8d7191a00227f7f1ab9ff9656">MEM_SPEED</a>);               <span class="comment">// artifact of not knowing correct timing values</span>
<a name="l00303"></a>00303                 <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a> = (<a class="code" href="config__constants_8h.html#35d206401cbf25e649eeaaabe640bdeb">CORE_SPEED</a>*1.0 / <a class="code" href="config__constants_8h.html#90658998db7134b26708c557c42693ef">BUS_SPEED</a>);
<a name="l00304"></a>00304 
<a name="l00305"></a>00305                 <a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>   = ceil (1.0 * <a class="code" href="config__constants_8h.html#118a88ead6b4377dcda9a070e35df8b4">BUS_CYCLE</a>);
<a name="l00306"></a>00306                 <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>   = ceil (12 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00307"></a>00307                 <a class="code" href="config__constants_8h.html#37ffc12def32694d56e78b377b97772a">t_RRD</a>   = ceil (6 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);                <span class="comment">// TODO FIXME In most cases doesn't matter</span>
<a name="l00308"></a>00308                 <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>   = ceil (45 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00309"></a>00309                 <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>   = ceil (4.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);               <span class="comment">// 4-4-4 So 4 Mem Cycles</span>
<a name="l00310"></a>00310                 <a class="code" href="config__constants_8h.html#878d3dc90fd5fee1108c736ad43d7607">t_RTRS</a>  = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00311"></a>00311                 <a class="code" href="config__constants_8h.html#635df1de31d54e4cb8777583366f4557">t_OST</a>   = ceil (1.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);
<a name="l00312"></a>00312                 <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>    = ceil (15 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00313"></a>00313                 <a class="code" href="config__constants_8h.html#344b9b38599995882828432f63575e65">t_WTR</a>   = ceil (<a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a> / 2);                      <span class="comment">// TODO FIXME  t_WTR not defined and I took average of 0 and t_WR</span>
<a name="l00314"></a>00314                 <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>    = ceil (12 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00315"></a>00315                 <a class="code" href="config__constants_8h.html#678432cf3d4dac2a1d3880f336cc8044">t_CCD</a>   = ceil (<a class="code" href="config__constants_8h.html#c8c3d8aa62537d9f6ced46f883d8099b">DDR_BUS_WIDTH</a>/2 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);   <span class="comment">// TODO Bus Cycle = Half Mem Cycle. burst of 4 beats</span>
<a name="l00316"></a>00316                 <a class="code" href="config__constants_8h.html#00d8a8f3f7c90331db7294a4766e73cf">t_AL</a>    = 0;                                    <span class="comment">// No posted CAS will have t_AL = 0</span>
<a name="l00317"></a>00317                 <a class="code" href="config__constants_8h.html#8e5df97e5c05a4940306cb3f09749cfc">t_CWD</a>   = <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>-<a class="code" href="config__constants_8h.html#efe4d57151bd8153618cfa15165705ef">t_CMD</a>;
<a name="l00318"></a>00318                 <a class="code" href="config__constants_8h.html#0dca745437819ad187ed4fcac7620fbd">t_RC</a>    = ceil (57 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);               <span class="comment">// Taken from DRAMSim spd</span>
<a name="l00319"></a>00319                 <a class="code" href="config__constants_8h.html#0914d4451f1ceba4606b651fe3d58854">t_RTP</a>   = ceil (3.0 * <a class="code" href="config__constants_8h.html#424f85d588c3ab008d093b9e9021d882">MEM_CYCLE</a>);               <span class="comment">// TODO don't know yet. default in DRAMSim for DDR2 &amp; DDR3</span>
<a name="l00320"></a>00320                 <a class="code" href="config__constants_8h.html#0ff88cb083371f71b3b85123c8fc3f9f">t_RFC</a>   = ceil (127.5 * <a class="code" href="config__params_8h.html#95a920a6fa24ef6369f937f9df4e23c8">CYCLE_2_NS</a>);            <span class="comment">// FIXME Taken from DRAMSim spd</span>
<a name="l00321"></a>00321             }
<a name="l00322"></a>00322             <span class="keywordflow">break</span>;
<a name="l00323"></a>00323     }
<a name="l00324"></a>00324 }
<a name="l00325"></a>00325 <span class="preprocessor">#endif   </span><span class="comment">/* ----- #ifndef mc_constants_cc_INC  ----- */</span>
<a name="l00326"></a>00326 
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Oct 19 17:22:00 2010 for IRIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
