$date
	Sat Oct 22 20:02:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#655452
b10000 !
1"
#655454
b10000 &
b10000 %
1$
#655455
0"
#655458
b1000 &
b1000 %
#655462
b100 &
b100 %
#655466
b10 &
b10 %
#655470
b1 &
1#
b1 %
#655474
b0 &
b0 %
0#
0$
#1624633
b11010 !
1"
#1624634
b11010 &
b11010 %
1$
#1624635
0"
#1624638
b1101 &
b1101 %
#1624642
b101000 &
b101000 %
#1624646
b10100 &
b10100 %
#1624650
b1010 &
b1010 %
#1624654
b101 &
b101 %
#1624658
b10000 &
b10000 %
#1624662
b1000 &
b1000 %
#1624666
b100 &
b100 %
#1624670
b10 &
b10 %
#1624674
b1 &
b1 %
1#
#1624678
b0 &
0#
b0 %
0$
#2706167
b11 !
1"
#2706170
b11 &
b11 %
1$
#2706171
0"
#2706174
b1010 &
b1010 %
#2706178
b101 &
b101 %
#2706182
b10000 &
b10000 %
#2706186
b1000 &
b1000 %
#2706190
b100 &
b100 %
#2706194
b10 &
b10 %
#2706198
b1 &
1#
b1 %
#2706202
b0 &
b0 %
0#
0$
#4500012
