// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        S2_1_load_1,
        S2_0_load_2,
        K_address0,
        K_ce0,
        K_q0,
        K_1_address0,
        K_1_ce0,
        K_1_q0,
        ucol_address0,
        ucol_ce0,
        ucol_we0,
        ucol_d0,
        ucol_q0,
        grp_fu_383_p_din0,
        grp_fu_383_p_din1,
        grp_fu_383_p_opcode,
        grp_fu_383_p_dout0,
        grp_fu_383_p_ce,
        grp_fu_387_p_din0,
        grp_fu_387_p_din1,
        grp_fu_387_p_dout0,
        grp_fu_387_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] S2_1_load_1;
input  [31:0] S2_0_load_2;
output  [1:0] K_address0;
output   K_ce0;
input  [31:0] K_q0;
output  [1:0] K_1_address0;
output   K_1_ce0;
input  [31:0] K_1_q0;
output  [1:0] ucol_address0;
output   ucol_ce0;
output   ucol_we0;
output  [31:0] ucol_d0;
input  [31:0] ucol_q0;
output  [31:0] grp_fu_383_p_din0;
output  [31:0] grp_fu_383_p_din1;
output  [0:0] grp_fu_383_p_opcode;
input  [31:0] grp_fu_383_p_dout0;
output   grp_fu_383_p_ce;
output  [31:0] grp_fu_387_p_din0;
output  [31:0] grp_fu_387_p_din1;
input  [31:0] grp_fu_387_p_dout0;
output   grp_fu_387_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln345_reg_257;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln345_fu_132_p2;
reg   [0:0] icmp_ln345_reg_257_pp0_iter1_reg;
reg   [0:0] icmp_ln345_reg_257_pp0_iter2_reg;
wire   [0:0] empty_fu_178_p2;
reg   [0:0] empty_reg_261;
reg   [1:0] ucol_addr_reg_277;
reg   [1:0] ucol_addr_reg_277_pp0_iter1_reg;
reg   [1:0] ucol_addr_reg_277_pp0_iter2_reg;
reg   [1:0] ucol_addr_reg_277_pp0_iter3_reg;
wire   [31:0] tmp_s_fu_212_p3;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] select_ln346_fu_218_p3;
reg   [31:0] ucol_load_reg_292;
reg   [31:0] mul6_reg_297;
reg   [31:0] add3_reg_302;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln346_fu_184_p1;
wire    ap_block_pp0_stage0;
reg   [1:0] i_fu_44;
wire   [1:0] add_ln346_fu_191_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_i_load;
reg   [1:0] k_fu_48;
wire   [1:0] select_ln345_1_fu_170_p3;
reg   [1:0] ap_sig_allocacmp_k_load;
reg   [2:0] indvar_flatten6_fu_52;
wire   [2:0] add_ln345_1_fu_138_p2;
reg   [2:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    K_ce0_local;
reg    K_1_ce0_local;
reg    ucol_ce0_local;
wire    ap_block_pp0_stage2_11001;
reg   [1:0] ucol_address0_local;
wire    ap_block_pp0_stage2;
reg    ucol_we0_local;
wire    ap_block_pp0_stage1;
wire   [0:0] icmp_ln346_fu_156_p2;
wire   [1:0] add_ln345_fu_150_p2;
wire   [1:0] select_ln345_fu_162_p3;
wire    ap_block_pp0_stage2_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage1;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_44 = 2'd0;
#0 k_fu_48 = 2'd0;
#0 indvar_flatten6_fu_52 = 3'd0;
#0 ap_done_reg = 1'b0;
end

ukf_accel_step_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln345_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_44 <= add_ln346_fu_191_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_44 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln345_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_52 <= add_ln345_1_fu_138_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_52 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln345_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_48 <= select_ln345_1_fu_170_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_48 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add3_reg_302 <= grp_fu_383_p_dout0;
        empty_reg_261 <= empty_fu_178_p2;
        icmp_ln345_reg_257 <= icmp_ln345_fu_132_p2;
        icmp_ln345_reg_257_pp0_iter1_reg <= icmp_ln345_reg_257;
        icmp_ln345_reg_257_pp0_iter2_reg <= icmp_ln345_reg_257_pp0_iter1_reg;
        ucol_addr_reg_277 <= zext_ln346_fu_184_p1;
        ucol_addr_reg_277_pp0_iter1_reg <= ucol_addr_reg_277;
        ucol_addr_reg_277_pp0_iter2_reg <= ucol_addr_reg_277_pp0_iter1_reg;
        ucol_addr_reg_277_pp0_iter3_reg <= ucol_addr_reg_277_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul6_reg_297 <= grp_fu_387_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ucol_load_reg_292 <= ucol_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        K_1_ce0_local = 1'b1;
    end else begin
        K_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        K_ce0_local = 1'b1;
    end else begin
        K_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_257 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_257_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 2'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_44;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 3'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_52;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_load = 2'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ucol_address0_local = ucol_addr_reg_277_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ucol_address0_local = ucol_addr_reg_277;
    end else begin
        ucol_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ucol_ce0_local = 1'b1;
    end else begin
        ucol_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ucol_we0_local = 1'b1;
    end else begin
        ucol_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign K_1_address0 = zext_ln346_fu_184_p1;

assign K_1_ce0 = K_1_ce0_local;

assign K_address0 = zext_ln346_fu_184_p1;

assign K_ce0 = K_ce0_local;

assign add_ln345_1_fu_138_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 3'd1);

assign add_ln345_fu_150_p2 = (ap_sig_allocacmp_k_load + 2'd1);

assign add_ln346_fu_191_p2 = (select_ln345_fu_162_p3 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign empty_fu_178_p2 = ((select_ln345_1_fu_170_p3 == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_383_p_ce = 1'b1;

assign grp_fu_383_p_din0 = ucol_load_reg_292;

assign grp_fu_383_p_din1 = mul6_reg_297;

assign grp_fu_383_p_opcode = 2'd0;

assign grp_fu_387_p_ce = 1'b1;

assign grp_fu_387_p_din0 = select_ln346_fu_218_p3;

assign grp_fu_387_p_din1 = tmp_s_fu_212_p3;

assign icmp_ln345_fu_132_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_156_p2 = ((ap_sig_allocacmp_i_load == 2'd3) ? 1'b1 : 1'b0);

assign select_ln345_1_fu_170_p3 = ((icmp_ln346_fu_156_p2[0:0] == 1'b1) ? add_ln345_fu_150_p2 : ap_sig_allocacmp_k_load);

assign select_ln345_fu_162_p3 = ((icmp_ln346_fu_156_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_i_load);

assign select_ln346_fu_218_p3 = ((empty_reg_261[0:0] == 1'b1) ? K_1_q0 : K_q0);

assign tmp_s_fu_212_p3 = ((empty_reg_261[0:0] == 1'b1) ? S2_1_load_1 : S2_0_load_2);

assign ucol_address0 = ucol_address0_local;

assign ucol_ce0 = ucol_ce0_local;

assign ucol_d0 = add3_reg_302;

assign ucol_we0 = ucol_we0_local;

assign zext_ln346_fu_184_p1 = select_ln345_fu_162_p3;

endmodule //ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_345_14_VITIS_LOOP_346_15
