Found 1 solution(s) in hls4ml_projects/keras_layernorm_log//myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-1.44878 0.744615 -0.877581 1.18824 0.393506 1.83396 -1.195 -0.397101 -0.189458 -0.0523976 -1.08803 1.72111 0.475868 -0.502505 -0.606447 0.975737 -0.0578753 -0.525102 1.16108 -1.55384 
Quantized predictions
-1.45973 0.750297 -0.884271 1.19696 0.396803 1.85856 -1.21063 -0.402707 -0.192212 -0.0529146 -1.095 1.73223 0.478569 -0.505942 -0.609824 0.980728 -0.0584507 -0.527295 1.16606 -1.56096 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 20 20:41:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.126 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_292  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_303  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_314  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_325  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|     68|     3824|    68784|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      326|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     68|     4150|    68832|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      2|       ~0|       15|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-------+-----+
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_292  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        1|  17|  956|  17196|    0|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_303  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        1|  17|  956|  17196|    0|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_314  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        1|  17|  956|  17196|    0|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_325  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        1|  17|  956|  17196|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-------+-----+
    |Total                                                                       |                                                                 |        4|  68| 3824|  68784|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp27  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp28  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp29  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp30  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           7|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |layer_normalization_input_ap_vld_in_sig  |   9|          2|    1|          2|
    |layer_normalization_input_ap_vld_preg    |   9|          2|    1|          2|
    |layer_normalization_input_blk_n          |   9|          2|    1|          2|
    |layer_normalization_input_in_sig         |   9|          2|  320|        640|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  36|          8|  323|        646|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |layer_normalization_input_ap_vld_preg  |    1|   0|    1|          0|
    |layer_normalization_input_preg         |  320|   0|  320|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  326|   0|  326|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|                  myproject|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|                  myproject|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|                  myproject|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|                  myproject|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|                  myproject|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|                  myproject|  return value|
|layer_normalization_input_ap_vld  |   in|    1|      ap_vld|  layer_normalization_input|       pointer|
|layer_normalization_input         |   in|  320|      ap_vld|  layer_normalization_input|       pointer|
|layer2_out_0                      |  out|   33|      ap_vld|               layer2_out_0|       pointer|
|layer2_out_0_ap_vld               |  out|    1|      ap_vld|               layer2_out_0|       pointer|
|layer2_out_1                      |  out|   33|      ap_vld|               layer2_out_1|       pointer|
|layer2_out_1_ap_vld               |  out|    1|      ap_vld|               layer2_out_1|       pointer|
|layer2_out_2                      |  out|   33|      ap_vld|               layer2_out_2|       pointer|
|layer2_out_2_ap_vld               |  out|    1|      ap_vld|               layer2_out_2|       pointer|
|layer2_out_3                      |  out|   33|      ap_vld|               layer2_out_3|       pointer|
|layer2_out_3_ap_vld               |  out|    1|      ap_vld|               layer2_out_3|       pointer|
|layer2_out_4                      |  out|   33|      ap_vld|               layer2_out_4|       pointer|
|layer2_out_4_ap_vld               |  out|    1|      ap_vld|               layer2_out_4|       pointer|
|layer2_out_5                      |  out|   33|      ap_vld|               layer2_out_5|       pointer|
|layer2_out_5_ap_vld               |  out|    1|      ap_vld|               layer2_out_5|       pointer|
|layer2_out_6                      |  out|   33|      ap_vld|               layer2_out_6|       pointer|
|layer2_out_6_ap_vld               |  out|    1|      ap_vld|               layer2_out_6|       pointer|
|layer2_out_7                      |  out|   33|      ap_vld|               layer2_out_7|       pointer|
|layer2_out_7_ap_vld               |  out|    1|      ap_vld|               layer2_out_7|       pointer|
|layer2_out_8                      |  out|   33|      ap_vld|               layer2_out_8|       pointer|
|layer2_out_8_ap_vld               |  out|    1|      ap_vld|               layer2_out_8|       pointer|
|layer2_out_9                      |  out|   33|      ap_vld|               layer2_out_9|       pointer|
|layer2_out_9_ap_vld               |  out|    1|      ap_vld|               layer2_out_9|       pointer|
|layer2_out_10                     |  out|   33|      ap_vld|              layer2_out_10|       pointer|
|layer2_out_10_ap_vld              |  out|    1|      ap_vld|              layer2_out_10|       pointer|
|layer2_out_11                     |  out|   33|      ap_vld|              layer2_out_11|       pointer|
|layer2_out_11_ap_vld              |  out|    1|      ap_vld|              layer2_out_11|       pointer|
|layer2_out_12                     |  out|   33|      ap_vld|              layer2_out_12|       pointer|
|layer2_out_12_ap_vld              |  out|    1|      ap_vld|              layer2_out_12|       pointer|
|layer2_out_13                     |  out|   33|      ap_vld|              layer2_out_13|       pointer|
|layer2_out_13_ap_vld              |  out|    1|      ap_vld|              layer2_out_13|       pointer|
|layer2_out_14                     |  out|   33|      ap_vld|              layer2_out_14|       pointer|
|layer2_out_14_ap_vld              |  out|    1|      ap_vld|              layer2_out_14|       pointer|
|layer2_out_15                     |  out|   33|      ap_vld|              layer2_out_15|       pointer|
|layer2_out_15_ap_vld              |  out|    1|      ap_vld|              layer2_out_15|       pointer|
|layer2_out_16                     |  out|   33|      ap_vld|              layer2_out_16|       pointer|
|layer2_out_16_ap_vld              |  out|    1|      ap_vld|              layer2_out_16|       pointer|
|layer2_out_17                     |  out|   33|      ap_vld|              layer2_out_17|       pointer|
|layer2_out_17_ap_vld              |  out|    1|      ap_vld|              layer2_out_17|       pointer|
|layer2_out_18                     |  out|   33|      ap_vld|              layer2_out_18|       pointer|
|layer2_out_18_ap_vld              |  out|    1|      ap_vld|              layer2_out_18|       pointer|
|layer2_out_19                     |  out|   33|      ap_vld|              layer2_out_19|       pointer|
|layer2_out_19_ap_vld              |  out|    1|      ap_vld|              layer2_out_19|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

CO-SIMULATION RESULT:
Report time       : Wed Nov 20 08:42:05 PM CET 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

