/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire [10:0] _12_;
  wire [24:0] _13_;
  wire [10:0] _14_;
  wire [24:0] _15_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~((celloutsig_0_14z | celloutsig_0_11z) & celloutsig_0_5z);
  assign celloutsig_0_31z = ~((celloutsig_0_21z | celloutsig_0_17z[4]) & celloutsig_0_11z);
  assign celloutsig_0_39z = ~((celloutsig_0_29z | celloutsig_0_36z[3]) & celloutsig_0_30z);
  assign celloutsig_0_40z = ~((celloutsig_0_28z | _02_) & celloutsig_0_38z[1]);
  assign celloutsig_0_43z = ~((_03_ | celloutsig_0_19z[0]) & celloutsig_0_30z);
  assign celloutsig_0_46z = ~((celloutsig_0_17z[0] | celloutsig_0_27z) & celloutsig_0_31z);
  assign celloutsig_0_47z = ~((_04_ | celloutsig_0_13z) & celloutsig_0_39z);
  assign celloutsig_0_49z = ~((celloutsig_0_7z | celloutsig_0_4z[5]) & celloutsig_0_21z);
  assign celloutsig_1_0z = ~((in_data[105] | in_data[137]) & in_data[163]);
  assign celloutsig_1_1z = ~((in_data[161] | in_data[178]) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[5] | celloutsig_1_1z) & celloutsig_1_0z);
  assign celloutsig_1_7z = ~((in_data[165] | celloutsig_1_5z[6]) & celloutsig_1_5z[1]);
  assign celloutsig_1_11z = ~((celloutsig_1_3z | in_data[174]) & celloutsig_1_3z);
  assign celloutsig_1_16z = ~((celloutsig_1_9z[8] | celloutsig_1_4z[9]) & celloutsig_1_15z);
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_0z) & celloutsig_1_16z);
  assign celloutsig_0_11z = ~((_05_ | celloutsig_0_7z) & in_data[47]);
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_8z) & _06_);
  assign celloutsig_0_14z = ~((celloutsig_0_4z[13] | celloutsig_0_2z) & _07_);
  assign celloutsig_0_16z = ~((celloutsig_0_14z | in_data[4]) & celloutsig_0_4z[9]);
  assign celloutsig_0_1z = ~((in_data[67] | _09_) & in_data[27]);
  assign celloutsig_0_20z = ~((_08_ | celloutsig_0_5z) & celloutsig_0_12z);
  assign celloutsig_0_26z = ~((celloutsig_0_5z | celloutsig_0_8z) & celloutsig_0_17z[0]);
  assign celloutsig_0_28z = ~((celloutsig_0_17z[0] | celloutsig_0_26z) & celloutsig_0_19z[0]);
  assign celloutsig_0_29z = ~((_11_ | _00_) & _01_);
  reg [10:0] _40_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _40_ <= 11'h000;
    else _40_ <= in_data[59:49];
  assign { _14_[10], _05_, _14_[8:6], _09_, _14_[4], _11_, _14_[2], _01_, _14_[0] } = _40_;
  reg [24:0] _41_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _41_ <= 25'h0000000;
    else _41_ <= { in_data[80:69], celloutsig_0_3z, celloutsig_0_2z };
  assign { _13_[24:13], _07_, _13_[11], _03_, _13_[9:7], _00_, _13_[5:0] } = _41_;
  reg [8:0] _42_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _42_ <= 9'h000;
    else _42_ <= { celloutsig_0_4z[11:5], celloutsig_0_8z, celloutsig_0_5z };
  assign { _08_, _10_, _12_[7:4], _06_, _12_[2:1] } = _42_;
  reg [24:0] _43_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _43_ <= 25'h0000000;
    else _43_ <= { _14_[8:6], celloutsig_0_9z, celloutsig_0_8z, _08_, _10_, _12_[7:4], _06_, _12_[2:1], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z };
  assign { _15_[24:23], _04_, _15_[21:12], _02_, _15_[10:0] } = _43_;
  assign celloutsig_0_36z = ~ { _11_, _14_[2], celloutsig_0_19z };
  assign celloutsig_0_3z = ~ { _14_[10], _05_, _14_[8:6], _09_, _14_[4], _11_, _14_[2], _01_, _14_[0], celloutsig_0_2z };
  assign celloutsig_0_38z = ~ { celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_31z };
  assign celloutsig_0_4z = ~ { _09_, _14_[4], _11_, celloutsig_0_3z };
  assign celloutsig_1_2z = ~ in_data[155:148];
  assign celloutsig_1_5z = ~ { celloutsig_1_4z[8:6], celloutsig_1_4z[11:9], celloutsig_1_4z[2:1] };
  assign celloutsig_1_8z = ~ in_data[148:144];
  assign celloutsig_1_9z = ~ { celloutsig_1_5z[5:1], celloutsig_1_2z };
  assign celloutsig_0_9z = ~ celloutsig_0_4z[7:3];
  assign celloutsig_0_17z = ~ { in_data[58:55], celloutsig_0_7z };
  assign celloutsig_0_19z = ~ { _15_[19:18], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_23z = ~ { celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_2z = _14_[10] & _14_[0];
  assign celloutsig_0_37z = celloutsig_0_22z & _15_[7];
  assign celloutsig_0_42z = celloutsig_0_22z & celloutsig_0_1z;
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_4z[9];
  assign celloutsig_1_15z = celloutsig_1_8z[0] & celloutsig_1_11z;
  assign celloutsig_1_18z = celloutsig_1_15z & celloutsig_1_9z[7];
  assign celloutsig_0_7z = celloutsig_0_2z & celloutsig_0_5z;
  assign celloutsig_0_8z = in_data[90] & in_data[1];
  assign celloutsig_0_12z = celloutsig_0_8z & celloutsig_0_5z;
  assign celloutsig_0_21z = celloutsig_0_12z & celloutsig_0_20z;
  assign celloutsig_0_22z = celloutsig_0_4z[14] & celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_20z & celloutsig_0_9z[0];
  assign { out_data[55:54], out_data[50], out_data[38], out_data[52], out_data[43], out_data[53], out_data[36:32], out_data[42:39], out_data[48:44], out_data[37] } = ~ { celloutsig_0_47z, celloutsig_0_46z, celloutsig_0_43z, celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_2z };
  assign { celloutsig_1_4z[8:6], celloutsig_1_4z[11:9], celloutsig_1_4z[2:0] } = ~ { celloutsig_1_2z, celloutsig_1_0z };
  assign { _12_[10:8], _12_[3], _12_[0] } = { celloutsig_0_20z, _08_, _10_, _06_, celloutsig_0_28z };
  assign { _13_[12], _13_[10], _13_[6] } = { _07_, _03_, _00_ };
  assign { _14_[9], _14_[5], _14_[3], _14_[1] } = { _05_, _09_, _11_, _01_ };
  assign { _15_[22], _15_[11] } = { _04_, _02_ };
  assign celloutsig_1_4z[5:3] = celloutsig_1_4z[11:9];
  assign { out_data[128], out_data[96], out_data[51], out_data[49], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[54], out_data[52], celloutsig_0_49z };
endmodule
