<HTML>
<HEAD>
<TITLE></TITLE>
</HEAD>
<BODY>
<H2>POWER NET REPORT</H2>
<TABLE>
<TR> <TD>Generated Date:</TD> <TD>Sun Nov 30 21:48:29 2025
</TD>
<TR> <TD>Host Name:</TD> <TD>cn88.it.auth.gr</TD>
</TABLE>
<HR SIZE=3>
<H3></H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>POWER NET</B></P></CAPTION>
    <TR>
    <TD>Power Net<BR></TD>
    <TD>vdd<BR></TD>
    <TR>
    <TD>Voltage<BR></TD>
    <TD>1.800<BR></TD>
    <TR>
    <TD>Threshold<BR></TD>
    <TD>1.620<BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>POWER-GRID VIEWS</B></P></CAPTION>
    <TR>
    <TD>Power-Grid Views Used<BR></TD>
    <TD><A HREF="vdd.pgv_table.html">67</A><BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>POWER-GRID ATTRIBUTES</B></P></CAPTION>
    <TR>
    <TD>Total Resistor Elements<BR></TD>
    <TD><A HREF="../vdd/grid.gif">12096</A><BR></TD>
    <TR>
    <TD>Top-level Resistor Elements<BR></TD>
    <TD>12096<BR></TD>
    <TR>
    <TD>Cell Library Resistor Elements<BR></TD>
    <TD>0<BR></TD>
    <TR>
    <TD>Total Number of Current Taps<BR></TD>
    <TD><A HREF="../vdd/tc.gif">1883</A><BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>IR DROP ANALYSIS</B></P></CAPTION>
    <TR>
    <TD>Layer based IR Drop Report<BR></TD>
    <TD><A HREF="vdd.layerbased_ir.html">See Report</A><BR></TD>
    <TR>
    <TD>Minimum, Average, Maximum IR drop<BR></TD>
    <TD><A HREF="../vdd/ir_linear.gif">1.799V  1.799V  1.800V</A><BR></TD>
    <TR>
    <TD>Total Static Current Loaded<BR></TD>
    <TD>-0.0019804602488875389A<BR></TD>
    <TR>
    <TD>Number of Violations<BR></TD>
    <TD><A HREF="../vdd/ir_limit.gif">0</A><BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>EFFECTIVE RESISTANCE ANALYSIS</B></P></CAPTION>
    <TR>
    <TD>Minimum, Average, Maximum Reff<BR></TD>
    <TD>NA, NA, NA<BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>CURRENT DENSITY ANALYSIS</B></P></CAPTION>
    <TR>
    <TD>Minimum, Average, Maximum J/Jmax:<BR></TD>
    <TD><BR></TD>
    <TR>
    <TD>Number of Violations:<BR></TD>
    <TD><BR></TD>
    <TR>
    <TD>    Please refer to <BR></TD>
    <TD>/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/Reports/vdd/rj.gif<BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>POWER SWITCH ANALYSIS</B></P></CAPTION>
    <TR>
    <TD>PowerGate Current I/Idsat violations<BR></TD>
    <TD>        <BR></TD>
    <TR>
    <TD>Minimum, Average, Maximum I/Idsat (pi)<BR></TD>
    <TD>NA, NA, NA<BR></TD>
    <TR>
    <TD>Minimum, Average, Maximum IRdrop Across PowerGate (pv)<BR></TD>
    <TD>0, 0, 0<BR></TD>
    <TR>
    <TD>Power Switch ECO file for Soc Encounter<BR></TD>
    <TD>        <BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>PACKAGE ANALYSIS</B></P></CAPTION>
    <TR>
    <TD>Voltage Drop Across Package (vu)<BR></TD>
    <TD>NA, NA, NA<BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>CAPACITANCE ANALYSIS</B></P></CAPTION>
    <TR>
    <TD>Decap Optimization method<BR></TD>
    <TD>area <BR></TD>
    <TR>
    <TD>Total Coupling Capacitance<BR></TD>
    <TD><A HREF="../vdd/dd.gif">NA</A><BR></TD>
    <TR>
    <TD>Grid Coupling Capacitance<BR></TD>
    <TD>NA<BR></TD>
    <TR>
    <TD>Gate Coupling Capacitance (internal)<BR></TD>
    <TD>NA<BR></TD>
    <TR>
    <TD>Loading Coupling Capacitance<BR></TD>
    <TD>NA<BR></TD>
    <TR>
    <TD>Capacitance Offered by Placed Decaps<BR></TD>
    <TD>NA<BR></TD>
    <TR>
    <TD>Additional Capacitance Required<BR></TD>
    <TD><A HREF="../vdd/dr.gif">0.000F</A><BR></TD>
    <TR>
    <TD>Total Feasible Capacitance<BR></TD>
    <TD>0.000F<BR></TD>
    <TR>
    <TD>Total Leakage Current of Placed Decaps<BR></TD>
    <TD>0.000A<BR></TD>
    <TR>
    <TD>Total Leakage Current of ECO Decaps<BR></TD>
    <TD>0.000A<BR></TD>
    <TR>
    <TD>What-if ECO File<BR></TD>
    <TD> <BR></TD>
    <TR>
    <TD>SoC Encounter ECO File<BR></TD>
    <TD>/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/vs2fe_eco.tcl<BR></TD>
    <TR>
</TABLE>
<BR>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>ADDITIONAL FILES</B></P></CAPTION>
    <TR>
    <TD>Instance Voltage File: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/Reports/vdd/vdd.iv<BR></TD>
    <TD><BR></TD>
    <TR>
    <TD>Dynamic IR drop Waveform File (dynamic)<BR></TD>
    <TD><BR></TD>
    <TD>Effective Instance Voltage File (dynamic)<BR></TD>
    <TD><BR></TD>
    <TR>
    <TD>Summary<BR></TD>
    <TD>/home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/results<BR></TD>
    <TR>
</TABLE>

</BODY>
</HTML>
