0.7
2020.2
Oct 14 2022
05:20:55
D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.sim/sim_1/behav/xsim/glbl.v,1665704904,verilog,,,,glbl,,uvm,,,,,,
D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sim_1/new/IF_stage_tb.sv,1703962448,systemVerilog,,,,IF_stage_tb,,uvm,,,,,,
D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/IF_stage.sv,1703961825,systemVerilog,,D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/Instruction_memory.sv,,IF_stage,,uvm,,,,,,
D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/Instruction_memory.sv,1701946626,systemVerilog,,D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sim_1/new/IF_stage_tb.sv,,Instruction_memory,,uvm,,,,,,
