Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Sat Feb  7 23:31:28 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.159        0.000                      0                15663        0.039        0.000                      0                15663        4.427        0.000                       0                  6957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.159        0.000                      0                15663        0.039        0.000                      0                15663        4.427        0.000                       0                  6957  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.895ns (60.920%)  route 1.857ns (39.080%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.425     4.788    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[10]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[10]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.895ns (60.907%)  route 1.858ns (39.093%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.426     4.789    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[11]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[11]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.895ns (60.920%)  route 1.857ns (39.080%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.425     4.788    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[12]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[12]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.895ns (60.907%)  route 1.858ns (39.093%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.426     4.789    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[13]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[13]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.895ns (60.920%)  route 1.857ns (39.080%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.425     4.788    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[14]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[14]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.895ns (60.907%)  route 1.858ns (39.093%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.426     4.789    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[15]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[15]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.895ns (60.920%)  route 1.857ns (39.080%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.425     4.788    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[8]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[8]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.895ns (60.907%)  route 1.858ns (39.093%))
  Logic Levels:           12  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/scale_reg_2287_reg[11]/Q
                         net (fo=1, routed)           0.559     0.691    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/B[11]
    DSP48E2_X1Y8         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.195     0.886 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.886    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X1Y8         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.092     0.978 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.978    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X1Y8         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.737     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.715    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y8         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     1.774 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.774    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     2.473 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.473    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     2.614 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_product/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.305     2.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/trunc_ln3_fu_1715_p4[0]
    SLICE_X19Y21         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3/O
                         net (fo=1, routed)           0.014     3.083    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[7]_i_3_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.324 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.352    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[7]_i_2_n_0
    SLICE_X19Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.375 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.403    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[15]_i_2_n_0
    SLICE_X19Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.549 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297_reg[23]_i_4/O[7]
                         net (fo=3, routed)           0.222     3.771    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/tmp_10_fu_1751_p3
    SLICE_X20Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.919 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6/O
                         net (fo=25, routed)          0.276     4.195    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_6_n_0
    SLICE_X18Y23         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173/select_ln230_3_reg_2297[23]_i_2/O
                         net (fo=24, routed)          0.426     4.789    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/mul_24s_17s_41_1_1_U173_n_0
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X18Y22         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[9]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X18Y22         FDSE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/select_ln230_3_reg_2297_reg[9]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/quot_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.396ns (32.091%)  route 2.954ns (67.909%))
  Logic Levels:           10  (CARRY8=3 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ap_clk
    SLICE_X20Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/quot_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/quot_reg[36]/Q
                         net (fo=2, routed)           0.233     0.363    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/grp_fu_2135_p2[36]
    SLICE_X19Y29         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     0.540 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_44/O
                         net (fo=1, routed)           0.168     0.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_44_n_0
    SLICE_X19Y30         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     0.885 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_41/O
                         net (fo=70, routed)          0.429     1.314    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_41_n_0
    SLICE_X16Y27         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     1.493 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.014     1.507    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_31_n_0
    SLICE_X16Y27         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.776    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_18_n_0
    SLICE_X16Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     1.799 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_22/CO[7]
                         net (fo=1, routed)           0.028     1.827    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_22_n_0
    SLICE_X16Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     1.972 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_19/O[5]
                         net (fo=1, routed)           0.158     2.130    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_19_n_10
    SLICE_X15Y28         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_41/O
                         net (fo=1, routed)           0.100     2.330    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_41_n_0
    SLICE_X15Y28         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.430 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.252     2.682    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_20_n_0
    SLICE_X15Y28         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     2.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          0.874     3.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_14_n_0
    SLICE_X11Y49         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     3.717 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_6__8/O
                         net (fo=4, routed)           0.670     4.387    bd_0_i/hls_inst/inst/col_sums_22_U/WEBWE[0]
    RAMB36_X0Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.042    10.042    bd_0_i/hls_inst/inst/col_sums_22_U/ap_clk
    RAMB36_X0Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.434     9.573    bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/quot_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.396ns (32.148%)  route 2.946ns (67.852%))
  Logic Levels:           10  (CARRY8=3 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ap_clk
    SLICE_X20Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/quot_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/quot_reg[36]/Q
                         net (fo=2, routed)           0.233     0.363    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/grp_fu_2135_p2[36]
    SLICE_X19Y29         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     0.540 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_44/O
                         net (fo=1, routed)           0.168     0.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_44_n_0
    SLICE_X19Y30         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     0.885 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_41/O
                         net (fo=70, routed)          0.429     1.314    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_i_41_n_0
    SLICE_X16Y27         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     1.493 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.014     1.507    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_31_n_0
    SLICE_X16Y27         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.776    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_18_n_0
    SLICE_X16Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     1.799 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_22/CO[7]
                         net (fo=1, routed)           0.028     1.827    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_22_n_0
    SLICE_X16Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     1.972 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_19/O[5]
                         net (fo=1, routed)           0.158     2.130    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_19_n_10
    SLICE_X15Y28         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_41/O
                         net (fo=1, routed)           0.100     2.330    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_41_n_0
    SLICE_X15Y28         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     2.430 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.252     2.682    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_20_n_0
    SLICE_X15Y28         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     2.745 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_14/O
                         net (fo=32, routed)          0.874     3.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_14_n_0
    SLICE_X11Y49         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     3.717 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/ram_reg_bram_0_i_6__8/O
                         net (fo=4, routed)           0.663     4.379    bd_0_i/hls_inst/inst/col_sums_22_U/WEBWE[0]
    RAMB36_X0Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.042    10.042    bd_0_i/hls_inst/inst/col_sums_22_U/ap_clk
    RAMB36_X0Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     9.573    bd_0_i/hls_inst/inst/col_sums_22_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  5.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.027     0.079    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[2]
    SLICE_X30Y53         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[3]_i_1__0/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[3]_i_1__0_n_0
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y53         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X21Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[0]/Q
                         net (fo=11, routed)          0.027     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/flow_control_loop_pipe_sequential_init_U/j_fu_314_reg[6][0]
    SLICE_X21Y25         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/flow_control_loop_pipe_sequential_init_U/j_fu_314[1]_i_1/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/add_ln225_fu_1336_p2[1]
    SLICE_X21Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/ap_clk
    SLICE_X21Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y25         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6_fu_733/j_fu_314_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/ap_clk
    SLICE_X23Y68         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.027     0.079    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mOutPtr_reg[4][2]
    SLICE_X23Y68         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mOutPtr[3]_i_1__4/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl_n_8
    SLICE_X23Y68         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/ap_clk
    SLICE_X23Y68         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y68         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_205_3_fu_591/val_reg_908_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/row_buffer_25_U/ram_reg_0_1_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.125%)  route 0.082ns (67.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_205_3_fu_591/ap_clk
    SLICE_X33Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_205_3_fu_591/val_reg_908_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_205_3_fu_591/val_reg_908_reg[15]/Q
                         net (fo=36, routed)          0.082     0.134    bd_0_i/hls_inst/inst/row_buffer_25_U/ram_reg_0_1_15_15/D
    SLICE_X34Y47         RAMS32                                       r  bd_0_i/hls_inst/inst/row_buffer_25_U/ram_reg_0_1_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.039     0.039    bd_0_i/hls_inst/inst/row_buffer_25_U/ram_reg_0_1_15_15/WCLK
    SLICE_X34Y47         RAMS32                                       r  bd_0_i/hls_inst/inst/row_buffer_25_U/ram_reg_0_1_15_15/SP/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X34Y47         RAMS32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.055     0.094    bd_0_i/hls_inst/inst/row_buffer_25_U/ram_reg_0_1_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].remd_tmp_reg[23][24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].remd_tmp_reg[24][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].remd_tmp_reg[23][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].remd_tmp_reg[23][24]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].remd_tmp_reg[23]_46[24]
    SLICE_X23Y16         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].remd_tmp[24][25]_i_1/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].remd_tmp[24][25]_i_1_n_0
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].remd_tmp_reg[24][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X23Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].remd_tmp_reg[24][25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y16         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[23].remd_tmp_reg[24][25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.012     0.012    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X25Y67         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/Q
                         net (fo=3, routed)           0.025     0.076    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]
    SLICE_X25Y67         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[2]_i_1/O
                         net (fo=1, routed)           0.015     0.106    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[2]_i_1_n_0
    SLICE_X25Y67         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/ap_clk
    SLICE_X25Y67         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y67         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_addr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.383%)  route 0.055ns (58.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/ap_clk
    SLICE_X24Y82         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_addr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_addr_reg[49]/Q
                         net (fo=2, routed)           0.055     0.107    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[81]_0[47]
    SLICE_X25Y82         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X25Y82         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[49]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y82         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.867%)  route 0.036ns (38.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X30Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][16]/Q
                         net (fo=3, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20]_40[16]
    SLICE_X30Y14         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.102 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp[21][17]_i_1/O
                         net (fo=1, routed)           0.006     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp[21][17]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X30Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y14         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/dout_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.858%)  route 0.036ns (38.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/ap_clk
    SLICE_X21Y66         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/dout_vld_reg/Q
                         net (fo=14, routed)          0.030     0.082    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/conservative_gen.burst_valid
    SLICE_X21Y66         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.102 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_i_1__8/O
                         net (fo=1, routed)           0.006     0.108    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl_n_36
    SLICE_X21Y66         FDSE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/ap_clk
    SLICE_X21Y66         FDSE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y66         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_DRAM_read_reg_953_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.343%)  route 0.058ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM_reg[20]/Q
                         net (fo=3, routed)           0.058     0.109    bd_0_i/hls_inst/inst/C_DRAM[20]
    SLICE_X30Y79         FDRE                                         r  bd_0_i/hls_inst/inst/C_DRAM_read_reg_953_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y79         FDRE                                         r  bd_0_i/hls_inst/inst/C_DRAM_read_reg_953_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_DRAM_read_reg_953_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y12  bd_0_i/hls_inst/inst/A_internal_10_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y12  bd_0_i/hls_inst/inst/A_internal_10_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X4Y12  bd_0_i/hls_inst/inst/A_internal_11_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X4Y12  bd_0_i/hls_inst/inst/A_internal_11_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y10  bd_0_i/hls_inst/inst/A_internal_12_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y10  bd_0_i/hls_inst/inst/A_internal_12_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y11  bd_0_i/hls_inst/inst/A_internal_13_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y11  bd_0_i/hls_inst/inst/A_internal_13_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y13  bd_0_i/hls_inst/inst/A_internal_14_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y13  bd_0_i/hls_inst/inst/A_internal_14_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y56  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y56  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y56  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y56  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y69  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y19         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[13]
                                                                      r  m_axi_C_wdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y19         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[1]
                                                                      r  m_axi_C_wdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y19         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[5]
                                                                      r  m_axi_C_wdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_arlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X31Y58         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_reg[3]/Q
                         net (fo=0)                   0.000     0.135    m_axi_A_arlen[3]
                                                                      r  m_axi_A_arlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_arvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_valid_reg/Q
                         net (fo=9, unset)            0.000     0.135    m_axi_A_arvalid
                                                                      r  m_axi_A_arvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y18         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[10]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[10]
                                                                      r  m_axi_C_wdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y18         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[4]
                                                                      r  m_axi_C_wdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y40         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wstrb[1]
                                                                      r  m_axi_C_wstrb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y18         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/Q
                         net (fo=0)                   0.000     0.134    m_axi_C_wdata[16]
                                                                      r  m_axi_C_wdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.035     0.035    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y24         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/Q
                         net (fo=0)                   0.000     0.134    m_axi_C_wdata[17]
                                                                      r  m_axi_C_wdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X19Y75         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[33]
                                                                      r  m_axi_C_awaddr[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y18         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[11]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_wdata[11]
                                                                      r  m_axi_C_wdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y40         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_wstrb[3]
                                                                      r  m_axi_C_wstrb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[6]/Q
                         net (fo=0)                   0.000     0.050    s_axi_control_rdata[6]
                                                                      r  s_axi_control_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X19Y75         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[26]
                                                                      r  m_axi_C_awaddr[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X19Y75         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[30]
                                                                      r  m_axi_C_awaddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X19Y75         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[31]
                                                                      r  m_axi_C_awaddr[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awlen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y62         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[65]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awlen[1]
                                                                      r  m_axi_C_awlen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y62         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[67]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awlen[3]
                                                                      r  m_axi_C_awlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X19Y18         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[0]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_wdata[0]
                                                                      r  m_axi_C_wdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1271 Endpoints
Min Delay          1271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.041ns (1.953%)  route 2.059ns (98.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.059     2.100    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[55]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.041ns (1.953%)  route 2.059ns (98.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.059     2.100    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.041ns (1.953%)  route 2.059ns (98.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.059     2.100    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[58]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.041ns (1.953%)  route 2.059ns (98.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.059     2.100    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[61]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.041ns (1.997%)  route 2.012ns (98.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.012     2.053    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.041ns (1.997%)  route 2.012ns (98.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.012     2.053    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.041ns (1.997%)  route 2.012ns (98.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.012     2.053    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[53]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.041ns (1.997%)  route 2.012ns (98.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          2.012     2.053    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[54]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.041ns (2.010%)  route 1.999ns (97.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          1.999     2.040    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y81         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y81         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[38]/C

Slack:                    inf
  Source:                 m_axi_C_awready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.041ns (2.010%)  route 1.999ns (97.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_awready (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_AWREADY
    SLICE_X19Y64         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[63]_i_1__0/O
                         net (fo=66, routed)          1.999     2.040    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1
    SLICE_X18Y81         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X18Y81         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X33Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[10] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[10]
    SLICE_X33Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[11]
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[12]
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[14]
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[15]
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[17]
    SLICE_X33Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y47         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[19] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[19]
    SLICE_X33Y45         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y45         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[1]
    SLICE_X33Y45         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6962, unset)         0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y45         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/C





