Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 02:46:04 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram/post_route_timing.rpt
| Design       : spram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[0]                        ram_reg_0/ADDRARDADDR[4]       inf           
addr[1]                        ram_reg_0/ADDRARDADDR[5]       inf           
addr[2]                        ram_reg_0/ADDRARDADDR[6]       inf           
addr[3]                        ram_reg_0/ADDRARDADDR[7]       inf           
addr[4]                        ram_reg_0/ADDRARDADDR[8]       inf           
addr[0]                        ram_reg_0/ADDRBWRADDR[4]       inf           
addr[1]                        ram_reg_0/ADDRBWRADDR[5]       inf           
addr[2]                        ram_reg_0/ADDRBWRADDR[6]       inf           
addr[3]                        ram_reg_0/ADDRBWRADDR[7]       inf           
addr[4]                        ram_reg_0/ADDRBWRADDR[8]       inf           
d[0]                           ram_reg_0/DIADI[0]             inf           
d[10]                          ram_reg_0/DIADI[10]            inf           
d[11]                          ram_reg_0/DIADI[11]            inf           
d[12]                          ram_reg_0/DIADI[12]            inf           
d[13]                          ram_reg_0/DIADI[13]            inf           
d[14]                          ram_reg_0/DIADI[14]            inf           
d[15]                          ram_reg_0/DIADI[15]            inf           
d[1]                           ram_reg_0/DIADI[1]             inf           
d[2]                           ram_reg_0/DIADI[2]             inf           
d[3]                           ram_reg_0/DIADI[3]             inf           
d[4]                           ram_reg_0/DIADI[4]             inf           
d[5]                           ram_reg_0/DIADI[5]             inf           
d[6]                           ram_reg_0/DIADI[6]             inf           
d[7]                           ram_reg_0/DIADI[7]             inf           
d[8]                           ram_reg_0/DIADI[8]             inf           
d[9]                           ram_reg_0/DIADI[9]             inf           
d[18]                          ram_reg_0/DIBDI[0]             inf           
d[28]                          ram_reg_0/DIBDI[10]            inf           
d[29]                          ram_reg_0/DIBDI[11]            inf           
d[30]                          ram_reg_0/DIBDI[12]            inf           
d[31]                          ram_reg_0/DIBDI[13]            inf           
d[32]                          ram_reg_0/DIBDI[14]            inf           
d[33]                          ram_reg_0/DIBDI[15]            inf           
d[19]                          ram_reg_0/DIBDI[1]             inf           
d[20]                          ram_reg_0/DIBDI[2]             inf           
d[21]                          ram_reg_0/DIBDI[3]             inf           
d[22]                          ram_reg_0/DIBDI[4]             inf           
d[23]                          ram_reg_0/DIBDI[5]             inf           
d[24]                          ram_reg_0/DIBDI[6]             inf           
d[25]                          ram_reg_0/DIBDI[7]             inf           
d[26]                          ram_reg_0/DIBDI[8]             inf           
d[27]                          ram_reg_0/DIBDI[9]             inf           
d[16]                          ram_reg_0/DIPADIP[0]           inf           
d[17]                          ram_reg_0/DIPADIP[1]           inf           
d[34]                          ram_reg_0/DIPBDIP[0]           inf           
d[35]                          ram_reg_0/DIPBDIP[1]           inf           
we                             ram_reg_0/WEA[0]               inf           
we                             ram_reg_0/WEA[1]               inf           
we                             ram_reg_0/WEBWE[0]             inf           
we                             ram_reg_0/WEBWE[1]             inf           
addr[0]                        ram_reg_1/ADDRARDADDR[4]       inf           
addr[1]                        ram_reg_1/ADDRARDADDR[5]       inf           
addr[2]                        ram_reg_1/ADDRARDADDR[6]       inf           
addr[3]                        ram_reg_1/ADDRARDADDR[7]       inf           
addr[4]                        ram_reg_1/ADDRARDADDR[8]       inf           
addr[0]                        ram_reg_1/ADDRBWRADDR[4]       inf           
addr[1]                        ram_reg_1/ADDRBWRADDR[5]       inf           
addr[2]                        ram_reg_1/ADDRBWRADDR[6]       inf           
addr[3]                        ram_reg_1/ADDRBWRADDR[7]       inf           
addr[4]                        ram_reg_1/ADDRBWRADDR[8]       inf           
d[36]                          ram_reg_1/DIADI[0]             inf           
d[46]                          ram_reg_1/DIADI[10]            inf           
d[47]                          ram_reg_1/DIADI[11]            inf           
d[48]                          ram_reg_1/DIADI[12]            inf           
d[49]                          ram_reg_1/DIADI[13]            inf           
d[50]                          ram_reg_1/DIADI[14]            inf           
d[51]                          ram_reg_1/DIADI[15]            inf           
d[37]                          ram_reg_1/DIADI[1]             inf           
d[38]                          ram_reg_1/DIADI[2]             inf           
d[39]                          ram_reg_1/DIADI[3]             inf           
d[40]                          ram_reg_1/DIADI[4]             inf           
d[41]                          ram_reg_1/DIADI[5]             inf           
d[42]                          ram_reg_1/DIADI[6]             inf           
d[43]                          ram_reg_1/DIADI[7]             inf           
d[44]                          ram_reg_1/DIADI[8]             inf           
d[45]                          ram_reg_1/DIADI[9]             inf           
d[54]                          ram_reg_1/DIBDI[0]             inf           
d[64]                          ram_reg_1/DIBDI[10]            inf           
d[65]                          ram_reg_1/DIBDI[11]            inf           
d[66]                          ram_reg_1/DIBDI[12]            inf           
d[67]                          ram_reg_1/DIBDI[13]            inf           
d[68]                          ram_reg_1/DIBDI[14]            inf           
d[69]                          ram_reg_1/DIBDI[15]            inf           
d[55]                          ram_reg_1/DIBDI[1]             inf           
d[56]                          ram_reg_1/DIBDI[2]             inf           
d[57]                          ram_reg_1/DIBDI[3]             inf           
d[58]                          ram_reg_1/DIBDI[4]             inf           
d[59]                          ram_reg_1/DIBDI[5]             inf           
d[60]                          ram_reg_1/DIBDI[6]             inf           
d[61]                          ram_reg_1/DIBDI[7]             inf           
d[62]                          ram_reg_1/DIBDI[8]             inf           
d[63]                          ram_reg_1/DIBDI[9]             inf           
d[52]                          ram_reg_1/DIPADIP[0]           inf           
d[53]                          ram_reg_1/DIPADIP[1]           inf           
d[70]                          ram_reg_1/DIPBDIP[0]           inf           
d[71]                          ram_reg_1/DIPBDIP[1]           inf           
we                             ram_reg_1/WEA[0]               inf           
we                             ram_reg_1/WEA[1]               inf           
we                             ram_reg_1/WEBWE[0]             inf           
we                             ram_reg_1/WEBWE[1]             inf           



