{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543829402281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543829402281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 07:30:02 2018 " "Processing started: Mon Dec 03 07:30:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543829402281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543829402281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MASTER -c MASTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off MASTER -c MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543829402281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543829402678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm_master/stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm_master/stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_MASTER-behavioral " "Found design unit 1: STM_MASTER-behavioral" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403054 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_MASTER " "Found entity 1: STM_MASTER" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_frame/start_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start_frame/start_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 START_FRAME-behavioral " "Found design unit 1: START_FRAME-behavioral" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403057 ""} { "Info" "ISGN_ENTITY_NAME" "1 START_FRAME " "Found entity 1: START_FRAME" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s/p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2s/p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2S-behavioral " "Found design unit 1: P2S-behavioral" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403061 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2S " "Found entity 1: P2S" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_frame/stop_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop_frame/stop_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STOP_FRAME-behavioral " "Found design unit 1: STOP_FRAME-behavioral" {  } { { "STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STOP_FRAME/STOP_FRAME.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403064 ""} { "Info" "ISGN_ENTITY_NAME" "1 STOP_FRAME " "Found entity 1: STOP_FRAME" {  } { { "STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STOP_FRAME/STOP_FRAME.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100k/pll_100k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_100k/pll_100k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_100K-behavioral " "Found design unit 1: PLL_100K-behavioral" {  } { { "PLL_100K/PLL_100K.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/PLL_100K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403067 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_100K " "Found entity 1: PLL_100K" {  } { { "PLL_100K/PLL_100K.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/PLL_100K.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100k/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_100k/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403072 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_en/reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_en/reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_EN-behavioral " "Found design unit 1: REG_EN-behavioral" {  } { { "REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/REG_EN/REG_EN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403075 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_EN " "Found entity 1: REG_EN" {  } { { "REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/REG_EN/REG_EN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTER-behavioral " "Found design unit 1: MASTER-behavioral" {  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403078 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTER " "Found entity 1: MASTER" {  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_MASTER-behavioral " "Found design unit 1: TB_MASTER-behavioral" {  } { { "TB_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/TB_MASTER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403082 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_MASTER " "Found entity 1: TB_MASTER" {  } { { "TB_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/TB_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MASTER " "Elaborating entity \"MASTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543829403131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM_MASTER STM_MASTER:U_STM_MASTER " "Elaborating entity \"STM_MASTER\" for hierarchy \"STM_MASTER:U_STM_MASTER\"" {  } { { "MASTER.vhd" "U_STM_MASTER" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403191 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA_SW STM_MASTER.vhd(101) " "VHDL Process Statement warning at STM_MASTER.vhd(101): signal \"i_DATA_SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_START STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_START\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_STOP STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_STOP\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_P2S STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_P2S\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_P2S STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_P2S\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_STOP STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_STOP\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_START STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_START\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[0\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[1\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[2\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[3\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[4\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[5\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403192 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[6\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[7\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[8\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[8\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[9\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[9\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[10\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[10\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[11\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[11\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[12\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[12\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[13\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[13\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[14\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[14\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[15\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[15\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403193 "|MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_FRAME START_FRAME:U_START_FRAME " "Elaborating entity \"START_FRAME\" for hierarchy \"START_FRAME:U_START_FRAME\"" {  } { { "MASTER.vhd" "U_START_FRAME" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403194 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_SDA START_FRAME.vhd(24) " "VHDL Process Statement warning at START_FRAME.vhd(24): inferring latch(es) for signal or variable \"o_SDA\", which holds its previous value in one or more paths through the process" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403195 "|MASTER|START_FRAME:U_START_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_SDA START_FRAME.vhd(24) " "Inferred latch for \"o_SDA\" at START_FRAME.vhd(24)" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403195 "|MASTER|START_FRAME:U_START_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2S P2S:U_P2S " "Elaborating entity \"P2S\" for hierarchy \"P2S:U_P2S\"" {  } { { "MASTER.vhd" "U_P2S" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403196 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(38) " "VHDL Process Statement warning at P2S.vhd(38): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543829403197 "|MASTER|P2S:U_P2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(39) " "VHDL Process Statement warning at P2S.vhd(39): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543829403197 "|MASTER|P2S:U_P2S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOP_FRAME STOP_FRAME:U_STOP_FRAME " "Elaborating entity \"STOP_FRAME\" for hierarchy \"STOP_FRAME:U_STOP_FRAME\"" {  } { { "MASTER.vhd" "U_STOP_FRAME" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403197 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done STOP_FRAME.vhd(24) " "VHDL Process Statement warning at STOP_FRAME.vhd(24): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STOP_FRAME/STOP_FRAME.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543829403197 "|MASTER|STOP_FRAME:U_STOP_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done STOP_FRAME.vhd(27) " "Inferred latch for \"done\" at STOP_FRAME.vhd(27)" {  } { { "STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STOP_FRAME/STOP_FRAME.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543829403197 "|MASTER|STOP_FRAME:U_STOP_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100K PLL_100K:U_PLL_100K " "Elaborating entity \"PLL_100K\" for hierarchy \"PLL_100K:U_PLL_100K\"" {  } { { "MASTER.vhd" "U_PLL_100K" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 PLL_100K:U_PLL_100K\|altpll0:U_altpll0 " "Elaborating entity \"altpll0\" for hierarchy \"PLL_100K:U_PLL_100K\|altpll0:U_altpll0\"" {  } { { "PLL_100K/PLL_100K.vhd" "U_altpll0" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/PLL_100K.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\"" {  } { { "PLL_100K/altpll0.vhd" "altpll_component" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\"" {  } { { "PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829403247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component " "Instantiated megafunction \"PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500000 " "Parameter \"clk1_phase_shift\" = \"2500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403248 ""}  } { { "PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/PLL_100K/altpll0.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543829403248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543829403319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543829403319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_EN REG_EN:U_REG_SCL " "Elaborating entity \"REG_EN\" for hierarchy \"REG_EN:U_REG_SCL\"" {  } { { "MASTER.vhd" "U_REG_SCL" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543829403324 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_SDA\" " "Converted tri-state node \"w_SDA\" into a selector" {  } { { "REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/REG_EN/REG_EN.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[0\]~0 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[0\]~0\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[1\]~1 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[1\]~1\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[2\]~2 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[2\]~2\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[3\]~3 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[3\]~3\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[4\]~4 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[4\]~4\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[5\]~5 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[5\]~5\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[6\]~6 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[6\]~6\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[7\]~7 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[7\]~7\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[8\]~8 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[8\]~8\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[9\]~9 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[9\]~9\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[10\]~10 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[10\]~10\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[11\]~11 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[11\]~11\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[12\]~12 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[12\]~12\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[13\]~13 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[13\]~13\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[14\]~14 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[14\]~14\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P2S:U_P2S\|w_REG\[15\]~15 " "Converted tri-state buffer \"P2S:U_P2S\|w_REG\[15\]~15\" feeding internal logic into a wire" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[2\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[1\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[0\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[3\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[4\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[5\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[6\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[7\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[8\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[8\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[9\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[9\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[10\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[10\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[11\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[11\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[12\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[12\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[13\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[13\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[14\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[14\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "STM_MASTER:U_STM_MASTER\|o_DATA\[15\] " "Converted tri-state buffer \"STM_MASTER:U_STM_MASTER\|o_DATA\[15\]\" feeding internal logic into a wire" {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543829403600 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543829403600 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MASTER\|STM_MASTER:U_STM_MASTER\|state " "State machine \"\|MASTER\|STM_MASTER:U_STM_MASTER\|state\" will be implemented as a safe state machine." {  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543829403682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "STM_MASTER:U_STM_MASTER\|o_DATA\[10\]\$latch " "Latch STM_MASTER:U_STM_MASTER\|o_DATA\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543829403931 ""}  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543829403931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "STM_MASTER:U_STM_MASTER\|o_DATA\[9\]\$latch " "Latch STM_MASTER:U_STM_MASTER\|o_DATA\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/MASTER.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543829403931 ""}  } { { "STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543829403931 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|cont\[0\] P2S:U_P2S\|cont\[0\]~_emulated P2S:U_P2S\|cont\[0\]~1 " "Register \"P2S:U_P2S\|cont\[0\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|cont\[0\]~_emulated\" and latch \"P2S:U_P2S\|cont\[0\]~1\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|cont[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "START_FRAME:U_START_FRAME\|done START_FRAME:U_START_FRAME\|done~_emulated START_FRAME:U_START_FRAME\|done~1 " "Register \"START_FRAME:U_START_FRAME\|done\" is converted into an equivalent circuit using register \"START_FRAME:U_START_FRAME\|done~_emulated\" and latch \"START_FRAME:U_START_FRAME\|done~1\"" {  } { { "START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/START_FRAME/START_FRAME.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|START_FRAME:U_START_FRAME|done"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[11\] P2S:U_P2S\|w_REG\[11\]~_emulated P2S:U_P2S\|w_REG\[11\]~17 " "Register \"P2S:U_P2S\|w_REG\[11\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[11\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[11\]~17\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[10\] P2S:U_P2S\|w_REG\[10\]~_emulated P2S:U_P2S\|w_REG\[10\]~21 " "Register \"P2S:U_P2S\|w_REG\[10\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[10\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[10\]~21\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[8\] P2S:U_P2S\|w_REG\[8\]~_emulated P2S:U_P2S\|w_REG\[8\]~25 " "Register \"P2S:U_P2S\|w_REG\[8\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[8\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[8\]~25\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[7\] P2S:U_P2S\|w_REG\[7\]~_emulated P2S:U_P2S\|w_REG\[7\]~29 " "Register \"P2S:U_P2S\|w_REG\[7\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[7\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[7\]~29\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[6\] P2S:U_P2S\|w_REG\[6\]~_emulated P2S:U_P2S\|w_REG\[6\]~33 " "Register \"P2S:U_P2S\|w_REG\[6\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[6\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[6\]~33\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[5\] P2S:U_P2S\|w_REG\[5\]~_emulated P2S:U_P2S\|w_REG\[5\]~37 " "Register \"P2S:U_P2S\|w_REG\[5\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[5\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[5\]~37\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[4\] P2S:U_P2S\|w_REG\[4\]~_emulated P2S:U_P2S\|w_REG\[4\]~41 " "Register \"P2S:U_P2S\|w_REG\[4\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[4\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[4\]~41\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[3\] P2S:U_P2S\|w_REG\[3\]~_emulated P2S:U_P2S\|w_REG\[3\]~45 " "Register \"P2S:U_P2S\|w_REG\[3\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[3\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[3\]~45\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[2\] P2S:U_P2S\|w_REG\[2\]~_emulated P2S:U_P2S\|w_REG\[2\]~49 " "Register \"P2S:U_P2S\|w_REG\[2\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[2\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[2\]~49\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2S:U_P2S\|w_REG\[1\] P2S:U_P2S\|w_REG\[1\]~_emulated P2S:U_P2S\|w_REG\[1\]~53 " "Register \"P2S:U_P2S\|w_REG\[1\]\" is converted into an equivalent circuit using register \"P2S:U_P2S\|w_REG\[1\]~_emulated\" and latch \"P2S:U_P2S\|w_REG\[1\]~53\"" {  } { { "P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543829403933 "|MASTER|P2S:U_P2S|w_REG[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1543829403933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543829404092 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543829404282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543829404674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543829404674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543829404790 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543829404790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543829404790 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1543829404790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543829404790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543829404966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 07:30:04 2018 " "Processing ended: Mon Dec 03 07:30:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543829404966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543829404966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543829404966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543829404966 ""}
