vendor_name = ModelSim
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/parity_checker.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/registry_3bits_counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/MUX2x1.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/half_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/full_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/FFD.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/counter_3bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/adder_3bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/PENC/priority_encoder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/PENC/partial_priority_encoder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/PENC/mux_2x1_penc.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/DEC/decoder_2x4.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits_counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/MUX2x1.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/half_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/full_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/FFD.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/adder_2bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/key_scanner.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KeyControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/Key_decode.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/Key_reader.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/priority_encoder_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/KeyScannerTb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/KeyControl_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Key_reader_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Key_decode_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/decoder_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/CounterTb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/UsbPort.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Serial_Controller_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_test.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/rouletteDispatcherControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/roulette_dispatcher.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/registry_4bits_counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/counter_4bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/adder_4bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_shiftRegister.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/serial_receiver_roulette.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/parity_checker.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/SRC.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_serial_test.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/receiver_controler_roulette.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/LCDDispatcherControl_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/mac.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Serial_Receiver_lcd_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/ShiftRegisterLCD_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/parity_checker_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/counterSerialLCD_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/SLCDC_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/roulette.cbx.xml
design_name = hard_block
design_name = SLCDC
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, SLCDC, 1
instance = comp, \Wrl~output\, Wrl~output, SLCDC, 1
instance = comp, \Dout[0]~output\, Dout[0]~output, SLCDC, 1
instance = comp, \Dout[1]~output\, Dout[1]~output, SLCDC, 1
instance = comp, \Dout[2]~output\, Dout[2]~output, SLCDC, 1
instance = comp, \Dout[3]~output\, Dout[3]~output, SLCDC, 1
instance = comp, \Dout[4]~output\, Dout[4]~output, SLCDC, 1
instance = comp, \MClk~input\, MClk~input, SLCDC, 1
instance = comp, \MClk~inputclkctrl\, MClk~inputclkctrl, SLCDC, 1
instance = comp, \accept~input\, accept~input, SLCDC, 1
instance = comp, \LCDSel~input\, LCDSel~input, SLCDC, 1
instance = comp, \SCLK~input\, SCLK~input, SLCDC, 1
instance = comp, \SCLK~inputclkctrl\, SCLK~inputclkctrl, SLCDC, 1
instance = comp, \SDX~input\, SDX~input, SLCDC, 1
instance = comp, \ReceiverInst|ParityCheck|FlipFlop|Q~0\, ReceiverInst|ParityCheck|FlipFlop|Q~0, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector2~0\, ReceiverInst|Controller|Selector2~0, SLCDC, 1
instance = comp, \ReceiverInst|Counter3bit|instance_registry_3bits|FFD2|Q~0\, ReceiverInst|Counter3bit|instance_registry_3bits|FFD2|Q~0, SLCDC, 1
instance = comp, \Reset~input\, Reset~input, SLCDC, 1
instance = comp, \Reset~inputclkctrl\, Reset~inputclkctrl, SLCDC, 1
instance = comp, \ReceiverInst|Counter3bit|instance_registry_3bits|FFD2|Q\, ReceiverInst|Counter3bit|instance_registry_3bits|FFD2|Q, SLCDC, 1
instance = comp, \ReceiverInst|Counter3bit|instance_registry_3bits|FFD3|Q~0\, ReceiverInst|Counter3bit|instance_registry_3bits|FFD3|Q~0, SLCDC, 1
instance = comp, \ReceiverInst|Counter3bit|instance_registry_3bits|FFD3|Q\, ReceiverInst|Counter3bit|instance_registry_3bits|FFD3|Q, SLCDC, 1
instance = comp, \ReceiverInst|Counter3bit|instance_registry_3bits|FFD1|Q~0\, ReceiverInst|Counter3bit|instance_registry_3bits|FFD1|Q~0, SLCDC, 1
instance = comp, \ReceiverInst|Counter3bit|instance_registry_3bits|FFD1|Q\, ReceiverInst|Counter3bit|instance_registry_3bits|FFD1|Q, SLCDC, 1
instance = comp, \ReceiverInst|Controller|wr~0\, ReceiverInst|Controller|wr~0, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector1~0\, ReceiverInst|Controller|Selector1~0, SLCDC, 1
instance = comp, \ReceiverInst|Controller|CurrentState.State2\, ReceiverInst|Controller|CurrentState.State2, SLCDC, 1
instance = comp, \ReceiverInst|Controller|NextState~2\, ReceiverInst|Controller|NextState~2, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector2~1\, ReceiverInst|Controller|Selector2~1, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector2~2\, ReceiverInst|Controller|Selector2~2, SLCDC, 1
instance = comp, \ReceiverInst|Controller|CurrentState.State3\, ReceiverInst|Controller|CurrentState.State3, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector0~1\, ReceiverInst|Controller|Selector0~1, SLCDC, 1
instance = comp, \ReceiverInst|Controller|NextState.State5~0\, ReceiverInst|Controller|NextState.State5~0, SLCDC, 1
instance = comp, \ReceiverInst|Controller|CurrentState.State5\, ReceiverInst|Controller|CurrentState.State5, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector0~0\, ReceiverInst|Controller|Selector0~0, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector0~2\, ReceiverInst|Controller|Selector0~2, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector0~3\, ReceiverInst|Controller|Selector0~3, SLCDC, 1
instance = comp, \ReceiverInst|Controller|CurrentState.State1\, ReceiverInst|Controller|CurrentState.State1, SLCDC, 1
instance = comp, \ReceiverInst|ParityCheck|FlipFlop|Q\, ReceiverInst|ParityCheck|FlipFlop|Q, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector3~0\, ReceiverInst|Controller|Selector3~0, SLCDC, 1
instance = comp, \ReceiverInst|Controller|Selector3~1\, ReceiverInst|Controller|Selector3~1, SLCDC, 1
instance = comp, \ReceiverInst|Controller|CurrentState.State4\, ReceiverInst|Controller|CurrentState.State4, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|Selector0~0\, DispatcherInst|control_unit|Selector0~0, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|currentState.WaitingDval\, DispatcherInst|control_unit|currentState.WaitingDval, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[3]~1\, DispatcherInst|control_unit|counter[3]~1, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[3]\, DispatcherInst|control_unit|counter[3], SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[1]~0\, DispatcherInst|control_unit|counter[1]~0, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[1]\, DispatcherInst|control_unit|counter[1], SLCDC, 1
instance = comp, \DispatcherInst|control_unit|LessThan0~0\, DispatcherInst|control_unit|LessThan0~0, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[0]~3\, DispatcherInst|control_unit|counter[0]~3, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[0]\, DispatcherInst|control_unit|counter[0], SLCDC, 1
instance = comp, \DispatcherInst|control_unit|Add0~0\, DispatcherInst|control_unit|Add0~0, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[2]~2\, DispatcherInst|control_unit|counter[2]~2, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|counter[2]\, DispatcherInst|control_unit|counter[2], SLCDC, 1
instance = comp, \DispatcherInst|control_unit|Selector1~0\, DispatcherInst|control_unit|Selector1~0, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|Selector1~1\, DispatcherInst|control_unit|Selector1~1, SLCDC, 1
instance = comp, \DispatcherInst|control_unit|currentState.ReceivingDval\, DispatcherInst|control_unit|currentState.ReceivingDval, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD0|Q~feeder\, ReceiverInst|ShiftReg|FFD0|Q~feeder, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD0|Q\, ReceiverInst|ShiftReg|FFD0|Q, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD1|Q~feeder\, ReceiverInst|ShiftReg|FFD1|Q~feeder, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD1|Q\, ReceiverInst|ShiftReg|FFD1|Q, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD2|Q~feeder\, ReceiverInst|ShiftReg|FFD2|Q~feeder, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD2|Q\, ReceiverInst|ShiftReg|FFD2|Q, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD3|Q~feeder\, ReceiverInst|ShiftReg|FFD3|Q~feeder, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD3|Q\, ReceiverInst|ShiftReg|FFD3|Q, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD4|Q~feeder\, ReceiverInst|ShiftReg|FFD4|Q~feeder, SLCDC, 1
instance = comp, \ReceiverInst|ShiftReg|FFD4|Q\, ReceiverInst|ShiftReg|FFD4|Q, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, SLCDC, 1
