
battery-monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007784  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08007924  08007924  00008924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007af8  08007af8  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007af8  08007af8  00008af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b00  08007b00  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b00  08007b00  00008b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b04  08007b04  00008b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007b08  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000055f4  20000060  08007b68  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005654  08007b68  00009654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a63  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034dd  00000000  00000000  00022af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  00025fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001040  00000000  00000000  000274b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000038d8  00000000  00000000  000284f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016dd9  00000000  00000000  0002bdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a43a1  00000000  00000000  00042ba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6f42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d5c  00000000  00000000  000e6f88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ecce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800790c 	.word	0x0800790c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	0800790c 	.word	0x0800790c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fce5 	bl	8000f90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f867 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f94d 	bl	8000868 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005ce:	f000 f8cf 	bl	8000770 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80005d2:	f000 f91f 	bl	8000814 <MX_USART2_UART_Init>
  uint16_t readVal;
  char tx_buffer[20];
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005d6:	f002 fed3 	bl	8003380 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of xMutex */
  xMutexHandle = osMutexNew(&xMutex_attributes);
 80005da:	481d      	ldr	r0, [pc, #116]	@ (8000650 <main+0x94>)
 80005dc:	f002 ffc7 	bl	800356e <osMutexNew>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a1c      	ldr	r2, [pc, #112]	@ (8000654 <main+0x98>)
 80005e4:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of xBinSem */
  xBinSemHandle = osSemaphoreNew(1, 0, &xBinSem_attributes);
 80005e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000658 <main+0x9c>)
 80005e8:	2100      	movs	r1, #0
 80005ea:	2001      	movs	r0, #1
 80005ec:	f003 f8cd 	bl	800378a <osSemaphoreNew>
 80005f0:	4603      	mov	r3, r0
 80005f2:	4a1a      	ldr	r2, [pc, #104]	@ (800065c <main+0xa0>)
 80005f4:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of xUARTQueue */
  xUARTQueueHandle = osMessageQueueNew (16, sizeof(UARTMsg_t), &xUARTQueue_attributes);
 80005f6:	4a1a      	ldr	r2, [pc, #104]	@ (8000660 <main+0xa4>)
 80005f8:	210c      	movs	r1, #12
 80005fa:	2010      	movs	r0, #16
 80005fc:	f003 f992 	bl	8003924 <osMessageQueueNew>
 8000600:	4603      	mov	r3, r0
 8000602:	4a18      	ldr	r2, [pc, #96]	@ (8000664 <main+0xa8>)
 8000604:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000606:	4a18      	ldr	r2, [pc, #96]	@ (8000668 <main+0xac>)
 8000608:	2100      	movs	r1, #0
 800060a:	4818      	ldr	r0, [pc, #96]	@ (800066c <main+0xb0>)
 800060c:	f002 ff02 	bl	8003414 <osThreadNew>
 8000610:	4603      	mov	r3, r0
 8000612:	4a17      	ldr	r2, [pc, #92]	@ (8000670 <main+0xb4>)
 8000614:	6013      	str	r3, [r2, #0]

  /* creation of xTaskSensor */
  xTaskSensorHandle = osThreadNew(vTaskSensor, NULL, &xTaskSensor_attributes);
 8000616:	4a17      	ldr	r2, [pc, #92]	@ (8000674 <main+0xb8>)
 8000618:	2100      	movs	r1, #0
 800061a:	4817      	ldr	r0, [pc, #92]	@ (8000678 <main+0xbc>)
 800061c:	f002 fefa 	bl	8003414 <osThreadNew>
 8000620:	4603      	mov	r3, r0
 8000622:	4a16      	ldr	r2, [pc, #88]	@ (800067c <main+0xc0>)
 8000624:	6013      	str	r3, [r2, #0]

  /* creation of xTaskAlarm */
  xTaskAlarmHandle = osThreadNew(vTaskAlarm, NULL, &xTaskAlarm_attributes);
 8000626:	4a16      	ldr	r2, [pc, #88]	@ (8000680 <main+0xc4>)
 8000628:	2100      	movs	r1, #0
 800062a:	4816      	ldr	r0, [pc, #88]	@ (8000684 <main+0xc8>)
 800062c:	f002 fef2 	bl	8003414 <osThreadNew>
 8000630:	4603      	mov	r3, r0
 8000632:	4a15      	ldr	r2, [pc, #84]	@ (8000688 <main+0xcc>)
 8000634:	6013      	str	r3, [r2, #0]

  /* creation of xTaskUART */
  xTaskUARTHandle = osThreadNew(vTaskUART, NULL, &xTaskUART_attributes);
 8000636:	4a15      	ldr	r2, [pc, #84]	@ (800068c <main+0xd0>)
 8000638:	2100      	movs	r1, #0
 800063a:	4815      	ldr	r0, [pc, #84]	@ (8000690 <main+0xd4>)
 800063c:	f002 feea 	bl	8003414 <osThreadNew>
 8000640:	4603      	mov	r3, r0
 8000642:	4a14      	ldr	r2, [pc, #80]	@ (8000694 <main+0xd8>)
 8000644:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000646:	f002 febf 	bl	80033c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064a:	bf00      	nop
 800064c:	e7fd      	b.n	800064a <main+0x8e>
 800064e:	bf00      	nop
 8000650:	08007a8c 	.word	0x08007a8c
 8000654:	20000a28 	.word	0x20000a28
 8000658:	08007a9c 	.word	0x08007a9c
 800065c:	20000a7c 	.word	0x20000a7c
 8000660:	08007a74 	.word	0x08007a74
 8000664:	20000914 	.word	0x20000914
 8000668:	080079e4 	.word	0x080079e4
 800066c:	08000945 	.word	0x08000945
 8000670:	2000010c 	.word	0x2000010c
 8000674:	08007a08 	.word	0x08007a08
 8000678:	08000955 	.word	0x08000955
 800067c:	20000110 	.word	0x20000110
 8000680:	08007a2c 	.word	0x08007a2c
 8000684:	08000ad9 	.word	0x08000ad9
 8000688:	200003bc 	.word	0x200003bc
 800068c:	08007a50 	.word	0x08007a50
 8000690:	08000ae9 	.word	0x08000ae9
 8000694:	20000668 	.word	0x20000668

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b094      	sub	sp, #80	@ 0x50
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 0320 	add.w	r3, r7, #32
 80006a2:	2230      	movs	r2, #48	@ 0x30
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f006 fc54 	bl	8006f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	f107 030c 	add.w	r3, r7, #12
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006bc:	2300      	movs	r3, #0
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	4b29      	ldr	r3, [pc, #164]	@ (8000768 <SystemClock_Config+0xd0>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c4:	4a28      	ldr	r2, [pc, #160]	@ (8000768 <SystemClock_Config+0xd0>)
 80006c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80006cc:	4b26      	ldr	r3, [pc, #152]	@ (8000768 <SystemClock_Config+0xd0>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006d8:	2300      	movs	r3, #0
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	4b23      	ldr	r3, [pc, #140]	@ (800076c <SystemClock_Config+0xd4>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006e4:	4a21      	ldr	r2, [pc, #132]	@ (800076c <SystemClock_Config+0xd4>)
 80006e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <SystemClock_Config+0xd4>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f8:	2302      	movs	r3, #2
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fc:	2301      	movs	r3, #1
 80006fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000700:	2310      	movs	r3, #16
 8000702:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000704:	2302      	movs	r3, #2
 8000706:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000708:	2300      	movs	r3, #0
 800070a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800070c:	2310      	movs	r3, #16
 800070e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000710:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000714:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000716:	2304      	movs	r3, #4
 8000718:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800071a:	2307      	movs	r3, #7
 800071c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	f107 0320 	add.w	r3, r7, #32
 8000722:	4618      	mov	r0, r3
 8000724:	f001 faa4 	bl	8001c70 <HAL_RCC_OscConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800072e:	f000 fa67 	bl	8000c00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000732:	230f      	movs	r3, #15
 8000734:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000736:	2302      	movs	r3, #2
 8000738:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800073e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000742:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000748:	f107 030c 	add.w	r3, r7, #12
 800074c:	2102      	movs	r1, #2
 800074e:	4618      	mov	r0, r3
 8000750:	f001 fd06 	bl	8002160 <HAL_RCC_ClockConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800075a:	f000 fa51 	bl	8000c00 <Error_Handler>
  }
}
 800075e:	bf00      	nop
 8000760:	3750      	adds	r7, #80	@ 0x50
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800
 800076c:	40007000 	.word	0x40007000

08000770 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000776:	463b      	mov	r3, r7
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000782:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <MX_ADC1_Init+0x98>)
 8000784:	4a21      	ldr	r2, [pc, #132]	@ (800080c <MX_ADC1_Init+0x9c>)
 8000786:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000788:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <MX_ADC1_Init+0x98>)
 800078a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800078e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000790:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <MX_ADC1_Init+0x98>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000796:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <MX_ADC1_Init+0x98>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800079c:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_ADC1_Init+0x98>)
 800079e:	2200      	movs	r2, #0
 80007a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007aa:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007b0:	4b15      	ldr	r3, [pc, #84]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007b2:	4a17      	ldr	r2, [pc, #92]	@ (8000810 <MX_ADC1_Init+0xa0>)
 80007b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b6:	4b14      	ldr	r3, [pc, #80]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007be:	2201      	movs	r2, #1
 80007c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007c2:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007d0:	480d      	ldr	r0, [pc, #52]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007d2:	f000 fc1f 	bl	8001014 <HAL_ADC_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80007dc:	f000 fa10 	bl	8000c00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80007e0:	230b      	movs	r3, #11
 80007e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007e4:	2301      	movs	r3, #1
 80007e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ec:	463b      	mov	r3, r7
 80007ee:	4619      	mov	r1, r3
 80007f0:	4805      	ldr	r0, [pc, #20]	@ (8000808 <MX_ADC1_Init+0x98>)
 80007f2:	f000 fd9f 	bl	8001334 <HAL_ADC_ConfigChannel>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80007fc:	f000 fa00 	bl	8000c00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000800:	bf00      	nop
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	2000007c 	.word	0x2000007c
 800080c:	40012000 	.word	0x40012000
 8000810:	0f000001 	.word	0x0f000001

08000814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000818:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 800081a:	4a12      	ldr	r2, [pc, #72]	@ (8000864 <MX_USART2_UART_Init+0x50>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 8000820:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b0c      	ldr	r3, [pc, #48]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b0b      	ldr	r3, [pc, #44]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	@ (8000860 <MX_USART2_UART_Init+0x4c>)
 800084c:	f002 f948 	bl	8002ae0 <HAL_UART_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000856:	f000 f9d3 	bl	8000c00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000c4 	.word	0x200000c4
 8000864:	40004400 	.word	0x40004400

08000868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
 8000882:	4b2d      	ldr	r3, [pc, #180]	@ (8000938 <MX_GPIO_Init+0xd0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	4a2c      	ldr	r2, [pc, #176]	@ (8000938 <MX_GPIO_Init+0xd0>)
 8000888:	f043 0304 	orr.w	r3, r3, #4
 800088c:	6313      	str	r3, [r2, #48]	@ 0x30
 800088e:	4b2a      	ldr	r3, [pc, #168]	@ (8000938 <MX_GPIO_Init+0xd0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	f003 0304 	and.w	r3, r3, #4
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b26      	ldr	r3, [pc, #152]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	4a25      	ldr	r2, [pc, #148]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008aa:	4b23      	ldr	r3, [pc, #140]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	4a1e      	ldr	r2, [pc, #120]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a17      	ldr	r2, [pc, #92]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e2:	4b15      	ldr	r3, [pc, #84]	@ (8000938 <MX_GPIO_Init+0xd0>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2160      	movs	r1, #96	@ 0x60
 80008f2:	4812      	ldr	r0, [pc, #72]	@ (800093c <MX_GPIO_Init+0xd4>)
 80008f4:	f001 f9a2 	bl	8001c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008fe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	4619      	mov	r1, r3
 800090e:	480c      	ldr	r0, [pc, #48]	@ (8000940 <MX_GPIO_Init+0xd8>)
 8000910:	f001 f810 	bl	8001934 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8000914:	2360      	movs	r3, #96	@ 0x60
 8000916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	4619      	mov	r1, r3
 800092a:	4804      	ldr	r0, [pc, #16]	@ (800093c <MX_GPIO_Init+0xd4>)
 800092c:	f001 f802 	bl	8001934 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000930:	bf00      	nop
 8000932:	3728      	adds	r7, #40	@ 0x28
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40023800 	.word	0x40023800
 800093c:	40020000 	.word	0x40020000
 8000940:	40020800 	.word	0x40020800

08000944 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800094c:	2001      	movs	r0, #1
 800094e:	f002 fdf3 	bl	8003538 <osDelay>
 8000952:	e7fb      	b.n	800094c <StartDefaultTask+0x8>

08000954 <vTaskSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTaskSensor */
void vTaskSensor(void *argument)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b094      	sub	sp, #80	@ 0x50
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTaskSensor */
  HAL_UART_Transmit(&huart2, (uint8_t*)"Sensor Task Started\r\n", 21, 100);
 800095c:	2364      	movs	r3, #100	@ 0x64
 800095e:	2215      	movs	r2, #21
 8000960:	4954      	ldr	r1, [pc, #336]	@ (8000ab4 <vTaskSensor+0x160>)
 8000962:	4855      	ldr	r0, [pc, #340]	@ (8000ab8 <vTaskSensor+0x164>)
 8000964:	f002 f90c 	bl	8002b80 <HAL_UART_Transmit>
  /* Infinite loop */
  osStatus_t errCode;
  for(;;)
  {
    HAL_ADC_Start(&hadc1);
 8000968:	4854      	ldr	r0, [pc, #336]	@ (8000abc <vTaskSensor+0x168>)
 800096a:	f000 fb97 	bl	800109c <HAL_ADC_Start>


    HAL_StatusTypeDef halStatus = HAL_ADC_PollForConversion(&hadc1,100);
 800096e:	2164      	movs	r1, #100	@ 0x64
 8000970:	4852      	ldr	r0, [pc, #328]	@ (8000abc <vTaskSensor+0x168>)
 8000972:	f000 fc47 	bl	8001204 <HAL_ADC_PollForConversion>
 8000976:	4603      	mov	r3, r0
 8000978:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (halStatus == HAL_TIMEOUT)
 800097c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000980:	2b03      	cmp	r3, #3
 8000982:	d114      	bne.n	80009ae <vTaskSensor+0x5a>
    {
      UARTMsg_t errMsg = {.type = MSG_TYPE_ERROR, .errCode = ERR_CODE_ADC_TIMEOUT};
 8000984:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	2302      	movs	r3, #2
 8000992:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000996:	2314      	movs	r3, #20
 8000998:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
      osMessageQueuePut(xUARTQueueHandle, &errMsg, 0U, 0); // timeout = 0 --> return immediately
 800099c:	4b48      	ldr	r3, [pc, #288]	@ (8000ac0 <vTaskSensor+0x16c>)
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80009a4:	2300      	movs	r3, #0
 80009a6:	2200      	movs	r2, #0
 80009a8:	f003 f830 	bl	8003a0c <osMessageQueuePut>
      continue; // skip the rest of this loop iteration
 80009ac:	e07e      	b.n	8000aac <vTaskSensor+0x158>
    }
    else if (halStatus != HAL_OK) 
 80009ae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d014      	beq.n	80009e0 <vTaskSensor+0x8c>
    {
      UARTMsg_t errMsg = {.type = MSG_TYPE_ERROR, .errCode = ERR_CODE_UNKNOWN};
 80009b6:	f107 0320 	add.w	r3, r7, #32
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	2302      	movs	r3, #2
 80009c4:	f887 3020 	strb.w	r3, [r7, #32]
 80009c8:	2301      	movs	r3, #1
 80009ca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
      osMessageQueuePut(xUARTQueueHandle, &errMsg, 0U, 0);
 80009ce:	4b3c      	ldr	r3, [pc, #240]	@ (8000ac0 <vTaskSensor+0x16c>)
 80009d0:	6818      	ldr	r0, [r3, #0]
 80009d2:	f107 0120 	add.w	r1, r7, #32
 80009d6:	2300      	movs	r3, #0
 80009d8:	2200      	movs	r2, #0
 80009da:	f003 f817 	bl	8003a0c <osMessageQueuePut>
 80009de:	e066      	b.n	8000aae <vTaskSensor+0x15a>
      return;
    }

    errCode = osMutexAcquire(xMutexHandle,100);
 80009e0:	4b38      	ldr	r3, [pc, #224]	@ (8000ac4 <vTaskSensor+0x170>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2164      	movs	r1, #100	@ 0x64
 80009e6:	4618      	mov	r0, r3
 80009e8:	f002 fe47 	bl	800367a <osMutexAcquire>
 80009ec:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (errCode == osErrorTimeout)
 80009ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80009f0:	f113 0f02 	cmn.w	r3, #2
 80009f4:	d112      	bne.n	8000a1c <vTaskSensor+0xc8>
    {
      UARTMsg_t errMsg = {.type = MSG_TYPE_ERROR, .errCode = ERR_CODE_MUTEX_TIMEOUT};
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	2302      	movs	r3, #2
 8000a04:	753b      	strb	r3, [r7, #20]
 8000a06:	2304      	movs	r3, #4
 8000a08:	763b      	strb	r3, [r7, #24]
      osMessageQueuePut(xUARTQueueHandle, &errMsg, 0U, 0);
 8000a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac0 <vTaskSensor+0x16c>)
 8000a0c:	6818      	ldr	r0, [r3, #0]
 8000a0e:	f107 0114 	add.w	r1, r7, #20
 8000a12:	2300      	movs	r3, #0
 8000a14:	2200      	movs	r2, #0
 8000a16:	f002 fff9 	bl	8003a0c <osMessageQueuePut>
      continue; 
 8000a1a:	e047      	b.n	8000aac <vTaskSensor+0x158>
    }
    else if (errCode != osOK) 
 8000a1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d012      	beq.n	8000a48 <vTaskSensor+0xf4>
    {
      UARTMsg_t errMsg = {.type = MSG_TYPE_ERROR, .errCode = ERR_CODE_UNKNOWN};
 8000a22:	f107 0308 	add.w	r3, r7, #8
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	2302      	movs	r3, #2
 8000a30:	723b      	strb	r3, [r7, #8]
 8000a32:	2301      	movs	r3, #1
 8000a34:	733b      	strb	r3, [r7, #12]
      osMessageQueuePut(xUARTQueueHandle, &errMsg, 0U, 0);
 8000a36:	4b22      	ldr	r3, [pc, #136]	@ (8000ac0 <vTaskSensor+0x16c>)
 8000a38:	6818      	ldr	r0, [r3, #0]
 8000a3a:	f107 0108 	add.w	r1, r7, #8
 8000a3e:	2300      	movs	r3, #0
 8000a40:	2200      	movs	r2, #0
 8000a42:	f002 ffe3 	bl	8003a0c <osMessageQueuePut>
 8000a46:	e032      	b.n	8000aae <vTaskSensor+0x15a>
      return;
    }

    uint32_t adcRaw = HAL_ADC_GetValue(&hadc1);
 8000a48:	481c      	ldr	r0, [pc, #112]	@ (8000abc <vTaskSensor+0x168>)
 8000a4a:	f000 fc66 	bl	800131a <HAL_ADC_GetValue>
 8000a4e:	6478      	str	r0, [r7, #68]	@ 0x44
    fBatteryVoltage = (adcRaw * 3.3f) / 4095.0f;
 8000a50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a52:	ee07 3a90 	vmov	s15, r3
 8000a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a5a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000ac8 <vTaskSensor+0x174>
 8000a5e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a62:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8000acc <vTaskSensor+0x178>
 8000a66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <vTaskSensor+0x17c>)
 8000a6c:	edc3 7a00 	vstr	s15, [r3]

    UARTMsg_t batteryMessage = {.type = MSG_TYPE_VOLTAGE, .value = fBatteryVoltage};
 8000a70:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <vTaskSensor+0x17c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
    osMessageQueuePut(xUARTQueueHandle, &batteryMessage, 0U, 10);
 8000a82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <vTaskSensor+0x16c>)
 8000a84:	6818      	ldr	r0, [r3, #0]
 8000a86:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000a8a:	230a      	movs	r3, #10
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f002 ffbd 	bl	8003a0c <osMessageQueuePut>
    osSemaphoreRelease(xBinSemHandle);
 8000a92:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <vTaskSensor+0x180>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4618      	mov	r0, r3
 8000a98:	f002 ff00 	bl	800389c <osSemaphoreRelease>
    osMutexRelease(xMutexHandle);
 8000a9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <vTaskSensor+0x170>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f002 fe35 	bl	8003710 <osMutexRelease>
    osDelay(100);
 8000aa6:	2064      	movs	r0, #100	@ 0x64
 8000aa8:	f002 fd46 	bl	8003538 <osDelay>
  {
 8000aac:	e75c      	b.n	8000968 <vTaskSensor+0x14>
  }
  /* USER CODE END vTaskSensor */
}
 8000aae:	3750      	adds	r7, #80	@ 0x50
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	08007970 	.word	0x08007970
 8000ab8:	200000c4 	.word	0x200000c4
 8000abc:	2000007c 	.word	0x2000007c
 8000ac0:	20000914 	.word	0x20000914
 8000ac4:	20000a28 	.word	0x20000a28
 8000ac8:	40533333 	.word	0x40533333
 8000acc:	457ff000 	.word	0x457ff000
 8000ad0:	20000ad0 	.word	0x20000ad0
 8000ad4:	20000a7c 	.word	0x20000a7c

08000ad8 <vTaskAlarm>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTaskAlarm */
void vTaskAlarm(void *argument)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTaskAlarm */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f002 fd29 	bl	8003538 <osDelay>
 8000ae6:	e7fb      	b.n	8000ae0 <vTaskAlarm+0x8>

08000ae8 <vTaskUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTaskUART */
void vTaskUART(void *argument)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b096      	sub	sp, #88	@ 0x58
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTaskUART */
  HAL_UART_Transmit(&huart2, (uint8_t*)"UART Task Started\r\n", 19, 100);
 8000af0:	2364      	movs	r3, #100	@ 0x64
 8000af2:	2213      	movs	r2, #19
 8000af4:	4932      	ldr	r1, [pc, #200]	@ (8000bc0 <vTaskUART+0xd8>)
 8000af6:	4833      	ldr	r0, [pc, #204]	@ (8000bc4 <vTaskUART+0xdc>)
 8000af8:	f002 f842 	bl	8002b80 <HAL_UART_Transmit>
  UARTMsg_t msg;
  /* Infinite loop */
  for(;;)
  {
    if (osMessageQueueGet(xUARTQueueHandle,&msg,NULL,osWaitForever) == osOK)
 8000afc:	4b32      	ldr	r3, [pc, #200]	@ (8000bc8 <vTaskUART+0xe0>)
 8000afe:	6818      	ldr	r0, [r3, #0]
 8000b00:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f002 ffdf 	bl	8003acc <osMessageQueueGet>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d1f3      	bne.n	8000afc <vTaskUART+0x14>
    // use osWaitForever to block the task until a msg arrives in the queue
    {
      char buffer[64];
      if (msg.type == MSG_TYPE_VOLTAGE)
 8000b14:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d11d      	bne.n	8000b58 <vTaskUART+0x70>
      {
        // snprintf(buffer, sizeof(buffer), "Voltage: %u.%02u V\r\n", msg.value);
        snprintf(buffer, sizeof(buffer), "Raw: %u\r\n", (unsigned int)(msg.value * 1000));
 8000b1c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8000b20:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000bcc <vTaskUART+0xe4>
 8000b24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b2c:	f107 000c 	add.w	r0, r7, #12
 8000b30:	ee17 3a90 	vmov	r3, s15
 8000b34:	4a26      	ldr	r2, [pc, #152]	@ (8000bd0 <vTaskUART+0xe8>)
 8000b36:	2140      	movs	r1, #64	@ 0x40
 8000b38:	f006 f9d6 	bl	8006ee8 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000b3c:	f107 030c 	add.w	r3, r7, #12
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fb4d 	bl	80001e0 <strlen>
 8000b46:	4603      	mov	r3, r0
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	f107 010c 	add.w	r1, r7, #12
 8000b4e:	2364      	movs	r3, #100	@ 0x64
 8000b50:	481c      	ldr	r0, [pc, #112]	@ (8000bc4 <vTaskUART+0xdc>)
 8000b52:	f002 f815 	bl	8002b80 <HAL_UART_Transmit>
 8000b56:	e7d1      	b.n	8000afc <vTaskUART+0x14>
      }
      else if (msg.type == MSG_TYPE_ERROR)
 8000b58:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d115      	bne.n	8000b8c <vTaskUART+0xa4>
      {
        snprintf(buffer, sizeof(buffer), "Error code: %d \r\n", msg.errCode);
 8000b60:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8000b64:	f107 000c 	add.w	r0, r7, #12
 8000b68:	4a1a      	ldr	r2, [pc, #104]	@ (8000bd4 <vTaskUART+0xec>)
 8000b6a:	2140      	movs	r1, #64	@ 0x40
 8000b6c:	f006 f9bc 	bl	8006ee8 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000b70:	f107 030c 	add.w	r3, r7, #12
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff fb33 	bl	80001e0 <strlen>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	f107 010c 	add.w	r1, r7, #12
 8000b82:	2364      	movs	r3, #100	@ 0x64
 8000b84:	480f      	ldr	r0, [pc, #60]	@ (8000bc4 <vTaskUART+0xdc>)
 8000b86:	f001 fffb 	bl	8002b80 <HAL_UART_Transmit>
 8000b8a:	e7b7      	b.n	8000afc <vTaskUART+0x14>
      }
      else if (msg.type == MSG_TYPE_BUTTON)
 8000b8c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d1b3      	bne.n	8000afc <vTaskUART+0x14>
      {
        snprintf(buffer, sizeof(buffer), "Button pressed");
 8000b94:	f107 030c 	add.w	r3, r7, #12
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <vTaskUART+0xf0>)
 8000b9a:	2140      	movs	r1, #64	@ 0x40
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f006 f9a3 	bl	8006ee8 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000ba2:	f107 030c 	add.w	r3, r7, #12
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fb1a 	bl	80001e0 <strlen>
 8000bac:	4603      	mov	r3, r0
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	f107 010c 	add.w	r1, r7, #12
 8000bb4:	2364      	movs	r3, #100	@ 0x64
 8000bb6:	4803      	ldr	r0, [pc, #12]	@ (8000bc4 <vTaskUART+0xdc>)
 8000bb8:	f001 ffe2 	bl	8002b80 <HAL_UART_Transmit>
    if (osMessageQueueGet(xUARTQueueHandle,&msg,NULL,osWaitForever) == osOK)
 8000bbc:	e79e      	b.n	8000afc <vTaskUART+0x14>
 8000bbe:	bf00      	nop
 8000bc0:	08007988 	.word	0x08007988
 8000bc4:	200000c4 	.word	0x200000c4
 8000bc8:	20000914 	.word	0x20000914
 8000bcc:	447a0000 	.word	0x447a0000
 8000bd0:	0800799c 	.word	0x0800799c
 8000bd4:	080079a8 	.word	0x080079a8
 8000bd8:	080079bc 	.word	0x080079bc

08000bdc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a04      	ldr	r2, [pc, #16]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d101      	bne.n	8000bf2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bee:	f000 f9f1 	bl	8000fd4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40010000 	.word	0x40010000

08000c00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c04:	b672      	cpsid	i
}
 8000c06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <Error_Handler+0x8>

08000c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <HAL_MspInit+0x54>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	4a11      	ldr	r2, [pc, #68]	@ (8000c60 <HAL_MspInit+0x54>)
 8000c1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <HAL_MspInit+0x54>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <HAL_MspInit+0x54>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c36:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <HAL_MspInit+0x54>)
 8000c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c3e:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <HAL_MspInit+0x54>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	210f      	movs	r1, #15
 8000c4e:	f06f 0001 	mvn.w	r0, #1
 8000c52:	f000 fe45 	bl	80018e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800

08000c64 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a17      	ldr	r2, [pc, #92]	@ (8000ce0 <HAL_ADC_MspInit+0x7c>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d127      	bne.n	8000cd6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <HAL_ADC_MspInit+0x80>)
 8000c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8e:	4a15      	ldr	r2, [pc, #84]	@ (8000ce4 <HAL_ADC_MspInit+0x80>)
 8000c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <HAL_ADC_MspInit+0x80>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <HAL_ADC_MspInit+0x80>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	4a0e      	ldr	r2, [pc, #56]	@ (8000ce4 <HAL_ADC_MspInit+0x80>)
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <HAL_ADC_MspInit+0x80>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	f003 0304 	and.w	r3, r3, #4
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <HAL_ADC_MspInit+0x84>)
 8000cd2:	f000 fe2f 	bl	8001934 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cd6:	bf00      	nop
 8000cd8:	3728      	adds	r7, #40	@ 0x28
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40012000 	.word	0x40012000
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40020800 	.word	0x40020800

08000cec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a19      	ldr	r2, [pc, #100]	@ (8000d70 <HAL_UART_MspInit+0x84>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d12b      	bne.n	8000d66 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	4b18      	ldr	r3, [pc, #96]	@ (8000d74 <HAL_UART_MspInit+0x88>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d16:	4a17      	ldr	r2, [pc, #92]	@ (8000d74 <HAL_UART_MspInit+0x88>)
 8000d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <HAL_UART_MspInit+0x88>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <HAL_UART_MspInit+0x88>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <HAL_UART_MspInit+0x88>)
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <HAL_UART_MspInit+0x88>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d46:	230c      	movs	r3, #12
 8000d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d56:	2307      	movs	r3, #7
 8000d58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <HAL_UART_MspInit+0x8c>)
 8000d62:	f000 fde7 	bl	8001934 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d66:	bf00      	nop
 8000d68:	3728      	adds	r7, #40	@ 0x28
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40004400 	.word	0x40004400
 8000d74:	40023800 	.word	0x40023800
 8000d78:	40020000 	.word	0x40020000

08000d7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08c      	sub	sp, #48	@ 0x30
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	4b2e      	ldr	r3, [pc, #184]	@ (8000e4c <HAL_InitTick+0xd0>)
 8000d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d94:	4a2d      	ldr	r2, [pc, #180]	@ (8000e4c <HAL_InitTick+0xd0>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8000e4c <HAL_InitTick+0xd0>)
 8000d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000da8:	f107 020c 	add.w	r2, r7, #12
 8000dac:	f107 0310 	add.w	r3, r7, #16
 8000db0:	4611      	mov	r1, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f001 fbf4 	bl	80025a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000db8:	f001 fbde 	bl	8002578 <HAL_RCC_GetPCLK2Freq>
 8000dbc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc0:	4a23      	ldr	r2, [pc, #140]	@ (8000e50 <HAL_InitTick+0xd4>)
 8000dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc6:	0c9b      	lsrs	r3, r3, #18
 8000dc8:	3b01      	subs	r3, #1
 8000dca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000dcc:	4b21      	ldr	r3, [pc, #132]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000dce:	4a22      	ldr	r2, [pc, #136]	@ (8000e58 <HAL_InitTick+0xdc>)
 8000dd0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000dd2:	4b20      	ldr	r3, [pc, #128]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000dd4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dd8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000dda:	4a1e      	ldr	r2, [pc, #120]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dde:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000de0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dec:	4b19      	ldr	r3, [pc, #100]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000df2:	4818      	ldr	r0, [pc, #96]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000df4:	f001 fc06 	bl	8002604 <HAL_TIM_Base_Init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000dfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d11b      	bne.n	8000e3e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e06:	4813      	ldr	r0, [pc, #76]	@ (8000e54 <HAL_InitTick+0xd8>)
 8000e08:	f001 fc56 	bl	80026b8 <HAL_TIM_Base_Start_IT>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d111      	bne.n	8000e3e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e1a:	2019      	movs	r0, #25
 8000e1c:	f000 fd7c 	bl	8001918 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b0f      	cmp	r3, #15
 8000e24:	d808      	bhi.n	8000e38 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000e26:	2200      	movs	r2, #0
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	2019      	movs	r0, #25
 8000e2c:	f000 fd58 	bl	80018e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e30:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <HAL_InitTick+0xe0>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	e002      	b.n	8000e3e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3730      	adds	r7, #48	@ 0x30
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	431bde83 	.word	0x431bde83
 8000e54:	20000ad4 	.word	0x20000ad4
 8000e58:	40010000 	.word	0x40010000
 8000e5c:	20000004 	.word	0x20000004

08000e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <NMI_Handler+0x4>

08000e68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <HardFault_Handler+0x4>

08000e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <MemManage_Handler+0x4>

08000e78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <BusFault_Handler+0x4>

08000e80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <UsageFault_Handler+0x4>

08000e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
	...

08000e98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e9c:	4802      	ldr	r0, [pc, #8]	@ (8000ea8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e9e:	f001 fc6d 	bl	800277c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000ad4 	.word	0x20000ad4

08000eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eb4:	4a14      	ldr	r2, [pc, #80]	@ (8000f08 <_sbrk+0x5c>)
 8000eb6:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <_sbrk+0x60>)
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ec0:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <_sbrk+0x64>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d102      	bne.n	8000ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec8:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <_sbrk+0x64>)
 8000eca:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <_sbrk+0x68>)
 8000ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ece:	4b10      	ldr	r3, [pc, #64]	@ (8000f10 <_sbrk+0x64>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d207      	bcs.n	8000eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000edc:	f006 f8a0 	bl	8007020 <__errno>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	220c      	movs	r2, #12
 8000ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eea:	e009      	b.n	8000f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ef2:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <_sbrk+0x64>)
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a05      	ldr	r2, [pc, #20]	@ (8000f10 <_sbrk+0x64>)
 8000efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000efe:	68fb      	ldr	r3, [r7, #12]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3718      	adds	r7, #24
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20018000 	.word	0x20018000
 8000f0c:	00000400 	.word	0x00000400
 8000f10:	20000b1c 	.word	0x20000b1c
 8000f14:	20005658 	.word	0x20005658

08000f18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <SystemInit+0x20>)
 8000f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f22:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <SystemInit+0x20>)
 8000f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f74 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f40:	f7ff ffea 	bl	8000f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f44:	480c      	ldr	r0, [pc, #48]	@ (8000f78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f46:	490d      	ldr	r1, [pc, #52]	@ (8000f7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f4c:	e002      	b.n	8000f54 <LoopCopyDataInit>

08000f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f52:	3304      	adds	r3, #4

08000f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f58:	d3f9      	bcc.n	8000f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f60:	e001      	b.n	8000f66 <LoopFillZerobss>

08000f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f64:	3204      	adds	r2, #4

08000f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f68:	d3fb      	bcc.n	8000f62 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000f6a:	f006 f85f 	bl	800702c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6e:	f7ff fb25 	bl	80005bc <main>
  bx  lr    
 8000f72:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f74:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f7c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000f80:	08007b08 	.word	0x08007b08
  ldr r2, =_sbss
 8000f84:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000f88:	20005654 	.word	0x20005654

08000f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f8c:	e7fe      	b.n	8000f8c <ADC_IRQHandler>
	...

08000f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f94:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd0 <HAL_Init+0x40>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd0 <HAL_Init+0x40>)
 8000f9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd0 <HAL_Init+0x40>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <HAL_Init+0x40>)
 8000fa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000faa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fac:	4b08      	ldr	r3, [pc, #32]	@ (8000fd0 <HAL_Init+0x40>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a07      	ldr	r2, [pc, #28]	@ (8000fd0 <HAL_Init+0x40>)
 8000fb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f000 fc86 	bl	80018ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fbe:	200f      	movs	r0, #15
 8000fc0:	f7ff fedc 	bl	8000d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc4:	f7ff fe22 	bl	8000c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40023c00 	.word	0x40023c00

08000fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <HAL_IncTick+0x20>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_IncTick+0x24>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	4a04      	ldr	r2, [pc, #16]	@ (8000ff8 <HAL_IncTick+0x24>)
 8000fe6:	6013      	str	r3, [r2, #0]
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	20000008 	.word	0x20000008
 8000ff8:	20000b20 	.word	0x20000b20

08000ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8001000:	4b03      	ldr	r3, [pc, #12]	@ (8001010 <HAL_GetTick+0x14>)
 8001002:	681b      	ldr	r3, [r3, #0]
}
 8001004:	4618      	mov	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	20000b20 	.word	0x20000b20

08001014 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800101c:	2300      	movs	r3, #0
 800101e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e033      	b.n	8001092 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102e:	2b00      	cmp	r3, #0
 8001030:	d109      	bne.n	8001046 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff fe16 	bl	8000c64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	f003 0310 	and.w	r3, r3, #16
 800104e:	2b00      	cmp	r3, #0
 8001050:	d118      	bne.n	8001084 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800105a:	f023 0302 	bic.w	r3, r3, #2
 800105e:	f043 0202 	orr.w	r2, r3, #2
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f000 fa86 	bl	8001578 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2200      	movs	r2, #0
 8001070:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f023 0303 	bic.w	r3, r3, #3
 800107a:	f043 0201 	orr.w	r2, r3, #1
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	641a      	str	r2, [r3, #64]	@ 0x40
 8001082:	e001      	b.n	8001088 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001084:	2301      	movs	r3, #1
 8001086:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001090:	7bfb      	ldrb	r3, [r7, #15]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d101      	bne.n	80010b6 <HAL_ADC_Start+0x1a>
 80010b2:	2302      	movs	r3, #2
 80010b4:	e097      	b.n	80011e6 <HAL_ADC_Start+0x14a>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2201      	movs	r2, #1
 80010ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d018      	beq.n	80010fe <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689a      	ldr	r2, [r3, #8]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f042 0201 	orr.w	r2, r2, #1
 80010da:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010dc:	4b45      	ldr	r3, [pc, #276]	@ (80011f4 <HAL_ADC_Start+0x158>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a45      	ldr	r2, [pc, #276]	@ (80011f8 <HAL_ADC_Start+0x15c>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	0c9a      	lsrs	r2, r3, #18
 80010e8:	4613      	mov	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010f0:	e002      	b.n	80010f8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	3b01      	subs	r3, #1
 80010f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1f9      	bne.n	80010f2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	2b01      	cmp	r3, #1
 800110a:	d15f      	bne.n	80011cc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001114:	f023 0301 	bic.w	r3, r3, #1
 8001118:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800112a:	2b00      	cmp	r3, #0
 800112c:	d007      	beq.n	800113e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001132:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001136:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001142:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800114a:	d106      	bne.n	800115a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001150:	f023 0206 	bic.w	r2, r3, #6
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	645a      	str	r2, [r3, #68]	@ 0x44
 8001158:	e002      	b.n	8001160 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001168:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <HAL_ADC_Start+0x160>)
 800116a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001174:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 031f 	and.w	r3, r3, #31
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10f      	bne.n	80011a2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d129      	bne.n	80011e4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	689a      	ldr	r2, [r3, #8]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	e020      	b.n	80011e4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a16      	ldr	r2, [pc, #88]	@ (8001200 <HAL_ADC_Start+0x164>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d11b      	bne.n	80011e4 <HAL_ADC_Start+0x148>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d114      	bne.n	80011e4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	e00b      	b.n	80011e4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d0:	f043 0210 	orr.w	r2, r3, #16
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011dc:	f043 0201 	orr.w	r2, r3, #1
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000000 	.word	0x20000000
 80011f8:	431bde83 	.word	0x431bde83
 80011fc:	40012300 	.word	0x40012300
 8001200:	40012000 	.word	0x40012000

08001204 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800121c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001220:	d113      	bne.n	800124a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800122c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001230:	d10b      	bne.n	800124a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	f043 0220 	orr.w	r2, r3, #32
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e063      	b.n	8001312 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800124a:	f7ff fed7 	bl	8000ffc <HAL_GetTick>
 800124e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001250:	e021      	b.n	8001296 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001258:	d01d      	beq.n	8001296 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d007      	beq.n	8001270 <HAL_ADC_PollForConversion+0x6c>
 8001260:	f7ff fecc 	bl	8000ffc <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d212      	bcs.n	8001296 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b02      	cmp	r3, #2
 800127c:	d00b      	beq.n	8001296 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	f043 0204 	orr.w	r2, r3, #4
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e03d      	b.n	8001312 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d1d6      	bne.n	8001252 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f06f 0212 	mvn.w	r2, #18
 80012ac:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d123      	bne.n	8001310 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d11f      	bne.n	8001310 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d006      	beq.n	80012ec <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d111      	bne.n	8001310 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d105      	bne.n	8001310 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	f043 0201 	orr.w	r2, r3, #1
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800131a:	b480      	push	{r7}
 800131c:	b083      	sub	sp, #12
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001328:	4618      	mov	r0, r3
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001348:	2b01      	cmp	r3, #1
 800134a:	d101      	bne.n	8001350 <HAL_ADC_ConfigChannel+0x1c>
 800134c:	2302      	movs	r3, #2
 800134e:	e105      	b.n	800155c <HAL_ADC_ConfigChannel+0x228>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2201      	movs	r2, #1
 8001354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b09      	cmp	r3, #9
 800135e:	d925      	bls.n	80013ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68d9      	ldr	r1, [r3, #12]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	b29b      	uxth	r3, r3
 800136c:	461a      	mov	r2, r3
 800136e:	4613      	mov	r3, r2
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	4413      	add	r3, r2
 8001374:	3b1e      	subs	r3, #30
 8001376:	2207      	movs	r2, #7
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	43da      	mvns	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	400a      	ands	r2, r1
 8001384:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	68d9      	ldr	r1, [r3, #12]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	b29b      	uxth	r3, r3
 8001396:	4618      	mov	r0, r3
 8001398:	4603      	mov	r3, r0
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	4403      	add	r3, r0
 800139e:	3b1e      	subs	r3, #30
 80013a0:	409a      	lsls	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	430a      	orrs	r2, r1
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	e022      	b.n	80013f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6919      	ldr	r1, [r3, #16]
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	461a      	mov	r2, r3
 80013ba:	4613      	mov	r3, r2
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	4413      	add	r3, r2
 80013c0:	2207      	movs	r2, #7
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43da      	mvns	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	400a      	ands	r2, r1
 80013ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6919      	ldr	r1, [r3, #16]
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	4618      	mov	r0, r3
 80013e2:	4603      	mov	r3, r0
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4403      	add	r3, r0
 80013e8:	409a      	lsls	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	430a      	orrs	r2, r1
 80013f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b06      	cmp	r3, #6
 80013f8:	d824      	bhi.n	8001444 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	3b05      	subs	r3, #5
 800140c:	221f      	movs	r2, #31
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43da      	mvns	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	400a      	ands	r2, r1
 800141a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	b29b      	uxth	r3, r3
 8001428:	4618      	mov	r0, r3
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	4613      	mov	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4413      	add	r3, r2
 8001434:	3b05      	subs	r3, #5
 8001436:	fa00 f203 	lsl.w	r2, r0, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	430a      	orrs	r2, r1
 8001440:	635a      	str	r2, [r3, #52]	@ 0x34
 8001442:	e04c      	b.n	80014de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2b0c      	cmp	r3, #12
 800144a:	d824      	bhi.n	8001496 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685a      	ldr	r2, [r3, #4]
 8001456:	4613      	mov	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	3b23      	subs	r3, #35	@ 0x23
 800145e:	221f      	movs	r2, #31
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	43da      	mvns	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	400a      	ands	r2, r1
 800146c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	b29b      	uxth	r3, r3
 800147a:	4618      	mov	r0, r3
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	3b23      	subs	r3, #35	@ 0x23
 8001488:	fa00 f203 	lsl.w	r2, r0, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	430a      	orrs	r2, r1
 8001492:	631a      	str	r2, [r3, #48]	@ 0x30
 8001494:	e023      	b.n	80014de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	4613      	mov	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	3b41      	subs	r3, #65	@ 0x41
 80014a8:	221f      	movs	r2, #31
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43da      	mvns	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	400a      	ands	r2, r1
 80014b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685a      	ldr	r2, [r3, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	3b41      	subs	r3, #65	@ 0x41
 80014d2:	fa00 f203 	lsl.w	r2, r0, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014de:	4b22      	ldr	r3, [pc, #136]	@ (8001568 <HAL_ADC_ConfigChannel+0x234>)
 80014e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a21      	ldr	r2, [pc, #132]	@ (800156c <HAL_ADC_ConfigChannel+0x238>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d109      	bne.n	8001500 <HAL_ADC_ConfigChannel+0x1cc>
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b12      	cmp	r3, #18
 80014f2:	d105      	bne.n	8001500 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a19      	ldr	r2, [pc, #100]	@ (800156c <HAL_ADC_ConfigChannel+0x238>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d123      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x21e>
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b10      	cmp	r3, #16
 8001510:	d003      	beq.n	800151a <HAL_ADC_ConfigChannel+0x1e6>
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b11      	cmp	r3, #17
 8001518:	d11b      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b10      	cmp	r3, #16
 800152c:	d111      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <HAL_ADC_ConfigChannel+0x23c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a10      	ldr	r2, [pc, #64]	@ (8001574 <HAL_ADC_ConfigChannel+0x240>)
 8001534:	fba2 2303 	umull	r2, r3, r2, r3
 8001538:	0c9a      	lsrs	r2, r3, #18
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001544:	e002      	b.n	800154c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	3b01      	subs	r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f9      	bne.n	8001546 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	40012300 	.word	0x40012300
 800156c:	40012000 	.word	0x40012000
 8001570:	20000000 	.word	0x20000000
 8001574:	431bde83 	.word	0x431bde83

08001578 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001580:	4b79      	ldr	r3, [pc, #484]	@ (8001768 <ADC_Init+0x1f0>)
 8001582:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	431a      	orrs	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6859      	ldr	r1, [r3, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	691b      	ldr	r3, [r3, #16]
 80015b8:	021a      	lsls	r2, r3, #8
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	430a      	orrs	r2, r1
 80015c0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80015d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	6859      	ldr	r1, [r3, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	689a      	ldr	r2, [r3, #8]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80015f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6899      	ldr	r1, [r3, #8]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	430a      	orrs	r2, r1
 8001604:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160a:	4a58      	ldr	r2, [pc, #352]	@ (800176c <ADC_Init+0x1f4>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d022      	beq.n	8001656 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800161e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6899      	ldr	r1, [r3, #8]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001640:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6899      	ldr	r1, [r3, #8]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	e00f      	b.n	8001676 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001664:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001674:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 0202 	bic.w	r2, r2, #2
 8001684:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	6899      	ldr	r1, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	7e1b      	ldrb	r3, [r3, #24]
 8001690:	005a      	lsls	r2, r3, #1
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d01b      	beq.n	80016dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80016b2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80016c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6859      	ldr	r1, [r3, #4]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ce:	3b01      	subs	r3, #1
 80016d0:	035a      	lsls	r2, r3, #13
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	e007      	b.n	80016ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016ea:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80016fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	3b01      	subs	r3, #1
 8001708:	051a      	lsls	r2, r3, #20
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	430a      	orrs	r2, r1
 8001710:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001720:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6899      	ldr	r1, [r3, #8]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800172e:	025a      	lsls	r2, r3, #9
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6899      	ldr	r1, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	029a      	lsls	r2, r3, #10
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	430a      	orrs	r2, r1
 800175a:	609a      	str	r2, [r3, #8]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	40012300 	.word	0x40012300
 800176c:	0f000001 	.word	0x0f000001

08001770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001780:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800178c:	4013      	ands	r3, r2
 800178e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001798:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800179c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017a2:	4a04      	ldr	r2, [pc, #16]	@ (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	60d3      	str	r3, [r2, #12]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017bc:	4b04      	ldr	r3, [pc, #16]	@ (80017d0 <__NVIC_GetPriorityGrouping+0x18>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	0a1b      	lsrs	r3, r3, #8
 80017c2:	f003 0307 	and.w	r3, r3, #7
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	db0b      	blt.n	80017fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	f003 021f 	and.w	r2, r3, #31
 80017ec:	4907      	ldr	r1, [pc, #28]	@ (800180c <__NVIC_EnableIRQ+0x38>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	095b      	lsrs	r3, r3, #5
 80017f4:	2001      	movs	r0, #1
 80017f6:	fa00 f202 	lsl.w	r2, r0, r2
 80017fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	e000e100 	.word	0xe000e100

08001810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	6039      	str	r1, [r7, #0]
 800181a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001820:	2b00      	cmp	r3, #0
 8001822:	db0a      	blt.n	800183a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	b2da      	uxtb	r2, r3
 8001828:	490c      	ldr	r1, [pc, #48]	@ (800185c <__NVIC_SetPriority+0x4c>)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	0112      	lsls	r2, r2, #4
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	440b      	add	r3, r1
 8001834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001838:	e00a      	b.n	8001850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4908      	ldr	r1, [pc, #32]	@ (8001860 <__NVIC_SetPriority+0x50>)
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	3b04      	subs	r3, #4
 8001848:	0112      	lsls	r2, r2, #4
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	440b      	add	r3, r1
 800184e:	761a      	strb	r2, [r3, #24]
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	e000e100 	.word	0xe000e100
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	@ 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f1c3 0307 	rsb	r3, r3, #7
 800187e:	2b04      	cmp	r3, #4
 8001880:	bf28      	it	cs
 8001882:	2304      	movcs	r3, #4
 8001884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3304      	adds	r3, #4
 800188a:	2b06      	cmp	r3, #6
 800188c:	d902      	bls.n	8001894 <NVIC_EncodePriority+0x30>
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3b03      	subs	r3, #3
 8001892:	e000      	b.n	8001896 <NVIC_EncodePriority+0x32>
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	f04f 32ff 	mov.w	r2, #4294967295
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	43da      	mvns	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	401a      	ands	r2, r3
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018ac:	f04f 31ff 	mov.w	r1, #4294967295
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	fa01 f303 	lsl.w	r3, r1, r3
 80018b6:	43d9      	mvns	r1, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018bc:	4313      	orrs	r3, r2
         );
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3724      	adds	r7, #36	@ 0x24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b082      	sub	sp, #8
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f7ff ff4c 	bl	8001770 <__NVIC_SetPriorityGrouping>
}
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
 80018ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f2:	f7ff ff61 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 80018f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	68b9      	ldr	r1, [r7, #8]
 80018fc:	6978      	ldr	r0, [r7, #20]
 80018fe:	f7ff ffb1 	bl	8001864 <NVIC_EncodePriority>
 8001902:	4602      	mov	r2, r0
 8001904:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001908:	4611      	mov	r1, r2
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff ff80 	bl	8001810 <__NVIC_SetPriority>
}
 8001910:	bf00      	nop
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ff54 	bl	80017d4 <__NVIC_EnableIRQ>
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001934:	b480      	push	{r7}
 8001936:	b089      	sub	sp, #36	@ 0x24
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001946:	2300      	movs	r3, #0
 8001948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	e159      	b.n	8001c04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001950:	2201      	movs	r2, #1
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	697a      	ldr	r2, [r7, #20]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	429a      	cmp	r2, r3
 800196a:	f040 8148 	bne.w	8001bfe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f003 0303 	and.w	r3, r3, #3
 8001976:	2b01      	cmp	r3, #1
 8001978:	d005      	beq.n	8001986 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001982:	2b02      	cmp	r3, #2
 8001984:	d130      	bne.n	80019e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	2203      	movs	r2, #3
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	68da      	ldr	r2, [r3, #12]
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019bc:	2201      	movs	r2, #1
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	091b      	lsrs	r3, r3, #4
 80019d2:	f003 0201 	and.w	r2, r3, #1
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 0303 	and.w	r3, r3, #3
 80019f0:	2b03      	cmp	r3, #3
 80019f2:	d017      	beq.n	8001a24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	2203      	movs	r2, #3
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f003 0303 	and.w	r3, r3, #3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d123      	bne.n	8001a78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	08da      	lsrs	r2, r3, #3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3208      	adds	r2, #8
 8001a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	220f      	movs	r2, #15
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4013      	ands	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	691a      	ldr	r2, [r3, #16]
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	08da      	lsrs	r2, r3, #3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3208      	adds	r2, #8
 8001a72:	69b9      	ldr	r1, [r7, #24]
 8001a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	2203      	movs	r2, #3
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 0203 	and.w	r2, r3, #3
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	f000 80a2 	beq.w	8001bfe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	4b57      	ldr	r3, [pc, #348]	@ (8001c1c <HAL_GPIO_Init+0x2e8>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac2:	4a56      	ldr	r2, [pc, #344]	@ (8001c1c <HAL_GPIO_Init+0x2e8>)
 8001ac4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aca:	4b54      	ldr	r3, [pc, #336]	@ (8001c1c <HAL_GPIO_Init+0x2e8>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ad6:	4a52      	ldr	r2, [pc, #328]	@ (8001c20 <HAL_GPIO_Init+0x2ec>)
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	089b      	lsrs	r3, r3, #2
 8001adc:	3302      	adds	r3, #2
 8001ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	f003 0303 	and.w	r3, r3, #3
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	220f      	movs	r2, #15
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	43db      	mvns	r3, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4013      	ands	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a49      	ldr	r2, [pc, #292]	@ (8001c24 <HAL_GPIO_Init+0x2f0>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d019      	beq.n	8001b36 <HAL_GPIO_Init+0x202>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a48      	ldr	r2, [pc, #288]	@ (8001c28 <HAL_GPIO_Init+0x2f4>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d013      	beq.n	8001b32 <HAL_GPIO_Init+0x1fe>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a47      	ldr	r2, [pc, #284]	@ (8001c2c <HAL_GPIO_Init+0x2f8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d00d      	beq.n	8001b2e <HAL_GPIO_Init+0x1fa>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a46      	ldr	r2, [pc, #280]	@ (8001c30 <HAL_GPIO_Init+0x2fc>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d007      	beq.n	8001b2a <HAL_GPIO_Init+0x1f6>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a45      	ldr	r2, [pc, #276]	@ (8001c34 <HAL_GPIO_Init+0x300>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d101      	bne.n	8001b26 <HAL_GPIO_Init+0x1f2>
 8001b22:	2304      	movs	r3, #4
 8001b24:	e008      	b.n	8001b38 <HAL_GPIO_Init+0x204>
 8001b26:	2307      	movs	r3, #7
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x204>
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e004      	b.n	8001b38 <HAL_GPIO_Init+0x204>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e002      	b.n	8001b38 <HAL_GPIO_Init+0x204>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_GPIO_Init+0x204>
 8001b36:	2300      	movs	r3, #0
 8001b38:	69fa      	ldr	r2, [r7, #28]
 8001b3a:	f002 0203 	and.w	r2, r2, #3
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	4093      	lsls	r3, r2
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b48:	4935      	ldr	r1, [pc, #212]	@ (8001c20 <HAL_GPIO_Init+0x2ec>)
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	089b      	lsrs	r3, r3, #2
 8001b4e:	3302      	adds	r3, #2
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b56:	4b38      	ldr	r3, [pc, #224]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b7a:	4a2f      	ldr	r2, [pc, #188]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b80:	4b2d      	ldr	r3, [pc, #180]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ba4:	4a24      	ldr	r2, [pc, #144]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001baa:	4b23      	ldr	r3, [pc, #140]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bce:	4a1a      	ldr	r2, [pc, #104]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bd4:	4b18      	ldr	r3, [pc, #96]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8001c38 <HAL_GPIO_Init+0x304>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3301      	adds	r3, #1
 8001c02:	61fb      	str	r3, [r7, #28]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b0f      	cmp	r3, #15
 8001c08:	f67f aea2 	bls.w	8001950 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3724      	adds	r7, #36	@ 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40013800 	.word	0x40013800
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	40020c00 	.word	0x40020c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40013c00 	.word	0x40013c00

08001c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	807b      	strh	r3, [r7, #2]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c4c:	787b      	ldrb	r3, [r7, #1]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c52:	887a      	ldrh	r2, [r7, #2]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c58:	e003      	b.n	8001c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c5a:	887b      	ldrh	r3, [r7, #2]
 8001c5c:	041a      	lsls	r2, r3, #16
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	619a      	str	r2, [r3, #24]
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e267      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d075      	beq.n	8001d7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c8e:	4b88      	ldr	r3, [pc, #544]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	d00c      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c9a:	4b85      	ldr	r3, [pc, #532]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d112      	bne.n	8001ccc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ca6:	4b82      	ldr	r3, [pc, #520]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cb2:	d10b      	bne.n	8001ccc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d05b      	beq.n	8001d78 <HAL_RCC_OscConfig+0x108>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d157      	bne.n	8001d78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e242      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cd4:	d106      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x74>
 8001cd6:	4b76      	ldr	r3, [pc, #472]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a75      	ldr	r2, [pc, #468]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	e01d      	b.n	8001d20 <HAL_RCC_OscConfig+0xb0>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cec:	d10c      	bne.n	8001d08 <HAL_RCC_OscConfig+0x98>
 8001cee:	4b70      	ldr	r3, [pc, #448]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a6f      	ldr	r2, [pc, #444]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	4b6d      	ldr	r3, [pc, #436]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a6c      	ldr	r2, [pc, #432]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	e00b      	b.n	8001d20 <HAL_RCC_OscConfig+0xb0>
 8001d08:	4b69      	ldr	r3, [pc, #420]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a68      	ldr	r2, [pc, #416]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	4b66      	ldr	r3, [pc, #408]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a65      	ldr	r2, [pc, #404]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d013      	beq.n	8001d50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d28:	f7ff f968 	bl	8000ffc <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d30:	f7ff f964 	bl	8000ffc <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b64      	cmp	r3, #100	@ 0x64
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e207      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d42:	4b5b      	ldr	r3, [pc, #364]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0xc0>
 8001d4e:	e014      	b.n	8001d7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d50:	f7ff f954 	bl	8000ffc <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d58:	f7ff f950 	bl	8000ffc <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b64      	cmp	r3, #100	@ 0x64
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e1f3      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6a:	4b51      	ldr	r3, [pc, #324]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f0      	bne.n	8001d58 <HAL_RCC_OscConfig+0xe8>
 8001d76:	e000      	b.n	8001d7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d063      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d86:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00b      	beq.n	8001daa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d92:	4b47      	ldr	r3, [pc, #284]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d9a:	2b08      	cmp	r3, #8
 8001d9c:	d11c      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d9e:	4b44      	ldr	r3, [pc, #272]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d116      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001daa:	4b41      	ldr	r3, [pc, #260]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d005      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x152>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d001      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e1c7      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc2:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	4937      	ldr	r1, [pc, #220]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dd6:	e03a      	b.n	8001e4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d020      	beq.n	8001e22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de0:	4b34      	ldr	r3, [pc, #208]	@ (8001eb4 <HAL_RCC_OscConfig+0x244>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de6:	f7ff f909 	bl	8000ffc <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dee:	f7ff f905 	bl	8000ffc <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e1a8      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e00:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e0c:	4b28      	ldr	r3, [pc, #160]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	4925      	ldr	r1, [pc, #148]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	600b      	str	r3, [r1, #0]
 8001e20:	e015      	b.n	8001e4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e22:	4b24      	ldr	r3, [pc, #144]	@ (8001eb4 <HAL_RCC_OscConfig+0x244>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7ff f8e8 	bl	8000ffc <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e30:	f7ff f8e4 	bl	8000ffc <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e187      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e42:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0308 	and.w	r3, r3, #8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d036      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d016      	beq.n	8001e90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e62:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <HAL_RCC_OscConfig+0x248>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e68:	f7ff f8c8 	bl	8000ffc <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e70:	f7ff f8c4 	bl	8000ffc <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e167      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e82:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb0 <HAL_RCC_OscConfig+0x240>)
 8001e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0f0      	beq.n	8001e70 <HAL_RCC_OscConfig+0x200>
 8001e8e:	e01b      	b.n	8001ec8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <HAL_RCC_OscConfig+0x248>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e96:	f7ff f8b1 	bl	8000ffc <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e9c:	e00e      	b.n	8001ebc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9e:	f7ff f8ad 	bl	8000ffc <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d907      	bls.n	8001ebc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e150      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	42470000 	.word	0x42470000
 8001eb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ebc:	4b88      	ldr	r3, [pc, #544]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001ebe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1ea      	bne.n	8001e9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 8097 	beq.w	8002004 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eda:	4b81      	ldr	r3, [pc, #516]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10f      	bne.n	8001f06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	4b7d      	ldr	r3, [pc, #500]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eee:	4a7c      	ldr	r2, [pc, #496]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f02:	2301      	movs	r3, #1
 8001f04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f06:	4b77      	ldr	r3, [pc, #476]	@ (80020e4 <HAL_RCC_OscConfig+0x474>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d118      	bne.n	8001f44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f12:	4b74      	ldr	r3, [pc, #464]	@ (80020e4 <HAL_RCC_OscConfig+0x474>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a73      	ldr	r2, [pc, #460]	@ (80020e4 <HAL_RCC_OscConfig+0x474>)
 8001f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f1e:	f7ff f86d 	bl	8000ffc <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f24:	e008      	b.n	8001f38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f26:	f7ff f869 	bl	8000ffc <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d901      	bls.n	8001f38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e10c      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f38:	4b6a      	ldr	r3, [pc, #424]	@ (80020e4 <HAL_RCC_OscConfig+0x474>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0f0      	beq.n	8001f26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_OscConfig+0x2ea>
 8001f4c:	4b64      	ldr	r3, [pc, #400]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f50:	4a63      	ldr	r2, [pc, #396]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f58:	e01c      	b.n	8001f94 <HAL_RCC_OscConfig+0x324>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b05      	cmp	r3, #5
 8001f60:	d10c      	bne.n	8001f7c <HAL_RCC_OscConfig+0x30c>
 8001f62:	4b5f      	ldr	r3, [pc, #380]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f66:	4a5e      	ldr	r2, [pc, #376]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f68:	f043 0304 	orr.w	r3, r3, #4
 8001f6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f6e:	4b5c      	ldr	r3, [pc, #368]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f72:	4a5b      	ldr	r2, [pc, #364]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f7a:	e00b      	b.n	8001f94 <HAL_RCC_OscConfig+0x324>
 8001f7c:	4b58      	ldr	r3, [pc, #352]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f80:	4a57      	ldr	r2, [pc, #348]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f82:	f023 0301 	bic.w	r3, r3, #1
 8001f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f88:	4b55      	ldr	r3, [pc, #340]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8c:	4a54      	ldr	r2, [pc, #336]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001f8e:	f023 0304 	bic.w	r3, r3, #4
 8001f92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d015      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9c:	f7ff f82e 	bl	8000ffc <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa4:	f7ff f82a 	bl	8000ffc <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e0cb      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fba:	4b49      	ldr	r3, [pc, #292]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0ee      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x334>
 8001fc6:	e014      	b.n	8001ff2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc8:	f7ff f818 	bl	8000ffc <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd0:	f7ff f814 	bl	8000ffc <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e0b5      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fe6:	4b3e      	ldr	r3, [pc, #248]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1ee      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ff2:	7dfb      	ldrb	r3, [r7, #23]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d105      	bne.n	8002004 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff8:	4b39      	ldr	r3, [pc, #228]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffc:	4a38      	ldr	r2, [pc, #224]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8001ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002002:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 80a1 	beq.w	8002150 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800200e:	4b34      	ldr	r3, [pc, #208]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 030c 	and.w	r3, r3, #12
 8002016:	2b08      	cmp	r3, #8
 8002018:	d05c      	beq.n	80020d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d141      	bne.n	80020a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002022:	4b31      	ldr	r3, [pc, #196]	@ (80020e8 <HAL_RCC_OscConfig+0x478>)
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002028:	f7fe ffe8 	bl	8000ffc <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002030:	f7fe ffe4 	bl	8000ffc <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e087      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002042:	4b27      	ldr	r3, [pc, #156]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f0      	bne.n	8002030 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	69da      	ldr	r2, [r3, #28]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	431a      	orrs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205c:	019b      	lsls	r3, r3, #6
 800205e:	431a      	orrs	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002064:	085b      	lsrs	r3, r3, #1
 8002066:	3b01      	subs	r3, #1
 8002068:	041b      	lsls	r3, r3, #16
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002070:	061b      	lsls	r3, r3, #24
 8002072:	491b      	ldr	r1, [pc, #108]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 8002074:	4313      	orrs	r3, r2
 8002076:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002078:	4b1b      	ldr	r3, [pc, #108]	@ (80020e8 <HAL_RCC_OscConfig+0x478>)
 800207a:	2201      	movs	r2, #1
 800207c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207e:	f7fe ffbd 	bl	8000ffc <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002084:	e008      	b.n	8002098 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002086:	f7fe ffb9 	bl	8000ffc <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e05c      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0f0      	beq.n	8002086 <HAL_RCC_OscConfig+0x416>
 80020a4:	e054      	b.n	8002150 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a6:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <HAL_RCC_OscConfig+0x478>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ac:	f7fe ffa6 	bl	8000ffc <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b4:	f7fe ffa2 	bl	8000ffc <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e045      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020c6:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <HAL_RCC_OscConfig+0x470>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f0      	bne.n	80020b4 <HAL_RCC_OscConfig+0x444>
 80020d2:	e03d      	b.n	8002150 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d107      	bne.n	80020ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e038      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40007000 	.word	0x40007000
 80020e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <HAL_RCC_OscConfig+0x4ec>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d028      	beq.n	800214c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002104:	429a      	cmp	r2, r3
 8002106:	d121      	bne.n	800214c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002112:	429a      	cmp	r2, r3
 8002114:	d11a      	bne.n	800214c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800211c:	4013      	ands	r3, r2
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002122:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002124:	4293      	cmp	r3, r2
 8002126:	d111      	bne.n	800214c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002132:	085b      	lsrs	r3, r3, #1
 8002134:	3b01      	subs	r3, #1
 8002136:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002138:	429a      	cmp	r2, r3
 800213a:	d107      	bne.n	800214c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002146:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002148:	429a      	cmp	r2, r3
 800214a:	d001      	beq.n	8002150 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e000      	b.n	8002152 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800

08002160 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e0cc      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002174:	4b68      	ldr	r3, [pc, #416]	@ (8002318 <HAL_RCC_ClockConfig+0x1b8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d90c      	bls.n	800219c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4b65      	ldr	r3, [pc, #404]	@ (8002318 <HAL_RCC_ClockConfig+0x1b8>)
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	b2d2      	uxtb	r2, r2
 8002188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b63      	ldr	r3, [pc, #396]	@ (8002318 <HAL_RCC_ClockConfig+0x1b8>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e0b8      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d020      	beq.n	80021ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d005      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021b4:	4b59      	ldr	r3, [pc, #356]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	4a58      	ldr	r2, [pc, #352]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80021ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80021be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021cc:	4b53      	ldr	r3, [pc, #332]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	4a52      	ldr	r2, [pc, #328]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021d8:	4b50      	ldr	r3, [pc, #320]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	494d      	ldr	r1, [pc, #308]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d044      	beq.n	8002280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d107      	bne.n	800220e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fe:	4b47      	ldr	r3, [pc, #284]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d119      	bne.n	800223e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e07f      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b02      	cmp	r3, #2
 8002214:	d003      	beq.n	800221e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800221a:	2b03      	cmp	r3, #3
 800221c:	d107      	bne.n	800222e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800221e:	4b3f      	ldr	r3, [pc, #252]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d109      	bne.n	800223e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e06f      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800222e:	4b3b      	ldr	r3, [pc, #236]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e067      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800223e:	4b37      	ldr	r3, [pc, #220]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f023 0203 	bic.w	r2, r3, #3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	4934      	ldr	r1, [pc, #208]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 800224c:	4313      	orrs	r3, r2
 800224e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002250:	f7fe fed4 	bl	8000ffc <HAL_GetTick>
 8002254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002256:	e00a      	b.n	800226e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002258:	f7fe fed0 	bl	8000ffc <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002266:	4293      	cmp	r3, r2
 8002268:	d901      	bls.n	800226e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e04f      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800226e:	4b2b      	ldr	r3, [pc, #172]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 020c 	and.w	r2, r3, #12
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	429a      	cmp	r2, r3
 800227e:	d1eb      	bne.n	8002258 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002280:	4b25      	ldr	r3, [pc, #148]	@ (8002318 <HAL_RCC_ClockConfig+0x1b8>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d20c      	bcs.n	80022a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228e:	4b22      	ldr	r3, [pc, #136]	@ (8002318 <HAL_RCC_ClockConfig+0x1b8>)
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002296:	4b20      	ldr	r3, [pc, #128]	@ (8002318 <HAL_RCC_ClockConfig+0x1b8>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d001      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e032      	b.n	800230e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022b4:	4b19      	ldr	r3, [pc, #100]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4916      	ldr	r1, [pc, #88]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0308 	and.w	r3, r3, #8
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d009      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022d2:	4b12      	ldr	r3, [pc, #72]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	490e      	ldr	r1, [pc, #56]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022e6:	f000 f821 	bl	800232c <HAL_RCC_GetSysClockFreq>
 80022ea:	4602      	mov	r2, r0
 80022ec:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	091b      	lsrs	r3, r3, #4
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	490a      	ldr	r1, [pc, #40]	@ (8002320 <HAL_RCC_ClockConfig+0x1c0>)
 80022f8:	5ccb      	ldrb	r3, [r1, r3]
 80022fa:	fa22 f303 	lsr.w	r3, r2, r3
 80022fe:	4a09      	ldr	r2, [pc, #36]	@ (8002324 <HAL_RCC_ClockConfig+0x1c4>)
 8002300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002302:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <HAL_RCC_ClockConfig+0x1c8>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fd38 	bl	8000d7c <HAL_InitTick>

  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40023c00 	.word	0x40023c00
 800231c:	40023800 	.word	0x40023800
 8002320:	08007aac 	.word	0x08007aac
 8002324:	20000000 	.word	0x20000000
 8002328:	20000004 	.word	0x20000004

0800232c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800232c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002330:	b094      	sub	sp, #80	@ 0x50
 8002332:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002340:	2300      	movs	r3, #0
 8002342:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002344:	4b79      	ldr	r3, [pc, #484]	@ (800252c <HAL_RCC_GetSysClockFreq+0x200>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 030c 	and.w	r3, r3, #12
 800234c:	2b08      	cmp	r3, #8
 800234e:	d00d      	beq.n	800236c <HAL_RCC_GetSysClockFreq+0x40>
 8002350:	2b08      	cmp	r3, #8
 8002352:	f200 80e1 	bhi.w	8002518 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <HAL_RCC_GetSysClockFreq+0x34>
 800235a:	2b04      	cmp	r3, #4
 800235c:	d003      	beq.n	8002366 <HAL_RCC_GetSysClockFreq+0x3a>
 800235e:	e0db      	b.n	8002518 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002360:	4b73      	ldr	r3, [pc, #460]	@ (8002530 <HAL_RCC_GetSysClockFreq+0x204>)
 8002362:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002364:	e0db      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002366:	4b73      	ldr	r3, [pc, #460]	@ (8002534 <HAL_RCC_GetSysClockFreq+0x208>)
 8002368:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800236a:	e0d8      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800236c:	4b6f      	ldr	r3, [pc, #444]	@ (800252c <HAL_RCC_GetSysClockFreq+0x200>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002374:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002376:	4b6d      	ldr	r3, [pc, #436]	@ (800252c <HAL_RCC_GetSysClockFreq+0x200>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d063      	beq.n	800244a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002382:	4b6a      	ldr	r3, [pc, #424]	@ (800252c <HAL_RCC_GetSysClockFreq+0x200>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	099b      	lsrs	r3, r3, #6
 8002388:	2200      	movs	r2, #0
 800238a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800238c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800238e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002390:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002394:	633b      	str	r3, [r7, #48]	@ 0x30
 8002396:	2300      	movs	r3, #0
 8002398:	637b      	str	r3, [r7, #52]	@ 0x34
 800239a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800239e:	4622      	mov	r2, r4
 80023a0:	462b      	mov	r3, r5
 80023a2:	f04f 0000 	mov.w	r0, #0
 80023a6:	f04f 0100 	mov.w	r1, #0
 80023aa:	0159      	lsls	r1, r3, #5
 80023ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023b0:	0150      	lsls	r0, r2, #5
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4621      	mov	r1, r4
 80023b8:	1a51      	subs	r1, r2, r1
 80023ba:	6139      	str	r1, [r7, #16]
 80023bc:	4629      	mov	r1, r5
 80023be:	eb63 0301 	sbc.w	r3, r3, r1
 80023c2:	617b      	str	r3, [r7, #20]
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023d0:	4659      	mov	r1, fp
 80023d2:	018b      	lsls	r3, r1, #6
 80023d4:	4651      	mov	r1, sl
 80023d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023da:	4651      	mov	r1, sl
 80023dc:	018a      	lsls	r2, r1, #6
 80023de:	4651      	mov	r1, sl
 80023e0:	ebb2 0801 	subs.w	r8, r2, r1
 80023e4:	4659      	mov	r1, fp
 80023e6:	eb63 0901 	sbc.w	r9, r3, r1
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	f04f 0300 	mov.w	r3, #0
 80023f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023fe:	4690      	mov	r8, r2
 8002400:	4699      	mov	r9, r3
 8002402:	4623      	mov	r3, r4
 8002404:	eb18 0303 	adds.w	r3, r8, r3
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	462b      	mov	r3, r5
 800240c:	eb49 0303 	adc.w	r3, r9, r3
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	f04f 0300 	mov.w	r3, #0
 800241a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800241e:	4629      	mov	r1, r5
 8002420:	024b      	lsls	r3, r1, #9
 8002422:	4621      	mov	r1, r4
 8002424:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002428:	4621      	mov	r1, r4
 800242a:	024a      	lsls	r2, r1, #9
 800242c:	4610      	mov	r0, r2
 800242e:	4619      	mov	r1, r3
 8002430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002432:	2200      	movs	r2, #0
 8002434:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002436:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002438:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800243c:	f7fd ff28 	bl	8000290 <__aeabi_uldivmod>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4613      	mov	r3, r2
 8002446:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002448:	e058      	b.n	80024fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800244a:	4b38      	ldr	r3, [pc, #224]	@ (800252c <HAL_RCC_GetSysClockFreq+0x200>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	099b      	lsrs	r3, r3, #6
 8002450:	2200      	movs	r2, #0
 8002452:	4618      	mov	r0, r3
 8002454:	4611      	mov	r1, r2
 8002456:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800245a:	623b      	str	r3, [r7, #32]
 800245c:	2300      	movs	r3, #0
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002460:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002464:	4642      	mov	r2, r8
 8002466:	464b      	mov	r3, r9
 8002468:	f04f 0000 	mov.w	r0, #0
 800246c:	f04f 0100 	mov.w	r1, #0
 8002470:	0159      	lsls	r1, r3, #5
 8002472:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002476:	0150      	lsls	r0, r2, #5
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4641      	mov	r1, r8
 800247e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002482:	4649      	mov	r1, r9
 8002484:	eb63 0b01 	sbc.w	fp, r3, r1
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002494:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002498:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800249c:	ebb2 040a 	subs.w	r4, r2, sl
 80024a0:	eb63 050b 	sbc.w	r5, r3, fp
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	f04f 0300 	mov.w	r3, #0
 80024ac:	00eb      	lsls	r3, r5, #3
 80024ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024b2:	00e2      	lsls	r2, r4, #3
 80024b4:	4614      	mov	r4, r2
 80024b6:	461d      	mov	r5, r3
 80024b8:	4643      	mov	r3, r8
 80024ba:	18e3      	adds	r3, r4, r3
 80024bc:	603b      	str	r3, [r7, #0]
 80024be:	464b      	mov	r3, r9
 80024c0:	eb45 0303 	adc.w	r3, r5, r3
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	f04f 0300 	mov.w	r3, #0
 80024ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024d2:	4629      	mov	r1, r5
 80024d4:	028b      	lsls	r3, r1, #10
 80024d6:	4621      	mov	r1, r4
 80024d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024dc:	4621      	mov	r1, r4
 80024de:	028a      	lsls	r2, r1, #10
 80024e0:	4610      	mov	r0, r2
 80024e2:	4619      	mov	r1, r3
 80024e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024e6:	2200      	movs	r2, #0
 80024e8:	61bb      	str	r3, [r7, #24]
 80024ea:	61fa      	str	r2, [r7, #28]
 80024ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024f0:	f7fd fece 	bl	8000290 <__aeabi_uldivmod>
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4613      	mov	r3, r2
 80024fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024fc:	4b0b      	ldr	r3, [pc, #44]	@ (800252c <HAL_RCC_GetSysClockFreq+0x200>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	0c1b      	lsrs	r3, r3, #16
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	3301      	adds	r3, #1
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800250c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800250e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002510:	fbb2 f3f3 	udiv	r3, r2, r3
 8002514:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002516:	e002      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002518:	4b05      	ldr	r3, [pc, #20]	@ (8002530 <HAL_RCC_GetSysClockFreq+0x204>)
 800251a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800251c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800251e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002520:	4618      	mov	r0, r3
 8002522:	3750      	adds	r7, #80	@ 0x50
 8002524:	46bd      	mov	sp, r7
 8002526:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800252a:	bf00      	nop
 800252c:	40023800 	.word	0x40023800
 8002530:	00f42400 	.word	0x00f42400
 8002534:	007a1200 	.word	0x007a1200

08002538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800253c:	4b03      	ldr	r3, [pc, #12]	@ (800254c <HAL_RCC_GetHCLKFreq+0x14>)
 800253e:	681b      	ldr	r3, [r3, #0]
}
 8002540:	4618      	mov	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000000 	.word	0x20000000

08002550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002554:	f7ff fff0 	bl	8002538 <HAL_RCC_GetHCLKFreq>
 8002558:	4602      	mov	r2, r0
 800255a:	4b05      	ldr	r3, [pc, #20]	@ (8002570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	0a9b      	lsrs	r3, r3, #10
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	4903      	ldr	r1, [pc, #12]	@ (8002574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002566:	5ccb      	ldrb	r3, [r1, r3]
 8002568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800256c:	4618      	mov	r0, r3
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	08007abc 	.word	0x08007abc

08002578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800257c:	f7ff ffdc 	bl	8002538 <HAL_RCC_GetHCLKFreq>
 8002580:	4602      	mov	r2, r0
 8002582:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	0b5b      	lsrs	r3, r3, #13
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	4903      	ldr	r1, [pc, #12]	@ (800259c <HAL_RCC_GetPCLK2Freq+0x24>)
 800258e:	5ccb      	ldrb	r3, [r1, r3]
 8002590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002594:	4618      	mov	r0, r3
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40023800 	.word	0x40023800
 800259c:	08007abc 	.word	0x08007abc

080025a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	220f      	movs	r2, #15
 80025ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80025b0:	4b12      	ldr	r3, [pc, #72]	@ (80025fc <HAL_RCC_GetClockConfig+0x5c>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 0203 	and.w	r2, r3, #3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80025bc:	4b0f      	ldr	r3, [pc, #60]	@ (80025fc <HAL_RCC_GetClockConfig+0x5c>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80025c8:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <HAL_RCC_GetClockConfig+0x5c>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80025d4:	4b09      	ldr	r3, [pc, #36]	@ (80025fc <HAL_RCC_GetClockConfig+0x5c>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	08db      	lsrs	r3, r3, #3
 80025da:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <HAL_RCC_GetClockConfig+0x60>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0207 	and.w	r2, r3, #7
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	601a      	str	r2, [r3, #0]
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40023800 	.word	0x40023800
 8002600:	40023c00 	.word	0x40023c00

08002604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e041      	b.n	800269a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 f839 	bl	80026a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3304      	adds	r3, #4
 8002640:	4619      	mov	r1, r3
 8002642:	4610      	mov	r0, r2
 8002644:	f000 f9b2 	bl	80029ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d001      	beq.n	80026d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e044      	b.n	800275a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2202      	movs	r2, #2
 80026d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002768 <HAL_TIM_Base_Start_IT+0xb0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d018      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x6c>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026fa:	d013      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x6c>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a1a      	ldr	r2, [pc, #104]	@ (800276c <HAL_TIM_Base_Start_IT+0xb4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d00e      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x6c>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a19      	ldr	r2, [pc, #100]	@ (8002770 <HAL_TIM_Base_Start_IT+0xb8>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d009      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x6c>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a17      	ldr	r2, [pc, #92]	@ (8002774 <HAL_TIM_Base_Start_IT+0xbc>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d004      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x6c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a16      	ldr	r2, [pc, #88]	@ (8002778 <HAL_TIM_Base_Start_IT+0xc0>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d111      	bne.n	8002748 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2b06      	cmp	r3, #6
 8002734:	d010      	beq.n	8002758 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0201 	orr.w	r2, r2, #1
 8002744:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002746:	e007      	b.n	8002758 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40010000 	.word	0x40010000
 800276c:	40000400 	.word	0x40000400
 8002770:	40000800 	.word	0x40000800
 8002774:	40000c00 	.word	0x40000c00
 8002778:	40014000 	.word	0x40014000

0800277c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d020      	beq.n	80027e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d01b      	beq.n	80027e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0202 	mvn.w	r2, #2
 80027b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	f003 0303 	and.w	r3, r3, #3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f8d2 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 80027cc:	e005      	b.n	80027da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f8c4 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f000 f8d5 	bl	8002984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f003 0304 	and.w	r3, r3, #4
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d020      	beq.n	800282c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d01b      	beq.n	800282c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0204 	mvn.w	r2, #4
 80027fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2202      	movs	r2, #2
 8002802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f8ac 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f89e 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f8af 	bl	8002984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d020      	beq.n	8002878 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f003 0308 	and.w	r3, r3, #8
 800283c:	2b00      	cmp	r3, #0
 800283e:	d01b      	beq.n	8002878 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f06f 0208 	mvn.w	r2, #8
 8002848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2204      	movs	r2, #4
 800284e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f886 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 8002864:	e005      	b.n	8002872 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f878 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f889 	bl	8002984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	d020      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01b      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f06f 0210 	mvn.w	r2, #16
 8002894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2208      	movs	r2, #8
 800289a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f860 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 80028b0:	e005      	b.n	80028be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f852 	bl	800295c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f863 	bl	8002984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00c      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0201 	mvn.w	r2, #1
 80028e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fe f97a 	bl	8000bdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00c      	beq.n	800290c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d007      	beq.n	800290c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f8e0 	bl	8002acc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00c      	beq.n	8002930 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800291c:	2b00      	cmp	r3, #0
 800291e:	d007      	beq.n	8002930 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f834 	bl	8002998 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00c      	beq.n	8002954 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b00      	cmp	r3, #0
 8002942:	d007      	beq.n	8002954 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0220 	mvn.w	r2, #32
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f8b2 	bl	8002ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002954:	bf00      	nop
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a37      	ldr	r2, [pc, #220]	@ (8002a9c <TIM_Base_SetConfig+0xf0>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d00f      	beq.n	80029e4 <TIM_Base_SetConfig+0x38>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029ca:	d00b      	beq.n	80029e4 <TIM_Base_SetConfig+0x38>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a34      	ldr	r2, [pc, #208]	@ (8002aa0 <TIM_Base_SetConfig+0xf4>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d007      	beq.n	80029e4 <TIM_Base_SetConfig+0x38>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a33      	ldr	r2, [pc, #204]	@ (8002aa4 <TIM_Base_SetConfig+0xf8>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d003      	beq.n	80029e4 <TIM_Base_SetConfig+0x38>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a32      	ldr	r2, [pc, #200]	@ (8002aa8 <TIM_Base_SetConfig+0xfc>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d108      	bne.n	80029f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a28      	ldr	r2, [pc, #160]	@ (8002a9c <TIM_Base_SetConfig+0xf0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d01b      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a04:	d017      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a25      	ldr	r2, [pc, #148]	@ (8002aa0 <TIM_Base_SetConfig+0xf4>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d013      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a24      	ldr	r2, [pc, #144]	@ (8002aa4 <TIM_Base_SetConfig+0xf8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d00f      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a23      	ldr	r2, [pc, #140]	@ (8002aa8 <TIM_Base_SetConfig+0xfc>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d00b      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a22      	ldr	r2, [pc, #136]	@ (8002aac <TIM_Base_SetConfig+0x100>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d007      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a21      	ldr	r2, [pc, #132]	@ (8002ab0 <TIM_Base_SetConfig+0x104>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d003      	beq.n	8002a36 <TIM_Base_SetConfig+0x8a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a20      	ldr	r2, [pc, #128]	@ (8002ab4 <TIM_Base_SetConfig+0x108>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d108      	bne.n	8002a48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a0c      	ldr	r2, [pc, #48]	@ (8002a9c <TIM_Base_SetConfig+0xf0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d103      	bne.n	8002a76 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f043 0204 	orr.w	r2, r3, #4
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2201      	movs	r2, #1
 8002a86:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	601a      	str	r2, [r3, #0]
}
 8002a8e:	bf00      	nop
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40010000 	.word	0x40010000
 8002aa0:	40000400 	.word	0x40000400
 8002aa4:	40000800 	.word	0x40000800
 8002aa8:	40000c00 	.word	0x40000c00
 8002aac:	40014000 	.word	0x40014000
 8002ab0:	40014400 	.word	0x40014400
 8002ab4:	40014800 	.word	0x40014800

08002ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e042      	b.n	8002b78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d106      	bne.n	8002b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7fe f8f0 	bl	8000cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2224      	movs	r2, #36	@ 0x24
 8002b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f973 	bl	8002e10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	691a      	ldr	r2, [r3, #16]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	695a      	ldr	r2, [r3, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2220      	movs	r2, #32
 8002b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08a      	sub	sp, #40	@ 0x28
 8002b84:	af02      	add	r7, sp, #8
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	603b      	str	r3, [r7, #0]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d175      	bne.n	8002c8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <HAL_UART_Transmit+0x2c>
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d101      	bne.n	8002bb0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e06e      	b.n	8002c8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2221      	movs	r2, #33	@ 0x21
 8002bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bbe:	f7fe fa1d 	bl	8000ffc <HAL_GetTick>
 8002bc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	88fa      	ldrh	r2, [r7, #6]
 8002bc8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	88fa      	ldrh	r2, [r7, #6]
 8002bce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bd8:	d108      	bne.n	8002bec <HAL_UART_Transmit+0x6c>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d104      	bne.n	8002bec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	61bb      	str	r3, [r7, #24]
 8002bea:	e003      	b.n	8002bf4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bf4:	e02e      	b.n	8002c54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2180      	movs	r1, #128	@ 0x80
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f848 	bl	8002c96 <UART_WaitOnFlagUntilTimeout>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d005      	beq.n	8002c18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e03a      	b.n	8002c8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10b      	bne.n	8002c36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	3302      	adds	r3, #2
 8002c32:	61bb      	str	r3, [r7, #24]
 8002c34:	e007      	b.n	8002c46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	781a      	ldrb	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	3301      	adds	r3, #1
 8002c44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1cb      	bne.n	8002bf6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	2200      	movs	r2, #0
 8002c66:	2140      	movs	r1, #64	@ 0x40
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 f814 	bl	8002c96 <UART_WaitOnFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d005      	beq.n	8002c80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2220      	movs	r2, #32
 8002c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e006      	b.n	8002c8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	e000      	b.n	8002c8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c8c:	2302      	movs	r3, #2
  }
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3720      	adds	r7, #32
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b086      	sub	sp, #24
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	60f8      	str	r0, [r7, #12]
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	603b      	str	r3, [r7, #0]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ca6:	e03b      	b.n	8002d20 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cae:	d037      	beq.n	8002d20 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb0:	f7fe f9a4 	bl	8000ffc <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	6a3a      	ldr	r2, [r7, #32]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d302      	bcc.n	8002cc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e03a      	b.n	8002d40 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d023      	beq.n	8002d20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b80      	cmp	r3, #128	@ 0x80
 8002cdc:	d020      	beq.n	8002d20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b40      	cmp	r3, #64	@ 0x40
 8002ce2:	d01d      	beq.n	8002d20 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0308 	and.w	r3, r3, #8
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d116      	bne.n	8002d20 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	617b      	str	r3, [r7, #20]
 8002d06:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f81d 	bl	8002d48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2208      	movs	r2, #8
 8002d12:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e00f      	b.n	8002d40 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	bf0c      	ite	eq
 8002d30:	2301      	moveq	r3, #1
 8002d32:	2300      	movne	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	461a      	mov	r2, r3
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d0b4      	beq.n	8002ca8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b095      	sub	sp, #84	@ 0x54
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	330c      	adds	r3, #12
 8002d56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d5a:	e853 3f00 	ldrex	r3, [r3]
 8002d5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	330c      	adds	r3, #12
 8002d6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d70:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d78:	e841 2300 	strex	r3, r2, [r1]
 8002d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1e5      	bne.n	8002d50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	3314      	adds	r3, #20
 8002d8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	e853 3f00 	ldrex	r3, [r3]
 8002d92:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f023 0301 	bic.w	r3, r3, #1
 8002d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	3314      	adds	r3, #20
 8002da2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002daa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dac:	e841 2300 	strex	r3, r2, [r1]
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1e5      	bne.n	8002d84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d119      	bne.n	8002df4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	330c      	adds	r3, #12
 8002dc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	e853 3f00 	ldrex	r3, [r3]
 8002dce:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f023 0310 	bic.w	r3, r3, #16
 8002dd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	330c      	adds	r3, #12
 8002dde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002de0:	61ba      	str	r2, [r7, #24]
 8002de2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de4:	6979      	ldr	r1, [r7, #20]
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	e841 2300 	strex	r3, r2, [r1]
 8002dec:	613b      	str	r3, [r7, #16]
   return(result);
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1e5      	bne.n	8002dc0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2220      	movs	r2, #32
 8002df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e02:	bf00      	nop
 8002e04:	3754      	adds	r7, #84	@ 0x54
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e14:	b0c0      	sub	sp, #256	@ 0x100
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e2c:	68d9      	ldr	r1, [r3, #12]
 8002e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	ea40 0301 	orr.w	r3, r0, r1
 8002e38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	431a      	orrs	r2, r3
 8002e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e68:	f021 010c 	bic.w	r1, r1, #12
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e76:	430b      	orrs	r3, r1
 8002e78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e8a:	6999      	ldr	r1, [r3, #24]
 8002e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	ea40 0301 	orr.w	r3, r0, r1
 8002e96:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4b8f      	ldr	r3, [pc, #572]	@ (80030dc <UART_SetConfig+0x2cc>)
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d005      	beq.n	8002eb0 <UART_SetConfig+0xa0>
 8002ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	4b8d      	ldr	r3, [pc, #564]	@ (80030e0 <UART_SetConfig+0x2d0>)
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d104      	bne.n	8002eba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002eb0:	f7ff fb62 	bl	8002578 <HAL_RCC_GetPCLK2Freq>
 8002eb4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002eb8:	e003      	b.n	8002ec2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eba:	f7ff fb49 	bl	8002550 <HAL_RCC_GetPCLK1Freq>
 8002ebe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ecc:	f040 810c 	bne.w	80030e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ed0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002eda:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ede:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ee2:	4622      	mov	r2, r4
 8002ee4:	462b      	mov	r3, r5
 8002ee6:	1891      	adds	r1, r2, r2
 8002ee8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002eea:	415b      	adcs	r3, r3
 8002eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002eee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ef2:	4621      	mov	r1, r4
 8002ef4:	eb12 0801 	adds.w	r8, r2, r1
 8002ef8:	4629      	mov	r1, r5
 8002efa:	eb43 0901 	adc.w	r9, r3, r1
 8002efe:	f04f 0200 	mov.w	r2, #0
 8002f02:	f04f 0300 	mov.w	r3, #0
 8002f06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f12:	4690      	mov	r8, r2
 8002f14:	4699      	mov	r9, r3
 8002f16:	4623      	mov	r3, r4
 8002f18:	eb18 0303 	adds.w	r3, r8, r3
 8002f1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f20:	462b      	mov	r3, r5
 8002f22:	eb49 0303 	adc.w	r3, r9, r3
 8002f26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f36:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f3a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f3e:	460b      	mov	r3, r1
 8002f40:	18db      	adds	r3, r3, r3
 8002f42:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f44:	4613      	mov	r3, r2
 8002f46:	eb42 0303 	adc.w	r3, r2, r3
 8002f4a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f4c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f50:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f54:	f7fd f99c 	bl	8000290 <__aeabi_uldivmod>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	4b61      	ldr	r3, [pc, #388]	@ (80030e4 <UART_SetConfig+0x2d4>)
 8002f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	011c      	lsls	r4, r3, #4
 8002f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f70:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002f74:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002f78:	4642      	mov	r2, r8
 8002f7a:	464b      	mov	r3, r9
 8002f7c:	1891      	adds	r1, r2, r2
 8002f7e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002f80:	415b      	adcs	r3, r3
 8002f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f84:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002f88:	4641      	mov	r1, r8
 8002f8a:	eb12 0a01 	adds.w	sl, r2, r1
 8002f8e:	4649      	mov	r1, r9
 8002f90:	eb43 0b01 	adc.w	fp, r3, r1
 8002f94:	f04f 0200 	mov.w	r2, #0
 8002f98:	f04f 0300 	mov.w	r3, #0
 8002f9c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fa0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fa4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fa8:	4692      	mov	sl, r2
 8002faa:	469b      	mov	fp, r3
 8002fac:	4643      	mov	r3, r8
 8002fae:	eb1a 0303 	adds.w	r3, sl, r3
 8002fb2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fb6:	464b      	mov	r3, r9
 8002fb8:	eb4b 0303 	adc.w	r3, fp, r3
 8002fbc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fcc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002fd0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	18db      	adds	r3, r3, r3
 8002fd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fda:	4613      	mov	r3, r2
 8002fdc:	eb42 0303 	adc.w	r3, r2, r3
 8002fe0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fe2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002fe6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002fea:	f7fd f951 	bl	8000290 <__aeabi_uldivmod>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80030e4 <UART_SetConfig+0x2d4>)
 8002ff6:	fba3 2301 	umull	r2, r3, r3, r1
 8002ffa:	095b      	lsrs	r3, r3, #5
 8002ffc:	2264      	movs	r2, #100	@ 0x64
 8002ffe:	fb02 f303 	mul.w	r3, r2, r3
 8003002:	1acb      	subs	r3, r1, r3
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800300a:	4b36      	ldr	r3, [pc, #216]	@ (80030e4 <UART_SetConfig+0x2d4>)
 800300c:	fba3 2302 	umull	r2, r3, r3, r2
 8003010:	095b      	lsrs	r3, r3, #5
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003018:	441c      	add	r4, r3
 800301a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800301e:	2200      	movs	r2, #0
 8003020:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003024:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003028:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800302c:	4642      	mov	r2, r8
 800302e:	464b      	mov	r3, r9
 8003030:	1891      	adds	r1, r2, r2
 8003032:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003034:	415b      	adcs	r3, r3
 8003036:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003038:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800303c:	4641      	mov	r1, r8
 800303e:	1851      	adds	r1, r2, r1
 8003040:	6339      	str	r1, [r7, #48]	@ 0x30
 8003042:	4649      	mov	r1, r9
 8003044:	414b      	adcs	r3, r1
 8003046:	637b      	str	r3, [r7, #52]	@ 0x34
 8003048:	f04f 0200 	mov.w	r2, #0
 800304c:	f04f 0300 	mov.w	r3, #0
 8003050:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003054:	4659      	mov	r1, fp
 8003056:	00cb      	lsls	r3, r1, #3
 8003058:	4651      	mov	r1, sl
 800305a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800305e:	4651      	mov	r1, sl
 8003060:	00ca      	lsls	r2, r1, #3
 8003062:	4610      	mov	r0, r2
 8003064:	4619      	mov	r1, r3
 8003066:	4603      	mov	r3, r0
 8003068:	4642      	mov	r2, r8
 800306a:	189b      	adds	r3, r3, r2
 800306c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003070:	464b      	mov	r3, r9
 8003072:	460a      	mov	r2, r1
 8003074:	eb42 0303 	adc.w	r3, r2, r3
 8003078:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800307c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003088:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800308c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003090:	460b      	mov	r3, r1
 8003092:	18db      	adds	r3, r3, r3
 8003094:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003096:	4613      	mov	r3, r2
 8003098:	eb42 0303 	adc.w	r3, r2, r3
 800309c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800309e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80030a6:	f7fd f8f3 	bl	8000290 <__aeabi_uldivmod>
 80030aa:	4602      	mov	r2, r0
 80030ac:	460b      	mov	r3, r1
 80030ae:	4b0d      	ldr	r3, [pc, #52]	@ (80030e4 <UART_SetConfig+0x2d4>)
 80030b0:	fba3 1302 	umull	r1, r3, r3, r2
 80030b4:	095b      	lsrs	r3, r3, #5
 80030b6:	2164      	movs	r1, #100	@ 0x64
 80030b8:	fb01 f303 	mul.w	r3, r1, r3
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	3332      	adds	r3, #50	@ 0x32
 80030c2:	4a08      	ldr	r2, [pc, #32]	@ (80030e4 <UART_SetConfig+0x2d4>)
 80030c4:	fba2 2303 	umull	r2, r3, r2, r3
 80030c8:	095b      	lsrs	r3, r3, #5
 80030ca:	f003 0207 	and.w	r2, r3, #7
 80030ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4422      	add	r2, r4
 80030d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030d8:	e106      	b.n	80032e8 <UART_SetConfig+0x4d8>
 80030da:	bf00      	nop
 80030dc:	40011000 	.word	0x40011000
 80030e0:	40011400 	.word	0x40011400
 80030e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030ec:	2200      	movs	r2, #0
 80030ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80030f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80030f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80030fa:	4642      	mov	r2, r8
 80030fc:	464b      	mov	r3, r9
 80030fe:	1891      	adds	r1, r2, r2
 8003100:	6239      	str	r1, [r7, #32]
 8003102:	415b      	adcs	r3, r3
 8003104:	627b      	str	r3, [r7, #36]	@ 0x24
 8003106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800310a:	4641      	mov	r1, r8
 800310c:	1854      	adds	r4, r2, r1
 800310e:	4649      	mov	r1, r9
 8003110:	eb43 0501 	adc.w	r5, r3, r1
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	00eb      	lsls	r3, r5, #3
 800311e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003122:	00e2      	lsls	r2, r4, #3
 8003124:	4614      	mov	r4, r2
 8003126:	461d      	mov	r5, r3
 8003128:	4643      	mov	r3, r8
 800312a:	18e3      	adds	r3, r4, r3
 800312c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003130:	464b      	mov	r3, r9
 8003132:	eb45 0303 	adc.w	r3, r5, r3
 8003136:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800313a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003146:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800314a:	f04f 0200 	mov.w	r2, #0
 800314e:	f04f 0300 	mov.w	r3, #0
 8003152:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003156:	4629      	mov	r1, r5
 8003158:	008b      	lsls	r3, r1, #2
 800315a:	4621      	mov	r1, r4
 800315c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003160:	4621      	mov	r1, r4
 8003162:	008a      	lsls	r2, r1, #2
 8003164:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003168:	f7fd f892 	bl	8000290 <__aeabi_uldivmod>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4b60      	ldr	r3, [pc, #384]	@ (80032f4 <UART_SetConfig+0x4e4>)
 8003172:	fba3 2302 	umull	r2, r3, r3, r2
 8003176:	095b      	lsrs	r3, r3, #5
 8003178:	011c      	lsls	r4, r3, #4
 800317a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800317e:	2200      	movs	r2, #0
 8003180:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003184:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003188:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800318c:	4642      	mov	r2, r8
 800318e:	464b      	mov	r3, r9
 8003190:	1891      	adds	r1, r2, r2
 8003192:	61b9      	str	r1, [r7, #24]
 8003194:	415b      	adcs	r3, r3
 8003196:	61fb      	str	r3, [r7, #28]
 8003198:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800319c:	4641      	mov	r1, r8
 800319e:	1851      	adds	r1, r2, r1
 80031a0:	6139      	str	r1, [r7, #16]
 80031a2:	4649      	mov	r1, r9
 80031a4:	414b      	adcs	r3, r1
 80031a6:	617b      	str	r3, [r7, #20]
 80031a8:	f04f 0200 	mov.w	r2, #0
 80031ac:	f04f 0300 	mov.w	r3, #0
 80031b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031b4:	4659      	mov	r1, fp
 80031b6:	00cb      	lsls	r3, r1, #3
 80031b8:	4651      	mov	r1, sl
 80031ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031be:	4651      	mov	r1, sl
 80031c0:	00ca      	lsls	r2, r1, #3
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	4603      	mov	r3, r0
 80031c8:	4642      	mov	r2, r8
 80031ca:	189b      	adds	r3, r3, r2
 80031cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80031d0:	464b      	mov	r3, r9
 80031d2:	460a      	mov	r2, r1
 80031d4:	eb42 0303 	adc.w	r3, r2, r3
 80031d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80031e8:	f04f 0200 	mov.w	r2, #0
 80031ec:	f04f 0300 	mov.w	r3, #0
 80031f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80031f4:	4649      	mov	r1, r9
 80031f6:	008b      	lsls	r3, r1, #2
 80031f8:	4641      	mov	r1, r8
 80031fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031fe:	4641      	mov	r1, r8
 8003200:	008a      	lsls	r2, r1, #2
 8003202:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003206:	f7fd f843 	bl	8000290 <__aeabi_uldivmod>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	4611      	mov	r1, r2
 8003210:	4b38      	ldr	r3, [pc, #224]	@ (80032f4 <UART_SetConfig+0x4e4>)
 8003212:	fba3 2301 	umull	r2, r3, r3, r1
 8003216:	095b      	lsrs	r3, r3, #5
 8003218:	2264      	movs	r2, #100	@ 0x64
 800321a:	fb02 f303 	mul.w	r3, r2, r3
 800321e:	1acb      	subs	r3, r1, r3
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	3332      	adds	r3, #50	@ 0x32
 8003224:	4a33      	ldr	r2, [pc, #204]	@ (80032f4 <UART_SetConfig+0x4e4>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003230:	441c      	add	r4, r3
 8003232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003236:	2200      	movs	r2, #0
 8003238:	673b      	str	r3, [r7, #112]	@ 0x70
 800323a:	677a      	str	r2, [r7, #116]	@ 0x74
 800323c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003240:	4642      	mov	r2, r8
 8003242:	464b      	mov	r3, r9
 8003244:	1891      	adds	r1, r2, r2
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	415b      	adcs	r3, r3
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003250:	4641      	mov	r1, r8
 8003252:	1851      	adds	r1, r2, r1
 8003254:	6039      	str	r1, [r7, #0]
 8003256:	4649      	mov	r1, r9
 8003258:	414b      	adcs	r3, r1
 800325a:	607b      	str	r3, [r7, #4]
 800325c:	f04f 0200 	mov.w	r2, #0
 8003260:	f04f 0300 	mov.w	r3, #0
 8003264:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003268:	4659      	mov	r1, fp
 800326a:	00cb      	lsls	r3, r1, #3
 800326c:	4651      	mov	r1, sl
 800326e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003272:	4651      	mov	r1, sl
 8003274:	00ca      	lsls	r2, r1, #3
 8003276:	4610      	mov	r0, r2
 8003278:	4619      	mov	r1, r3
 800327a:	4603      	mov	r3, r0
 800327c:	4642      	mov	r2, r8
 800327e:	189b      	adds	r3, r3, r2
 8003280:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003282:	464b      	mov	r3, r9
 8003284:	460a      	mov	r2, r1
 8003286:	eb42 0303 	adc.w	r3, r2, r3
 800328a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800328c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	663b      	str	r3, [r7, #96]	@ 0x60
 8003296:	667a      	str	r2, [r7, #100]	@ 0x64
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80032a4:	4649      	mov	r1, r9
 80032a6:	008b      	lsls	r3, r1, #2
 80032a8:	4641      	mov	r1, r8
 80032aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032ae:	4641      	mov	r1, r8
 80032b0:	008a      	lsls	r2, r1, #2
 80032b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80032b6:	f7fc ffeb 	bl	8000290 <__aeabi_uldivmod>
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4b0d      	ldr	r3, [pc, #52]	@ (80032f4 <UART_SetConfig+0x4e4>)
 80032c0:	fba3 1302 	umull	r1, r3, r3, r2
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	2164      	movs	r1, #100	@ 0x64
 80032c8:	fb01 f303 	mul.w	r3, r1, r3
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	3332      	adds	r3, #50	@ 0x32
 80032d2:	4a08      	ldr	r2, [pc, #32]	@ (80032f4 <UART_SetConfig+0x4e4>)
 80032d4:	fba2 2303 	umull	r2, r3, r2, r3
 80032d8:	095b      	lsrs	r3, r3, #5
 80032da:	f003 020f 	and.w	r2, r3, #15
 80032de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4422      	add	r2, r4
 80032e6:	609a      	str	r2, [r3, #8]
}
 80032e8:	bf00      	nop
 80032ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80032ee:	46bd      	mov	sp, r7
 80032f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032f4:	51eb851f 	.word	0x51eb851f

080032f8 <__NVIC_SetPriority>:
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	6039      	str	r1, [r7, #0]
 8003302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003308:	2b00      	cmp	r3, #0
 800330a:	db0a      	blt.n	8003322 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	b2da      	uxtb	r2, r3
 8003310:	490c      	ldr	r1, [pc, #48]	@ (8003344 <__NVIC_SetPriority+0x4c>)
 8003312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003316:	0112      	lsls	r2, r2, #4
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	440b      	add	r3, r1
 800331c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003320:	e00a      	b.n	8003338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	b2da      	uxtb	r2, r3
 8003326:	4908      	ldr	r1, [pc, #32]	@ (8003348 <__NVIC_SetPriority+0x50>)
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	f003 030f 	and.w	r3, r3, #15
 800332e:	3b04      	subs	r3, #4
 8003330:	0112      	lsls	r2, r2, #4
 8003332:	b2d2      	uxtb	r2, r2
 8003334:	440b      	add	r3, r1
 8003336:	761a      	strb	r2, [r3, #24]
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	e000e100 	.word	0xe000e100
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003350:	4b05      	ldr	r3, [pc, #20]	@ (8003368 <SysTick_Handler+0x1c>)
 8003352:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003354:	f002 fc4c 	bl	8005bf0 <xTaskGetSchedulerState>
 8003358:	4603      	mov	r3, r0
 800335a:	2b01      	cmp	r3, #1
 800335c:	d001      	beq.n	8003362 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800335e:	f003 fb43 	bl	80069e8 <xPortSysTickHandler>
  }
}
 8003362:	bf00      	nop
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	e000e010 	.word	0xe000e010

0800336c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003370:	2100      	movs	r1, #0
 8003372:	f06f 0004 	mvn.w	r0, #4
 8003376:	f7ff ffbf 	bl	80032f8 <__NVIC_SetPriority>
#endif
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
	...

08003380 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003386:	f3ef 8305 	mrs	r3, IPSR
 800338a:	603b      	str	r3, [r7, #0]
  return(result);
 800338c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003392:	f06f 0305 	mvn.w	r3, #5
 8003396:	607b      	str	r3, [r7, #4]
 8003398:	e00c      	b.n	80033b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800339a:	4b0a      	ldr	r3, [pc, #40]	@ (80033c4 <osKernelInitialize+0x44>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d105      	bne.n	80033ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80033a2:	4b08      	ldr	r3, [pc, #32]	@ (80033c4 <osKernelInitialize+0x44>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80033a8:	2300      	movs	r3, #0
 80033aa:	607b      	str	r3, [r7, #4]
 80033ac:	e002      	b.n	80033b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80033ae:	f04f 33ff 	mov.w	r3, #4294967295
 80033b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80033b4:	687b      	ldr	r3, [r7, #4]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	20000b24 	.word	0x20000b24

080033c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033ce:	f3ef 8305 	mrs	r3, IPSR
 80033d2:	603b      	str	r3, [r7, #0]
  return(result);
 80033d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80033da:	f06f 0305 	mvn.w	r3, #5
 80033de:	607b      	str	r3, [r7, #4]
 80033e0:	e010      	b.n	8003404 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80033e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003410 <osKernelStart+0x48>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d109      	bne.n	80033fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80033ea:	f7ff ffbf 	bl	800336c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80033ee:	4b08      	ldr	r3, [pc, #32]	@ (8003410 <osKernelStart+0x48>)
 80033f0:	2202      	movs	r2, #2
 80033f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80033f4:	f001 ff88 	bl	8005308 <vTaskStartScheduler>
      stat = osOK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	607b      	str	r3, [r7, #4]
 80033fc:	e002      	b.n	8003404 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80033fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003402:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003404:	687b      	ldr	r3, [r7, #4]
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	20000b24 	.word	0x20000b24

08003414 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003414:	b580      	push	{r7, lr}
 8003416:	b08e      	sub	sp, #56	@ 0x38
 8003418:	af04      	add	r7, sp, #16
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003420:	2300      	movs	r3, #0
 8003422:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003424:	f3ef 8305 	mrs	r3, IPSR
 8003428:	617b      	str	r3, [r7, #20]
  return(result);
 800342a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800342c:	2b00      	cmp	r3, #0
 800342e:	d17e      	bne.n	800352e <osThreadNew+0x11a>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d07b      	beq.n	800352e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003436:	2380      	movs	r3, #128	@ 0x80
 8003438:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800343a:	2318      	movs	r3, #24
 800343c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800343e:	2300      	movs	r3, #0
 8003440:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003442:	f04f 33ff 	mov.w	r3, #4294967295
 8003446:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d045      	beq.n	80034da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <osThreadNew+0x48>
        name = attr->name;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d008      	beq.n	8003482 <osThreadNew+0x6e>
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	2b38      	cmp	r3, #56	@ 0x38
 8003474:	d805      	bhi.n	8003482 <osThreadNew+0x6e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <osThreadNew+0x72>
        return (NULL);
 8003482:	2300      	movs	r3, #0
 8003484:	e054      	b.n	8003530 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	089b      	lsrs	r3, r3, #2
 8003494:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00e      	beq.n	80034bc <osThreadNew+0xa8>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	2ba7      	cmp	r3, #167	@ 0xa7
 80034a4:	d90a      	bls.n	80034bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d006      	beq.n	80034bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d002      	beq.n	80034bc <osThreadNew+0xa8>
        mem = 1;
 80034b6:	2301      	movs	r3, #1
 80034b8:	61bb      	str	r3, [r7, #24]
 80034ba:	e010      	b.n	80034de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10c      	bne.n	80034de <osThreadNew+0xca>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d108      	bne.n	80034de <osThreadNew+0xca>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d104      	bne.n	80034de <osThreadNew+0xca>
          mem = 0;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61bb      	str	r3, [r7, #24]
 80034d8:	e001      	b.n	80034de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80034da:	2300      	movs	r3, #0
 80034dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d110      	bne.n	8003506 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80034ec:	9202      	str	r2, [sp, #8]
 80034ee:	9301      	str	r3, [sp, #4]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	6a3a      	ldr	r2, [r7, #32]
 80034f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f001 fd10 	bl	8004f20 <xTaskCreateStatic>
 8003500:	4603      	mov	r3, r0
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	e013      	b.n	800352e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d110      	bne.n	800352e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800350c:	6a3b      	ldr	r3, [r7, #32]
 800350e:	b29a      	uxth	r2, r3
 8003510:	f107 0310 	add.w	r3, r7, #16
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f001 fd5e 	bl	8004fe0 <xTaskCreate>
 8003524:	4603      	mov	r3, r0
 8003526:	2b01      	cmp	r3, #1
 8003528:	d001      	beq.n	800352e <osThreadNew+0x11a>
            hTask = NULL;
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800352e:	693b      	ldr	r3, [r7, #16]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3728      	adds	r7, #40	@ 0x28
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003540:	f3ef 8305 	mrs	r3, IPSR
 8003544:	60bb      	str	r3, [r7, #8]
  return(result);
 8003546:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <osDelay+0x1c>
    stat = osErrorISR;
 800354c:	f06f 0305 	mvn.w	r3, #5
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	e007      	b.n	8003564 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003554:	2300      	movs	r3, #0
 8003556:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d002      	beq.n	8003564 <osDelay+0x2c>
      vTaskDelay(ticks);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f001 fe9c 	bl	800529c <vTaskDelay>
    }
  }

  return (stat);
 8003564:	68fb      	ldr	r3, [r7, #12]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800356e:	b580      	push	{r7, lr}
 8003570:	b088      	sub	sp, #32
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003576:	2300      	movs	r3, #0
 8003578:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800357a:	f3ef 8305 	mrs	r3, IPSR
 800357e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003580:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8003582:	2b00      	cmp	r3, #0
 8003584:	d174      	bne.n	8003670 <osMutexNew+0x102>
    if (attr != NULL) {
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <osMutexNew+0x26>
      type = attr->attr_bits;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	61bb      	str	r3, [r7, #24]
 8003592:	e001      	b.n	8003598 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d002      	beq.n	80035a8 <osMutexNew+0x3a>
      rmtx = 1U;
 80035a2:	2301      	movs	r3, #1
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	e001      	b.n	80035ac <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d15c      	bne.n	8003670 <osMutexNew+0x102>
      mem = -1;
 80035b6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ba:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d015      	beq.n	80035ee <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d006      	beq.n	80035d8 <osMutexNew+0x6a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	2b4f      	cmp	r3, #79	@ 0x4f
 80035d0:	d902      	bls.n	80035d8 <osMutexNew+0x6a>
          mem = 1;
 80035d2:	2301      	movs	r3, #1
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	e00c      	b.n	80035f2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d108      	bne.n	80035f2 <osMutexNew+0x84>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d104      	bne.n	80035f2 <osMutexNew+0x84>
            mem = 0;
 80035e8:	2300      	movs	r3, #0
 80035ea:	613b      	str	r3, [r7, #16]
 80035ec:	e001      	b.n	80035f2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80035ee:	2300      	movs	r3, #0
 80035f0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d112      	bne.n	800361e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d007      	beq.n	800360e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	4619      	mov	r1, r3
 8003604:	2004      	movs	r0, #4
 8003606:	f000 fd1e 	bl	8004046 <xQueueCreateMutexStatic>
 800360a:	61f8      	str	r0, [r7, #28]
 800360c:	e016      	b.n	800363c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	4619      	mov	r1, r3
 8003614:	2001      	movs	r0, #1
 8003616:	f000 fd16 	bl	8004046 <xQueueCreateMutexStatic>
 800361a:	61f8      	str	r0, [r7, #28]
 800361c:	e00e      	b.n	800363c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10b      	bne.n	800363c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d004      	beq.n	8003634 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800362a:	2004      	movs	r0, #4
 800362c:	f000 fcf3 	bl	8004016 <xQueueCreateMutex>
 8003630:	61f8      	str	r0, [r7, #28]
 8003632:	e003      	b.n	800363c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8003634:	2001      	movs	r0, #1
 8003636:	f000 fcee 	bl	8004016 <xQueueCreateMutex>
 800363a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <osMutexNew+0xee>
        if (attr != NULL) {
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <osMutexNew+0xe2>
          name = attr->name;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	60fb      	str	r3, [r7, #12]
 800364e:	e001      	b.n	8003654 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8003650:	2300      	movs	r3, #0
 8003652:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8003654:	68f9      	ldr	r1, [r7, #12]
 8003656:	69f8      	ldr	r0, [r7, #28]
 8003658:	f001 fbda 	bl	8004e10 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d006      	beq.n	8003670 <osMutexNew+0x102>
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d003      	beq.n	8003670 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f043 0301 	orr.w	r3, r3, #1
 800366e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003670:	69fb      	ldr	r3, [r7, #28]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3720      	adds	r7, #32
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800367a:	b580      	push	{r7, lr}
 800367c:	b086      	sub	sp, #24
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
 8003682:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f023 0301 	bic.w	r3, r3, #1
 800368a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003698:	f3ef 8305 	mrs	r3, IPSR
 800369c:	60bb      	str	r3, [r7, #8]
  return(result);
 800369e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <osMutexAcquire+0x32>
    stat = osErrorISR;
 80036a4:	f06f 0305 	mvn.w	r3, #5
 80036a8:	617b      	str	r3, [r7, #20]
 80036aa:	e02c      	b.n	8003706 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d103      	bne.n	80036ba <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80036b2:	f06f 0303 	mvn.w	r3, #3
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	e025      	b.n	8003706 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d011      	beq.n	80036e4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80036c0:	6839      	ldr	r1, [r7, #0]
 80036c2:	6938      	ldr	r0, [r7, #16]
 80036c4:	f000 fd0f 	bl	80040e6 <xQueueTakeMutexRecursive>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d01b      	beq.n	8003706 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80036d4:	f06f 0301 	mvn.w	r3, #1
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	e014      	b.n	8003706 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80036dc:	f06f 0302 	mvn.w	r3, #2
 80036e0:	617b      	str	r3, [r7, #20]
 80036e2:	e010      	b.n	8003706 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80036e4:	6839      	ldr	r1, [r7, #0]
 80036e6:	6938      	ldr	r0, [r7, #16]
 80036e8:	f001 f8b4 	bl	8004854 <xQueueSemaphoreTake>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d009      	beq.n	8003706 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80036f8:	f06f 0301 	mvn.w	r3, #1
 80036fc:	617b      	str	r3, [r7, #20]
 80036fe:	e002      	b.n	8003706 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003700:	f06f 0302 	mvn.w	r3, #2
 8003704:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8003706:	697b      	ldr	r3, [r7, #20]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f023 0301 	bic.w	r3, r3, #1
 800371e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800372c:	f3ef 8305 	mrs	r3, IPSR
 8003730:	60bb      	str	r3, [r7, #8]
  return(result);
 8003732:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <osMutexRelease+0x30>
    stat = osErrorISR;
 8003738:	f06f 0305 	mvn.w	r3, #5
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e01f      	b.n	8003780 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d103      	bne.n	800374e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8003746:	f06f 0303 	mvn.w	r3, #3
 800374a:	617b      	str	r3, [r7, #20]
 800374c:	e018      	b.n	8003780 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d009      	beq.n	8003768 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003754:	6938      	ldr	r0, [r7, #16]
 8003756:	f000 fc91 	bl	800407c <xQueueGiveMutexRecursive>
 800375a:	4603      	mov	r3, r0
 800375c:	2b01      	cmp	r3, #1
 800375e:	d00f      	beq.n	8003780 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003760:	f06f 0302 	mvn.w	r3, #2
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	e00b      	b.n	8003780 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003768:	2300      	movs	r3, #0
 800376a:	2200      	movs	r2, #0
 800376c:	2100      	movs	r1, #0
 800376e:	6938      	ldr	r0, [r7, #16]
 8003770:	f000 fd5e 	bl	8004230 <xQueueGenericSend>
 8003774:	4603      	mov	r3, r0
 8003776:	2b01      	cmp	r3, #1
 8003778:	d002      	beq.n	8003780 <osMutexRelease+0x70>
        stat = osErrorResource;
 800377a:	f06f 0302 	mvn.w	r3, #2
 800377e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8003780:	697b      	ldr	r3, [r7, #20]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800378a:	b580      	push	{r7, lr}
 800378c:	b08a      	sub	sp, #40	@ 0x28
 800378e:	af02      	add	r7, sp, #8
 8003790:	60f8      	str	r0, [r7, #12]
 8003792:	60b9      	str	r1, [r7, #8]
 8003794:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003796:	2300      	movs	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800379a:	f3ef 8305 	mrs	r3, IPSR
 800379e:	613b      	str	r3, [r7, #16]
  return(result);
 80037a0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d175      	bne.n	8003892 <osSemaphoreNew+0x108>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d072      	beq.n	8003892 <osSemaphoreNew+0x108>
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d86e      	bhi.n	8003892 <osSemaphoreNew+0x108>
    mem = -1;
 80037b4:	f04f 33ff 	mov.w	r3, #4294967295
 80037b8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d015      	beq.n	80037ec <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d006      	beq.n	80037d6 <osSemaphoreNew+0x4c>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	2b4f      	cmp	r3, #79	@ 0x4f
 80037ce:	d902      	bls.n	80037d6 <osSemaphoreNew+0x4c>
        mem = 1;
 80037d0:	2301      	movs	r3, #1
 80037d2:	61bb      	str	r3, [r7, #24]
 80037d4:	e00c      	b.n	80037f0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d108      	bne.n	80037f0 <osSemaphoreNew+0x66>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d104      	bne.n	80037f0 <osSemaphoreNew+0x66>
          mem = 0;
 80037e6:	2300      	movs	r3, #0
 80037e8:	61bb      	str	r3, [r7, #24]
 80037ea:	e001      	b.n	80037f0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f6:	d04c      	beq.n	8003892 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d128      	bne.n	8003850 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d10a      	bne.n	800381a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	2203      	movs	r2, #3
 800380a:	9200      	str	r2, [sp, #0]
 800380c:	2200      	movs	r2, #0
 800380e:	2100      	movs	r1, #0
 8003810:	2001      	movs	r0, #1
 8003812:	f000 fb0b 	bl	8003e2c <xQueueGenericCreateStatic>
 8003816:	61f8      	str	r0, [r7, #28]
 8003818:	e005      	b.n	8003826 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800381a:	2203      	movs	r2, #3
 800381c:	2100      	movs	r1, #0
 800381e:	2001      	movs	r0, #1
 8003820:	f000 fb81 	bl	8003f26 <xQueueGenericCreate>
 8003824:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d022      	beq.n	8003872 <osSemaphoreNew+0xe8>
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d01f      	beq.n	8003872 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003832:	2300      	movs	r3, #0
 8003834:	2200      	movs	r2, #0
 8003836:	2100      	movs	r1, #0
 8003838:	69f8      	ldr	r0, [r7, #28]
 800383a:	f000 fcf9 	bl	8004230 <xQueueGenericSend>
 800383e:	4603      	mov	r3, r0
 8003840:	2b01      	cmp	r3, #1
 8003842:	d016      	beq.n	8003872 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8003844:	69f8      	ldr	r0, [r7, #28]
 8003846:	f001 f997 	bl	8004b78 <vQueueDelete>
            hSemaphore = NULL;
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e010      	b.n	8003872 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d108      	bne.n	8003868 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	461a      	mov	r2, r3
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 fc78 	bl	8004154 <xQueueCreateCountingSemaphoreStatic>
 8003864:	61f8      	str	r0, [r7, #28]
 8003866:	e004      	b.n	8003872 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003868:	68b9      	ldr	r1, [r7, #8]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 fcab 	bl	80041c6 <xQueueCreateCountingSemaphore>
 8003870:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00c      	beq.n	8003892 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <osSemaphoreNew+0xfc>
          name = attr->name;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	e001      	b.n	800388a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800388a:	6979      	ldr	r1, [r7, #20]
 800388c:	69f8      	ldr	r0, [r7, #28]
 800388e:	f001 fabf 	bl	8004e10 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003892:	69fb      	ldr	r3, [r7, #28]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3720      	adds	r7, #32
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <osSemaphoreRelease>:
  }

  return (stat);
}

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d103      	bne.n	80038ba <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80038b2:	f06f 0303 	mvn.w	r3, #3
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	e02c      	b.n	8003914 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038ba:	f3ef 8305 	mrs	r3, IPSR
 80038be:	60fb      	str	r3, [r7, #12]
  return(result);
 80038c0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d01a      	beq.n	80038fc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80038c6:	2300      	movs	r3, #0
 80038c8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80038ca:	f107 0308 	add.w	r3, r7, #8
 80038ce:	4619      	mov	r1, r3
 80038d0:	6938      	ldr	r0, [r7, #16]
 80038d2:	f000 fe4d 	bl	8004570 <xQueueGiveFromISR>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d003      	beq.n	80038e4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80038dc:	f06f 0302 	mvn.w	r3, #2
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	e017      	b.n	8003914 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d014      	beq.n	8003914 <osSemaphoreRelease+0x78>
 80038ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003920 <osSemaphoreRelease+0x84>)
 80038ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	f3bf 8f6f 	isb	sy
 80038fa:	e00b      	b.n	8003914 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80038fc:	2300      	movs	r3, #0
 80038fe:	2200      	movs	r2, #0
 8003900:	2100      	movs	r1, #0
 8003902:	6938      	ldr	r0, [r7, #16]
 8003904:	f000 fc94 	bl	8004230 <xQueueGenericSend>
 8003908:	4603      	mov	r3, r0
 800390a:	2b01      	cmp	r3, #1
 800390c:	d002      	beq.n	8003914 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800390e:	f06f 0302 	mvn.w	r3, #2
 8003912:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8003914:	697b      	ldr	r3, [r7, #20]
}
 8003916:	4618      	mov	r0, r3
 8003918:	3718      	adds	r7, #24
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	e000ed04 	.word	0xe000ed04

08003924 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b08a      	sub	sp, #40	@ 0x28
 8003928:	af02      	add	r7, sp, #8
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003930:	2300      	movs	r3, #0
 8003932:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003934:	f3ef 8305 	mrs	r3, IPSR
 8003938:	613b      	str	r3, [r7, #16]
  return(result);
 800393a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800393c:	2b00      	cmp	r3, #0
 800393e:	d15f      	bne.n	8003a00 <osMessageQueueNew+0xdc>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d05c      	beq.n	8003a00 <osMessageQueueNew+0xdc>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d059      	beq.n	8003a00 <osMessageQueueNew+0xdc>
    mem = -1;
 800394c:	f04f 33ff 	mov.w	r3, #4294967295
 8003950:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d029      	beq.n	80039ac <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d012      	beq.n	8003986 <osMessageQueueNew+0x62>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	2b4f      	cmp	r3, #79	@ 0x4f
 8003966:	d90e      	bls.n	8003986 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	695a      	ldr	r2, [r3, #20]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	68b9      	ldr	r1, [r7, #8]
 8003978:	fb01 f303 	mul.w	r3, r1, r3
 800397c:	429a      	cmp	r2, r3
 800397e:	d302      	bcc.n	8003986 <osMessageQueueNew+0x62>
        mem = 1;
 8003980:	2301      	movs	r3, #1
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	e014      	b.n	80039b0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d110      	bne.n	80039b0 <osMessageQueueNew+0x8c>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10c      	bne.n	80039b0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800399a:	2b00      	cmp	r3, #0
 800399c:	d108      	bne.n	80039b0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d104      	bne.n	80039b0 <osMessageQueueNew+0x8c>
          mem = 0;
 80039a6:	2300      	movs	r3, #0
 80039a8:	61bb      	str	r3, [r7, #24]
 80039aa:	e001      	b.n	80039b0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80039ac:	2300      	movs	r3, #0
 80039ae:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d10b      	bne.n	80039ce <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	2100      	movs	r1, #0
 80039c0:	9100      	str	r1, [sp, #0]
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 fa31 	bl	8003e2c <xQueueGenericCreateStatic>
 80039ca:	61f8      	str	r0, [r7, #28]
 80039cc:	e008      	b.n	80039e0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d105      	bne.n	80039e0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80039d4:	2200      	movs	r2, #0
 80039d6:	68b9      	ldr	r1, [r7, #8]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 faa4 	bl	8003f26 <xQueueGenericCreate>
 80039de:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00c      	beq.n	8003a00 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	e001      	b.n	80039f8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80039f8:	6979      	ldr	r1, [r7, #20]
 80039fa:	69f8      	ldr	r0, [r7, #28]
 80039fc:	f001 fa08 	bl	8004e10 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003a00:	69fb      	ldr	r3, [r7, #28]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3720      	adds	r7, #32
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
	...

08003a0c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003a20:	2300      	movs	r3, #0
 8003a22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a24:	f3ef 8305 	mrs	r3, IPSR
 8003a28:	617b      	str	r3, [r7, #20]
  return(result);
 8003a2a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d028      	beq.n	8003a82 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d005      	beq.n	8003a42 <osMessageQueuePut+0x36>
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <osMessageQueuePut+0x36>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003a42:	f06f 0303 	mvn.w	r3, #3
 8003a46:	61fb      	str	r3, [r7, #28]
 8003a48:	e038      	b.n	8003abc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003a4e:	f107 0210 	add.w	r2, r7, #16
 8003a52:	2300      	movs	r3, #0
 8003a54:	68b9      	ldr	r1, [r7, #8]
 8003a56:	69b8      	ldr	r0, [r7, #24]
 8003a58:	f000 fcec 	bl	8004434 <xQueueGenericSendFromISR>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d003      	beq.n	8003a6a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003a62:	f06f 0302 	mvn.w	r3, #2
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	e028      	b.n	8003abc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d025      	beq.n	8003abc <osMessageQueuePut+0xb0>
 8003a70:	4b15      	ldr	r3, [pc, #84]	@ (8003ac8 <osMessageQueuePut+0xbc>)
 8003a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	f3bf 8f6f 	isb	sy
 8003a80:	e01c      	b.n	8003abc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d002      	beq.n	8003a8e <osMessageQueuePut+0x82>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d103      	bne.n	8003a96 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003a8e:	f06f 0303 	mvn.w	r3, #3
 8003a92:	61fb      	str	r3, [r7, #28]
 8003a94:	e012      	b.n	8003abc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003a96:	2300      	movs	r3, #0
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	68b9      	ldr	r1, [r7, #8]
 8003a9c:	69b8      	ldr	r0, [r7, #24]
 8003a9e:	f000 fbc7 	bl	8004230 <xQueueGenericSend>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d009      	beq.n	8003abc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003aae:	f06f 0301 	mvn.w	r3, #1
 8003ab2:	61fb      	str	r3, [r7, #28]
 8003ab4:	e002      	b.n	8003abc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003ab6:	f06f 0302 	mvn.w	r3, #2
 8003aba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003abc:	69fb      	ldr	r3, [r7, #28]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3720      	adds	r7, #32
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	e000ed04 	.word	0xe000ed04

08003acc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
 8003ad8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ae2:	f3ef 8305 	mrs	r3, IPSR
 8003ae6:	617b      	str	r3, [r7, #20]
  return(result);
 8003ae8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d028      	beq.n	8003b40 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d005      	beq.n	8003b00 <osMessageQueueGet+0x34>
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <osMessageQueueGet+0x34>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003b00:	f06f 0303 	mvn.w	r3, #3
 8003b04:	61fb      	str	r3, [r7, #28]
 8003b06:	e037      	b.n	8003b78 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003b0c:	f107 0310 	add.w	r3, r7, #16
 8003b10:	461a      	mov	r2, r3
 8003b12:	68b9      	ldr	r1, [r7, #8]
 8003b14:	69b8      	ldr	r0, [r7, #24]
 8003b16:	f000 ffad 	bl	8004a74 <xQueueReceiveFromISR>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d003      	beq.n	8003b28 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003b20:	f06f 0302 	mvn.w	r3, #2
 8003b24:	61fb      	str	r3, [r7, #28]
 8003b26:	e027      	b.n	8003b78 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d024      	beq.n	8003b78 <osMessageQueueGet+0xac>
 8003b2e:	4b15      	ldr	r3, [pc, #84]	@ (8003b84 <osMessageQueueGet+0xb8>)
 8003b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	e01b      	b.n	8003b78 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d002      	beq.n	8003b4c <osMessageQueueGet+0x80>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d103      	bne.n	8003b54 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003b4c:	f06f 0303 	mvn.w	r3, #3
 8003b50:	61fb      	str	r3, [r7, #28]
 8003b52:	e011      	b.n	8003b78 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	68b9      	ldr	r1, [r7, #8]
 8003b58:	69b8      	ldr	r0, [r7, #24]
 8003b5a:	f000 fd99 	bl	8004690 <xQueueReceive>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d009      	beq.n	8003b78 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d003      	beq.n	8003b72 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003b6a:	f06f 0301 	mvn.w	r3, #1
 8003b6e:	61fb      	str	r3, [r7, #28]
 8003b70:	e002      	b.n	8003b78 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003b72:	f06f 0302 	mvn.w	r3, #2
 8003b76:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003b78:	69fb      	ldr	r3, [r7, #28]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3720      	adds	r7, #32
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	e000ed04 	.word	0xe000ed04

08003b88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a07      	ldr	r2, [pc, #28]	@ (8003bb4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003b98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	4a06      	ldr	r2, [pc, #24]	@ (8003bb8 <vApplicationGetIdleTaskMemory+0x30>)
 8003b9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2280      	movs	r2, #128	@ 0x80
 8003ba4:	601a      	str	r2, [r3, #0]
}
 8003ba6:	bf00      	nop
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	20000b28 	.word	0x20000b28
 8003bb8:	20000bd0 	.word	0x20000bd0

08003bbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4a07      	ldr	r2, [pc, #28]	@ (8003be8 <vApplicationGetTimerTaskMemory+0x2c>)
 8003bcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	4a06      	ldr	r2, [pc, #24]	@ (8003bec <vApplicationGetTimerTaskMemory+0x30>)
 8003bd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bda:	601a      	str	r2, [r3, #0]
}
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	20000dd0 	.word	0x20000dd0
 8003bec:	20000e78 	.word	0x20000e78

08003bf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f103 0208 	add.w	r2, r3, #8
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f04f 32ff 	mov.w	r2, #4294967295
 8003c08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f103 0208 	add.w	r2, r3, #8
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f103 0208 	add.w	r2, r3, #8
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b085      	sub	sp, #20
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
 8003c52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	601a      	str	r2, [r3, #0]
}
 8003c86:	bf00      	nop
 8003c88:	3714      	adds	r7, #20
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c92:	b480      	push	{r7}
 8003c94:	b085      	sub	sp, #20
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ca8:	d103      	bne.n	8003cb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	60fb      	str	r3, [r7, #12]
 8003cb0:	e00c      	b.n	8003ccc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3308      	adds	r3, #8
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	e002      	b.n	8003cc0 <vListInsert+0x2e>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68ba      	ldr	r2, [r7, #8]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d2f6      	bcs.n	8003cba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	601a      	str	r2, [r3, #0]
}
 8003cf8:	bf00      	nop
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	6892      	ldr	r2, [r2, #8]
 8003d1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6852      	ldr	r2, [r2, #4]
 8003d24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d103      	bne.n	8003d38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	1e5a      	subs	r2, r3, #1
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10b      	bne.n	8003d84 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d70:	f383 8811 	msr	BASEPRI, r3
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	f3bf 8f4f 	dsb	sy
 8003d7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003d7e:	bf00      	nop
 8003d80:	bf00      	nop
 8003d82:	e7fd      	b.n	8003d80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003d84:	f002 fda0 	bl	80068c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d90:	68f9      	ldr	r1, [r7, #12]
 8003d92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003d94:	fb01 f303 	mul.w	r3, r1, r3
 8003d98:	441a      	add	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db4:	3b01      	subs	r3, #1
 8003db6:	68f9      	ldr	r1, [r7, #12]
 8003db8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003dba:	fb01 f303 	mul.w	r3, r1, r3
 8003dbe:	441a      	add	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	22ff      	movs	r2, #255	@ 0xff
 8003dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	22ff      	movs	r2, #255	@ 0xff
 8003dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d114      	bne.n	8003e04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d01a      	beq.n	8003e18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3310      	adds	r3, #16
 8003de6:	4618      	mov	r0, r3
 8003de8:	f001 fd2c 	bl	8005844 <xTaskRemoveFromEventList>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d012      	beq.n	8003e18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003df2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e28 <xQueueGenericReset+0xd0>)
 8003df4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	f3bf 8f4f 	dsb	sy
 8003dfe:	f3bf 8f6f 	isb	sy
 8003e02:	e009      	b.n	8003e18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	3310      	adds	r3, #16
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7ff fef1 	bl	8003bf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	3324      	adds	r3, #36	@ 0x24
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff feec 	bl	8003bf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003e18:	f002 fd88 	bl	800692c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003e1c:	2301      	movs	r3, #1
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	e000ed04 	.word	0xe000ed04

08003e2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08e      	sub	sp, #56	@ 0x38
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
 8003e38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10b      	bne.n	8003e58 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	e7fd      	b.n	8003e54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10b      	bne.n	8003e76 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	e7fd      	b.n	8003e72 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d002      	beq.n	8003e82 <xQueueGenericCreateStatic+0x56>
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <xQueueGenericCreateStatic+0x5a>
 8003e82:	2301      	movs	r3, #1
 8003e84:	e000      	b.n	8003e88 <xQueueGenericCreateStatic+0x5c>
 8003e86:	2300      	movs	r3, #0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d10b      	bne.n	8003ea4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e90:	f383 8811 	msr	BASEPRI, r3
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	623b      	str	r3, [r7, #32]
}
 8003e9e:	bf00      	nop
 8003ea0:	bf00      	nop
 8003ea2:	e7fd      	b.n	8003ea0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d102      	bne.n	8003eb0 <xQueueGenericCreateStatic+0x84>
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <xQueueGenericCreateStatic+0x88>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e000      	b.n	8003eb6 <xQueueGenericCreateStatic+0x8a>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10b      	bne.n	8003ed2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ebe:	f383 8811 	msr	BASEPRI, r3
 8003ec2:	f3bf 8f6f 	isb	sy
 8003ec6:	f3bf 8f4f 	dsb	sy
 8003eca:	61fb      	str	r3, [r7, #28]
}
 8003ecc:	bf00      	nop
 8003ece:	bf00      	nop
 8003ed0:	e7fd      	b.n	8003ece <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003ed2:	2350      	movs	r3, #80	@ 0x50
 8003ed4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2b50      	cmp	r3, #80	@ 0x50
 8003eda:	d00b      	beq.n	8003ef4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee0:	f383 8811 	msr	BASEPRI, r3
 8003ee4:	f3bf 8f6f 	isb	sy
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	61bb      	str	r3, [r7, #24]
}
 8003eee:	bf00      	nop
 8003ef0:	bf00      	nop
 8003ef2:	e7fd      	b.n	8003ef0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003ef4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00d      	beq.n	8003f1c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f08:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	4613      	mov	r3, r2
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	68b9      	ldr	r1, [r7, #8]
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 f840 	bl	8003f9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3730      	adds	r7, #48	@ 0x30
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b08a      	sub	sp, #40	@ 0x28
 8003f2a:	af02      	add	r7, sp, #8
 8003f2c:	60f8      	str	r0, [r7, #12]
 8003f2e:	60b9      	str	r1, [r7, #8]
 8003f30:	4613      	mov	r3, r2
 8003f32:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d10b      	bne.n	8003f52 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f3e:	f383 8811 	msr	BASEPRI, r3
 8003f42:	f3bf 8f6f 	isb	sy
 8003f46:	f3bf 8f4f 	dsb	sy
 8003f4a:	613b      	str	r3, [r7, #16]
}
 8003f4c:	bf00      	nop
 8003f4e:	bf00      	nop
 8003f50:	e7fd      	b.n	8003f4e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	fb02 f303 	mul.w	r3, r2, r3
 8003f5a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	3350      	adds	r3, #80	@ 0x50
 8003f60:	4618      	mov	r0, r3
 8003f62:	f002 fdd3 	bl	8006b0c <pvPortMalloc>
 8003f66:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d011      	beq.n	8003f92 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	3350      	adds	r3, #80	@ 0x50
 8003f76:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f80:	79fa      	ldrb	r2, [r7, #7]
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	4613      	mov	r3, r2
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 f805 	bl	8003f9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f92:	69bb      	ldr	r3, [r7, #24]
	}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3720      	adds	r7, #32
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
 8003fa8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d103      	bne.n	8003fb8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	e002      	b.n	8003fbe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003fca:	2101      	movs	r1, #1
 8003fcc:	69b8      	ldr	r0, [r7, #24]
 8003fce:	f7ff fec3 	bl	8003d58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	78fa      	ldrb	r2, [r7, #3]
 8003fd6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003fda:	bf00      	nop
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b082      	sub	sp, #8
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00e      	beq.n	800400e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004002:	2300      	movs	r3, #0
 8004004:	2200      	movs	r2, #0
 8004006:	2100      	movs	r1, #0
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 f911 	bl	8004230 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004016:	b580      	push	{r7, lr}
 8004018:	b086      	sub	sp, #24
 800401a:	af00      	add	r7, sp, #0
 800401c:	4603      	mov	r3, r0
 800401e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004020:	2301      	movs	r3, #1
 8004022:	617b      	str	r3, [r7, #20]
 8004024:	2300      	movs	r3, #0
 8004026:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	461a      	mov	r2, r3
 800402c:	6939      	ldr	r1, [r7, #16]
 800402e:	6978      	ldr	r0, [r7, #20]
 8004030:	f7ff ff79 	bl	8003f26 <xQueueGenericCreate>
 8004034:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f7ff ffd3 	bl	8003fe2 <prvInitialiseMutex>

		return xNewQueue;
 800403c:	68fb      	ldr	r3, [r7, #12]
	}
 800403e:	4618      	mov	r0, r3
 8004040:	3718      	adds	r7, #24
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004046:	b580      	push	{r7, lr}
 8004048:	b088      	sub	sp, #32
 800404a:	af02      	add	r7, sp, #8
 800404c:	4603      	mov	r3, r0
 800404e:	6039      	str	r1, [r7, #0]
 8004050:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004052:	2301      	movs	r3, #1
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	2300      	movs	r3, #0
 8004058:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2200      	movs	r2, #0
 8004062:	6939      	ldr	r1, [r7, #16]
 8004064:	6978      	ldr	r0, [r7, #20]
 8004066:	f7ff fee1 	bl	8003e2c <xQueueGenericCreateStatic>
 800406a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f7ff ffb8 	bl	8003fe2 <prvInitialiseMutex>

		return xNewQueue;
 8004072:	68fb      	ldr	r3, [r7, #12]
	}
 8004074:	4618      	mov	r0, r3
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800407c:	b590      	push	{r4, r7, lr}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10b      	bne.n	80040a6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800408e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004092:	f383 8811 	msr	BASEPRI, r3
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	f3bf 8f4f 	dsb	sy
 800409e:	60fb      	str	r3, [r7, #12]
}
 80040a0:	bf00      	nop
 80040a2:	bf00      	nop
 80040a4:	e7fd      	b.n	80040a2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	689c      	ldr	r4, [r3, #8]
 80040aa:	f001 fd91 	bl	8005bd0 <xTaskGetCurrentTaskHandle>
 80040ae:	4603      	mov	r3, r0
 80040b0:	429c      	cmp	r4, r3
 80040b2:	d111      	bne.n	80040d8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	1e5a      	subs	r2, r3, #1
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d105      	bne.n	80040d2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80040c6:	2300      	movs	r3, #0
 80040c8:	2200      	movs	r2, #0
 80040ca:	2100      	movs	r1, #0
 80040cc:	6938      	ldr	r0, [r7, #16]
 80040ce:	f000 f8af 	bl	8004230 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80040d2:	2301      	movs	r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	e001      	b.n	80040dc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80040dc:	697b      	ldr	r3, [r7, #20]
	}
 80040de:	4618      	mov	r0, r3
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd90      	pop	{r4, r7, pc}

080040e6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80040e6:	b590      	push	{r4, r7, lr}
 80040e8:	b087      	sub	sp, #28
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
 80040ee:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10b      	bne.n	8004112 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80040fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fe:	f383 8811 	msr	BASEPRI, r3
 8004102:	f3bf 8f6f 	isb	sy
 8004106:	f3bf 8f4f 	dsb	sy
 800410a:	60fb      	str	r3, [r7, #12]
}
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	e7fd      	b.n	800410e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	689c      	ldr	r4, [r3, #8]
 8004116:	f001 fd5b 	bl	8005bd0 <xTaskGetCurrentTaskHandle>
 800411a:	4603      	mov	r3, r0
 800411c:	429c      	cmp	r4, r3
 800411e:	d107      	bne.n	8004130 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800412a:	2301      	movs	r3, #1
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	e00c      	b.n	800414a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004130:	6839      	ldr	r1, [r7, #0]
 8004132:	6938      	ldr	r0, [r7, #16]
 8004134:	f000 fb8e 	bl	8004854 <xQueueSemaphoreTake>
 8004138:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d004      	beq.n	800414a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800414a:	697b      	ldr	r3, [r7, #20]
	}
 800414c:	4618      	mov	r0, r3
 800414e:	371c      	adds	r7, #28
 8004150:	46bd      	mov	sp, r7
 8004152:	bd90      	pop	{r4, r7, pc}

08004154 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004154:	b580      	push	{r7, lr}
 8004156:	b08a      	sub	sp, #40	@ 0x28
 8004158:	af02      	add	r7, sp, #8
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d10b      	bne.n	800417e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8004166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800416a:	f383 8811 	msr	BASEPRI, r3
 800416e:	f3bf 8f6f 	isb	sy
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	61bb      	str	r3, [r7, #24]
}
 8004178:	bf00      	nop
 800417a:	bf00      	nop
 800417c:	e7fd      	b.n	800417a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	429a      	cmp	r2, r3
 8004184:	d90b      	bls.n	800419e <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8004186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800418a:	f383 8811 	msr	BASEPRI, r3
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	617b      	str	r3, [r7, #20]
}
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	e7fd      	b.n	800419a <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800419e:	2302      	movs	r3, #2
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	2100      	movs	r1, #0
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f7ff fe3f 	bl	8003e2c <xQueueGenericCreateStatic>
 80041ae:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80041bc:	69fb      	ldr	r3, [r7, #28]
	}
 80041be:	4618      	mov	r0, r3
 80041c0:	3720      	adds	r7, #32
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b086      	sub	sp, #24
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
 80041ce:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10b      	bne.n	80041ee <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80041d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041da:	f383 8811 	msr	BASEPRI, r3
 80041de:	f3bf 8f6f 	isb	sy
 80041e2:	f3bf 8f4f 	dsb	sy
 80041e6:	613b      	str	r3, [r7, #16]
}
 80041e8:	bf00      	nop
 80041ea:	bf00      	nop
 80041ec:	e7fd      	b.n	80041ea <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d90b      	bls.n	800420e <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80041f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041fa:	f383 8811 	msr	BASEPRI, r3
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f3bf 8f4f 	dsb	sy
 8004206:	60fb      	str	r3, [r7, #12]
}
 8004208:	bf00      	nop
 800420a:	bf00      	nop
 800420c:	e7fd      	b.n	800420a <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800420e:	2202      	movs	r2, #2
 8004210:	2100      	movs	r1, #0
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff fe87 	bl	8003f26 <xQueueGenericCreate>
 8004218:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d002      	beq.n	8004226 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004226:	697b      	ldr	r3, [r7, #20]
	}
 8004228:	4618      	mov	r0, r3
 800422a:	3718      	adds	r7, #24
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b08e      	sub	sp, #56	@ 0x38
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 800423c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800423e:	2300      	movs	r3, #0
 8004240:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10b      	bne.n	8004264 <xQueueGenericSend+0x34>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d103      	bne.n	8004272 <xQueueGenericSend+0x42>
 800426a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <xQueueGenericSend+0x46>
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <xQueueGenericSend+0x48>
 8004276:	2300      	movs	r3, #0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10b      	bne.n	8004294 <xQueueGenericSend+0x64>
	__asm volatile
 800427c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004280:	f383 8811 	msr	BASEPRI, r3
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800428e:	bf00      	nop
 8004290:	bf00      	nop
 8004292:	e7fd      	b.n	8004290 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2b02      	cmp	r3, #2
 8004298:	d103      	bne.n	80042a2 <xQueueGenericSend+0x72>
 800429a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <xQueueGenericSend+0x76>
 80042a2:	2301      	movs	r3, #1
 80042a4:	e000      	b.n	80042a8 <xQueueGenericSend+0x78>
 80042a6:	2300      	movs	r3, #0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10b      	bne.n	80042c4 <xQueueGenericSend+0x94>
	__asm volatile
 80042ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b0:	f383 8811 	msr	BASEPRI, r3
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	623b      	str	r3, [r7, #32]
}
 80042be:	bf00      	nop
 80042c0:	bf00      	nop
 80042c2:	e7fd      	b.n	80042c0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042c4:	f001 fc94 	bl	8005bf0 <xTaskGetSchedulerState>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d102      	bne.n	80042d4 <xQueueGenericSend+0xa4>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <xQueueGenericSend+0xa8>
 80042d4:	2301      	movs	r3, #1
 80042d6:	e000      	b.n	80042da <xQueueGenericSend+0xaa>
 80042d8:	2300      	movs	r3, #0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10b      	bne.n	80042f6 <xQueueGenericSend+0xc6>
	__asm volatile
 80042de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e2:	f383 8811 	msr	BASEPRI, r3
 80042e6:	f3bf 8f6f 	isb	sy
 80042ea:	f3bf 8f4f 	dsb	sy
 80042ee:	61fb      	str	r3, [r7, #28]
}
 80042f0:	bf00      	nop
 80042f2:	bf00      	nop
 80042f4:	e7fd      	b.n	80042f2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042f6:	f002 fae7 	bl	80068c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004300:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004302:	429a      	cmp	r2, r3
 8004304:	d302      	bcc.n	800430c <xQueueGenericSend+0xdc>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b02      	cmp	r3, #2
 800430a:	d129      	bne.n	8004360 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004312:	f000 fc6d 	bl	8004bf0 <prvCopyDataToQueue>
 8004316:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	2b00      	cmp	r3, #0
 800431e:	d010      	beq.n	8004342 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004322:	3324      	adds	r3, #36	@ 0x24
 8004324:	4618      	mov	r0, r3
 8004326:	f001 fa8d 	bl	8005844 <xTaskRemoveFromEventList>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d013      	beq.n	8004358 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004330:	4b3f      	ldr	r3, [pc, #252]	@ (8004430 <xQueueGenericSend+0x200>)
 8004332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	f3bf 8f4f 	dsb	sy
 800433c:	f3bf 8f6f 	isb	sy
 8004340:	e00a      	b.n	8004358 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004344:	2b00      	cmp	r3, #0
 8004346:	d007      	beq.n	8004358 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004348:	4b39      	ldr	r3, [pc, #228]	@ (8004430 <xQueueGenericSend+0x200>)
 800434a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004358:	f002 fae8 	bl	800692c <vPortExitCritical>
				return pdPASS;
 800435c:	2301      	movs	r3, #1
 800435e:	e063      	b.n	8004428 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d103      	bne.n	800436e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004366:	f002 fae1 	bl	800692c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800436a:	2300      	movs	r3, #0
 800436c:	e05c      	b.n	8004428 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800436e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004370:	2b00      	cmp	r3, #0
 8004372:	d106      	bne.n	8004382 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004374:	f107 0314 	add.w	r3, r7, #20
 8004378:	4618      	mov	r0, r3
 800437a:	f001 fac7 	bl	800590c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800437e:	2301      	movs	r3, #1
 8004380:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004382:	f002 fad3 	bl	800692c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004386:	f001 f82f 	bl	80053e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800438a:	f002 fa9d 	bl	80068c8 <vPortEnterCritical>
 800438e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004390:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004394:	b25b      	sxtb	r3, r3
 8004396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439a:	d103      	bne.n	80043a4 <xQueueGenericSend+0x174>
 800439c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043aa:	b25b      	sxtb	r3, r3
 80043ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b0:	d103      	bne.n	80043ba <xQueueGenericSend+0x18a>
 80043b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043ba:	f002 fab7 	bl	800692c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043be:	1d3a      	adds	r2, r7, #4
 80043c0:	f107 0314 	add.w	r3, r7, #20
 80043c4:	4611      	mov	r1, r2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f001 fab6 	bl	8005938 <xTaskCheckForTimeOut>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d124      	bne.n	800441c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80043d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043d4:	f000 fd04 	bl	8004de0 <prvIsQueueFull>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d018      	beq.n	8004410 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80043de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e0:	3310      	adds	r3, #16
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	4611      	mov	r1, r2
 80043e6:	4618      	mov	r0, r3
 80043e8:	f001 f9da 	bl	80057a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80043ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043ee:	f000 fc8f 	bl	8004d10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80043f2:	f001 f807 	bl	8005404 <xTaskResumeAll>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f47f af7c 	bne.w	80042f6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80043fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004430 <xQueueGenericSend+0x200>)
 8004400:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004404:	601a      	str	r2, [r3, #0]
 8004406:	f3bf 8f4f 	dsb	sy
 800440a:	f3bf 8f6f 	isb	sy
 800440e:	e772      	b.n	80042f6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004410:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004412:	f000 fc7d 	bl	8004d10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004416:	f000 fff5 	bl	8005404 <xTaskResumeAll>
 800441a:	e76c      	b.n	80042f6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800441c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800441e:	f000 fc77 	bl	8004d10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004422:	f000 ffef 	bl	8005404 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004426:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004428:	4618      	mov	r0, r3
 800442a:	3738      	adds	r7, #56	@ 0x38
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	e000ed04 	.word	0xe000ed04

08004434 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b090      	sub	sp, #64	@ 0x40
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10b      	bne.n	8004464 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800444c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004450:	f383 8811 	msr	BASEPRI, r3
 8004454:	f3bf 8f6f 	isb	sy
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800445e:	bf00      	nop
 8004460:	bf00      	nop
 8004462:	e7fd      	b.n	8004460 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d103      	bne.n	8004472 <xQueueGenericSendFromISR+0x3e>
 800446a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <xQueueGenericSendFromISR+0x42>
 8004472:	2301      	movs	r3, #1
 8004474:	e000      	b.n	8004478 <xQueueGenericSendFromISR+0x44>
 8004476:	2300      	movs	r3, #0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10b      	bne.n	8004494 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800447c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004480:	f383 8811 	msr	BASEPRI, r3
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800448e:	bf00      	nop
 8004490:	bf00      	nop
 8004492:	e7fd      	b.n	8004490 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	2b02      	cmp	r3, #2
 8004498:	d103      	bne.n	80044a2 <xQueueGenericSendFromISR+0x6e>
 800449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <xQueueGenericSendFromISR+0x72>
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <xQueueGenericSendFromISR+0x74>
 80044a6:	2300      	movs	r3, #0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10b      	bne.n	80044c4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	623b      	str	r3, [r7, #32]
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044c4:	f002 fae0 	bl	8006a88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80044c8:	f3ef 8211 	mrs	r2, BASEPRI
 80044cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d0:	f383 8811 	msr	BASEPRI, r3
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	61fa      	str	r2, [r7, #28]
 80044de:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80044e0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044e2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d302      	bcc.n	80044f6 <xQueueGenericSendFromISR+0xc2>
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d12f      	bne.n	8004556 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80044f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004504:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800450c:	f000 fb70 	bl	8004bf0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004510:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004518:	d112      	bne.n	8004540 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800451a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	2b00      	cmp	r3, #0
 8004520:	d016      	beq.n	8004550 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004524:	3324      	adds	r3, #36	@ 0x24
 8004526:	4618      	mov	r0, r3
 8004528:	f001 f98c 	bl	8005844 <xTaskRemoveFromEventList>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00e      	beq.n	8004550 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00b      	beq.n	8004550 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	e007      	b.n	8004550 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004540:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004544:	3301      	adds	r3, #1
 8004546:	b2db      	uxtb	r3, r3
 8004548:	b25a      	sxtb	r2, r3
 800454a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004550:	2301      	movs	r3, #1
 8004552:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004554:	e001      	b.n	800455a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004556:	2300      	movs	r3, #0
 8004558:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800455a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800455c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004564:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004568:	4618      	mov	r0, r3
 800456a:	3740      	adds	r7, #64	@ 0x40
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08e      	sub	sp, #56	@ 0x38
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800457e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004580:	2b00      	cmp	r3, #0
 8004582:	d10b      	bne.n	800459c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	623b      	str	r3, [r7, #32]
}
 8004596:	bf00      	nop
 8004598:	bf00      	nop
 800459a:	e7fd      	b.n	8004598 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800459c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00b      	beq.n	80045bc <xQueueGiveFromISR+0x4c>
	__asm volatile
 80045a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a8:	f383 8811 	msr	BASEPRI, r3
 80045ac:	f3bf 8f6f 	isb	sy
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	61fb      	str	r3, [r7, #28]
}
 80045b6:	bf00      	nop
 80045b8:	bf00      	nop
 80045ba:	e7fd      	b.n	80045b8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80045bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d103      	bne.n	80045cc <xQueueGiveFromISR+0x5c>
 80045c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <xQueueGiveFromISR+0x60>
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <xQueueGiveFromISR+0x62>
 80045d0:	2300      	movs	r3, #0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10b      	bne.n	80045ee <xQueueGiveFromISR+0x7e>
	__asm volatile
 80045d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045da:	f383 8811 	msr	BASEPRI, r3
 80045de:	f3bf 8f6f 	isb	sy
 80045e2:	f3bf 8f4f 	dsb	sy
 80045e6:	61bb      	str	r3, [r7, #24]
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	e7fd      	b.n	80045ea <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80045ee:	f002 fa4b 	bl	8006a88 <vPortValidateInterruptPriority>
	__asm volatile
 80045f2:	f3ef 8211 	mrs	r2, BASEPRI
 80045f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045fa:	f383 8811 	msr	BASEPRI, r3
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	f3bf 8f4f 	dsb	sy
 8004606:	617a      	str	r2, [r7, #20]
 8004608:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800460a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800460c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800460e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004612:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004618:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800461a:	429a      	cmp	r2, r3
 800461c:	d22b      	bcs.n	8004676 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800461e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004620:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004624:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004630:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004638:	d112      	bne.n	8004660 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800463a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	2b00      	cmp	r3, #0
 8004640:	d016      	beq.n	8004670 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004644:	3324      	adds	r3, #36	@ 0x24
 8004646:	4618      	mov	r0, r3
 8004648:	f001 f8fc 	bl	8005844 <xTaskRemoveFromEventList>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00e      	beq.n	8004670 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00b      	beq.n	8004670 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2201      	movs	r2, #1
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	e007      	b.n	8004670 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004660:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004664:	3301      	adds	r3, #1
 8004666:	b2db      	uxtb	r3, r3
 8004668:	b25a      	sxtb	r2, r3
 800466a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004670:	2301      	movs	r3, #1
 8004672:	637b      	str	r3, [r7, #52]	@ 0x34
 8004674:	e001      	b.n	800467a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004676:	2300      	movs	r3, #0
 8004678:	637b      	str	r3, [r7, #52]	@ 0x34
 800467a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800467c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f383 8811 	msr	BASEPRI, r3
}
 8004684:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004688:	4618      	mov	r0, r3
 800468a:	3738      	adds	r7, #56	@ 0x38
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	@ 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800469c:	2300      	movs	r3, #0
 800469e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80046a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10b      	bne.n	80046c2 <xQueueReceive+0x32>
	__asm volatile
 80046aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ae:	f383 8811 	msr	BASEPRI, r3
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	623b      	str	r3, [r7, #32]
}
 80046bc:	bf00      	nop
 80046be:	bf00      	nop
 80046c0:	e7fd      	b.n	80046be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d103      	bne.n	80046d0 <xQueueReceive+0x40>
 80046c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <xQueueReceive+0x44>
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <xQueueReceive+0x46>
 80046d4:	2300      	movs	r3, #0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10b      	bne.n	80046f2 <xQueueReceive+0x62>
	__asm volatile
 80046da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046de:	f383 8811 	msr	BASEPRI, r3
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	61fb      	str	r3, [r7, #28]
}
 80046ec:	bf00      	nop
 80046ee:	bf00      	nop
 80046f0:	e7fd      	b.n	80046ee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046f2:	f001 fa7d 	bl	8005bf0 <xTaskGetSchedulerState>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d102      	bne.n	8004702 <xQueueReceive+0x72>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <xQueueReceive+0x76>
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <xQueueReceive+0x78>
 8004706:	2300      	movs	r3, #0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10b      	bne.n	8004724 <xQueueReceive+0x94>
	__asm volatile
 800470c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004710:	f383 8811 	msr	BASEPRI, r3
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	61bb      	str	r3, [r7, #24]
}
 800471e:	bf00      	nop
 8004720:	bf00      	nop
 8004722:	e7fd      	b.n	8004720 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004724:	f002 f8d0 	bl	80068c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01f      	beq.n	8004774 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004738:	f000 fac4 	bl	8004cc4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800473c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473e:	1e5a      	subs	r2, r3, #1
 8004740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004742:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00f      	beq.n	800476c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800474c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474e:	3310      	adds	r3, #16
 8004750:	4618      	mov	r0, r3
 8004752:	f001 f877 	bl	8005844 <xTaskRemoveFromEventList>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d007      	beq.n	800476c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800475c:	4b3c      	ldr	r3, [pc, #240]	@ (8004850 <xQueueReceive+0x1c0>)
 800475e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800476c:	f002 f8de 	bl	800692c <vPortExitCritical>
				return pdPASS;
 8004770:	2301      	movs	r3, #1
 8004772:	e069      	b.n	8004848 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800477a:	f002 f8d7 	bl	800692c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800477e:	2300      	movs	r3, #0
 8004780:	e062      	b.n	8004848 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004784:	2b00      	cmp	r3, #0
 8004786:	d106      	bne.n	8004796 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004788:	f107 0310 	add.w	r3, r7, #16
 800478c:	4618      	mov	r0, r3
 800478e:	f001 f8bd 	bl	800590c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004792:	2301      	movs	r3, #1
 8004794:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004796:	f002 f8c9 	bl	800692c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800479a:	f000 fe25 	bl	80053e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800479e:	f002 f893 	bl	80068c8 <vPortEnterCritical>
 80047a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047a8:	b25b      	sxtb	r3, r3
 80047aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ae:	d103      	bne.n	80047b8 <xQueueReceive+0x128>
 80047b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047be:	b25b      	sxtb	r3, r3
 80047c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c4:	d103      	bne.n	80047ce <xQueueReceive+0x13e>
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047ce:	f002 f8ad 	bl	800692c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047d2:	1d3a      	adds	r2, r7, #4
 80047d4:	f107 0310 	add.w	r3, r7, #16
 80047d8:	4611      	mov	r1, r2
 80047da:	4618      	mov	r0, r3
 80047dc:	f001 f8ac 	bl	8005938 <xTaskCheckForTimeOut>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d123      	bne.n	800482e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047e8:	f000 fae4 	bl	8004db4 <prvIsQueueEmpty>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d017      	beq.n	8004822 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f4:	3324      	adds	r3, #36	@ 0x24
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	4611      	mov	r1, r2
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 ffd0 	bl	80057a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004800:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004802:	f000 fa85 	bl	8004d10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004806:	f000 fdfd 	bl	8005404 <xTaskResumeAll>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d189      	bne.n	8004724 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004810:	4b0f      	ldr	r3, [pc, #60]	@ (8004850 <xQueueReceive+0x1c0>)
 8004812:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	e780      	b.n	8004724 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004822:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004824:	f000 fa74 	bl	8004d10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004828:	f000 fdec 	bl	8005404 <xTaskResumeAll>
 800482c:	e77a      	b.n	8004724 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800482e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004830:	f000 fa6e 	bl	8004d10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004834:	f000 fde6 	bl	8005404 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004838:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800483a:	f000 fabb 	bl	8004db4 <prvIsQueueEmpty>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	f43f af6f 	beq.w	8004724 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004846:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004848:	4618      	mov	r0, r3
 800484a:	3730      	adds	r7, #48	@ 0x30
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	e000ed04 	.word	0xe000ed04

08004854 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08e      	sub	sp, #56	@ 0x38
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800485e:	2300      	movs	r3, #0
 8004860:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004866:	2300      	movs	r3, #0
 8004868:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800486a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10b      	bne.n	8004888 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	623b      	str	r3, [r7, #32]
}
 8004882:	bf00      	nop
 8004884:	bf00      	nop
 8004886:	e7fd      	b.n	8004884 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00b      	beq.n	80048a8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004894:	f383 8811 	msr	BASEPRI, r3
 8004898:	f3bf 8f6f 	isb	sy
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	61fb      	str	r3, [r7, #28]
}
 80048a2:	bf00      	nop
 80048a4:	bf00      	nop
 80048a6:	e7fd      	b.n	80048a4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048a8:	f001 f9a2 	bl	8005bf0 <xTaskGetSchedulerState>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d102      	bne.n	80048b8 <xQueueSemaphoreTake+0x64>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <xQueueSemaphoreTake+0x68>
 80048b8:	2301      	movs	r3, #1
 80048ba:	e000      	b.n	80048be <xQueueSemaphoreTake+0x6a>
 80048bc:	2300      	movs	r3, #0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d10b      	bne.n	80048da <xQueueSemaphoreTake+0x86>
	__asm volatile
 80048c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c6:	f383 8811 	msr	BASEPRI, r3
 80048ca:	f3bf 8f6f 	isb	sy
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	61bb      	str	r3, [r7, #24]
}
 80048d4:	bf00      	nop
 80048d6:	bf00      	nop
 80048d8:	e7fd      	b.n	80048d6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048da:	f001 fff5 	bl	80068c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80048de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80048e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d024      	beq.n	8004934 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80048ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ec:	1e5a      	subs	r2, r3, #1
 80048ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d104      	bne.n	8004904 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80048fa:	f001 faf3 	bl	8005ee4 <pvTaskIncrementMutexHeldCount>
 80048fe:	4602      	mov	r2, r0
 8004900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004902:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00f      	beq.n	800492c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800490c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800490e:	3310      	adds	r3, #16
 8004910:	4618      	mov	r0, r3
 8004912:	f000 ff97 	bl	8005844 <xTaskRemoveFromEventList>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d007      	beq.n	800492c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800491c:	4b54      	ldr	r3, [pc, #336]	@ (8004a70 <xQueueSemaphoreTake+0x21c>)
 800491e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004922:	601a      	str	r2, [r3, #0]
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800492c:	f001 fffe 	bl	800692c <vPortExitCritical>
				return pdPASS;
 8004930:	2301      	movs	r3, #1
 8004932:	e098      	b.n	8004a66 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d112      	bne.n	8004960 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800493a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00b      	beq.n	8004958 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	617b      	str	r3, [r7, #20]
}
 8004952:	bf00      	nop
 8004954:	bf00      	nop
 8004956:	e7fd      	b.n	8004954 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004958:	f001 ffe8 	bl	800692c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800495c:	2300      	movs	r3, #0
 800495e:	e082      	b.n	8004a66 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004966:	f107 030c 	add.w	r3, r7, #12
 800496a:	4618      	mov	r0, r3
 800496c:	f000 ffce 	bl	800590c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004970:	2301      	movs	r3, #1
 8004972:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004974:	f001 ffda 	bl	800692c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004978:	f000 fd36 	bl	80053e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800497c:	f001 ffa4 	bl	80068c8 <vPortEnterCritical>
 8004980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004982:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004986:	b25b      	sxtb	r3, r3
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498c:	d103      	bne.n	8004996 <xQueueSemaphoreTake+0x142>
 800498e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004998:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800499c:	b25b      	sxtb	r3, r3
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d103      	bne.n	80049ac <xQueueSemaphoreTake+0x158>
 80049a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049ac:	f001 ffbe 	bl	800692c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80049b0:	463a      	mov	r2, r7
 80049b2:	f107 030c 	add.w	r3, r7, #12
 80049b6:	4611      	mov	r1, r2
 80049b8:	4618      	mov	r0, r3
 80049ba:	f000 ffbd 	bl	8005938 <xTaskCheckForTimeOut>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d132      	bne.n	8004a2a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80049c6:	f000 f9f5 	bl	8004db4 <prvIsQueueEmpty>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d026      	beq.n	8004a1e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d109      	bne.n	80049ec <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80049d8:	f001 ff76 	bl	80068c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f001 f923 	bl	8005c2c <xTaskPriorityInherit>
 80049e6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80049e8:	f001 ffa0 	bl	800692c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80049ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ee:	3324      	adds	r3, #36	@ 0x24
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	4611      	mov	r1, r2
 80049f4:	4618      	mov	r0, r3
 80049f6:	f000 fed3 	bl	80057a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80049fc:	f000 f988 	bl	8004d10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a00:	f000 fd00 	bl	8005404 <xTaskResumeAll>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f47f af67 	bne.w	80048da <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004a0c:	4b18      	ldr	r3, [pc, #96]	@ (8004a70 <xQueueSemaphoreTake+0x21c>)
 8004a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	f3bf 8f4f 	dsb	sy
 8004a18:	f3bf 8f6f 	isb	sy
 8004a1c:	e75d      	b.n	80048da <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004a1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a20:	f000 f976 	bl	8004d10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a24:	f000 fcee 	bl	8005404 <xTaskResumeAll>
 8004a28:	e757      	b.n	80048da <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004a2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a2c:	f000 f970 	bl	8004d10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a30:	f000 fce8 	bl	8005404 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a36:	f000 f9bd 	bl	8004db4 <prvIsQueueEmpty>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f43f af4c 	beq.w	80048da <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00d      	beq.n	8004a64 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004a48:	f001 ff3e 	bl	80068c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004a4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a4e:	f000 f8b7 	bl	8004bc0 <prvGetDisinheritPriorityAfterTimeout>
 8004a52:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f001 f9be 	bl	8005ddc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004a60:	f001 ff64 	bl	800692c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004a64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3738      	adds	r7, #56	@ 0x38
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	e000ed04 	.word	0xe000ed04

08004a74 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b08e      	sub	sp, #56	@ 0x38
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10b      	bne.n	8004aa2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8e:	f383 8811 	msr	BASEPRI, r3
 8004a92:	f3bf 8f6f 	isb	sy
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	623b      	str	r3, [r7, #32]
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	e7fd      	b.n	8004a9e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d103      	bne.n	8004ab0 <xQueueReceiveFromISR+0x3c>
 8004aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <xQueueReceiveFromISR+0x40>
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e000      	b.n	8004ab6 <xQueueReceiveFromISR+0x42>
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10b      	bne.n	8004ad2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004abe:	f383 8811 	msr	BASEPRI, r3
 8004ac2:	f3bf 8f6f 	isb	sy
 8004ac6:	f3bf 8f4f 	dsb	sy
 8004aca:	61fb      	str	r3, [r7, #28]
}
 8004acc:	bf00      	nop
 8004ace:	bf00      	nop
 8004ad0:	e7fd      	b.n	8004ace <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ad2:	f001 ffd9 	bl	8006a88 <vPortValidateInterruptPriority>
	__asm volatile
 8004ad6:	f3ef 8211 	mrs	r2, BASEPRI
 8004ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	61ba      	str	r2, [r7, #24]
 8004aec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004aee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d02f      	beq.n	8004b5e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b08:	68b9      	ldr	r1, [r7, #8]
 8004b0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b0c:	f000 f8da 	bl	8004cc4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	1e5a      	subs	r2, r3, #1
 8004b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b16:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004b18:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b20:	d112      	bne.n	8004b48 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d016      	beq.n	8004b58 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2c:	3310      	adds	r3, #16
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 fe88 	bl	8005844 <xTaskRemoveFromEventList>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00e      	beq.n	8004b58 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00b      	beq.n	8004b58 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	e007      	b.n	8004b58 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004b48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	b25a      	sxtb	r2, r3
 8004b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b5c:	e001      	b.n	8004b62 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b64:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	f383 8811 	msr	BASEPRI, r3
}
 8004b6c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3738      	adds	r7, #56	@ 0x38
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10b      	bne.n	8004ba2 <vQueueDelete+0x2a>
	__asm volatile
 8004b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	60bb      	str	r3, [r7, #8]
}
 8004b9c:	bf00      	nop
 8004b9e:	bf00      	nop
 8004ba0:	e7fd      	b.n	8004b9e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8004ba2:	68f8      	ldr	r0, [r7, #12]
 8004ba4:	f000 f95e 	bl	8004e64 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d102      	bne.n	8004bb8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f002 f878 	bl	8006ca8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d006      	beq.n	8004bde <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	e001      	b.n	8004be2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004bde:	2300      	movs	r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004be2:	68fb      	ldr	r3, [r7, #12]
	}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10d      	bne.n	8004c2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d14d      	bne.n	8004cb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f001 f86e 	bl	8005cfc <xTaskPriorityDisinherit>
 8004c20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	609a      	str	r2, [r3, #8]
 8004c28:	e043      	b.n	8004cb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d119      	bne.n	8004c64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6858      	ldr	r0, [r3, #4]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c38:	461a      	mov	r2, r3
 8004c3a:	68b9      	ldr	r1, [r7, #8]
 8004c3c:	f002 fa1c 	bl	8007078 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c48:	441a      	add	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d32b      	bcc.n	8004cb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	605a      	str	r2, [r3, #4]
 8004c62:	e026      	b.n	8004cb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	68d8      	ldr	r0, [r3, #12]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	f002 fa02 	bl	8007078 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	425b      	negs	r3, r3
 8004c7e:	441a      	add	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	68da      	ldr	r2, [r3, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d207      	bcs.n	8004ca0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c98:	425b      	negs	r3, r3
 8004c9a:	441a      	add	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d105      	bne.n	8004cb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d002      	beq.n	8004cb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004cba:	697b      	ldr	r3, [r7, #20]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3718      	adds	r7, #24
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d018      	beq.n	8004d08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	441a      	add	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d303      	bcc.n	8004cf8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68d9      	ldr	r1, [r3, #12]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d00:	461a      	mov	r2, r3
 8004d02:	6838      	ldr	r0, [r7, #0]
 8004d04:	f002 f9b8 	bl	8007078 <memcpy>
	}
}
 8004d08:	bf00      	nop
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d18:	f001 fdd6 	bl	80068c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d24:	e011      	b.n	8004d4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d012      	beq.n	8004d54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	3324      	adds	r3, #36	@ 0x24
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 fd86 	bl	8005844 <xTaskRemoveFromEventList>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d001      	beq.n	8004d42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d3e:	f000 fe5f 	bl	8005a00 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d42:	7bfb      	ldrb	r3, [r7, #15]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	dce9      	bgt.n	8004d26 <prvUnlockQueue+0x16>
 8004d52:	e000      	b.n	8004d56 <prvUnlockQueue+0x46>
					break;
 8004d54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	22ff      	movs	r2, #255	@ 0xff
 8004d5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004d5e:	f001 fde5 	bl	800692c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d62:	f001 fdb1 	bl	80068c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d6e:	e011      	b.n	8004d94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d012      	beq.n	8004d9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3310      	adds	r3, #16
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 fd61 	bl	8005844 <xTaskRemoveFromEventList>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d88:	f000 fe3a 	bl	8005a00 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d8c:	7bbb      	ldrb	r3, [r7, #14]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	dce9      	bgt.n	8004d70 <prvUnlockQueue+0x60>
 8004d9c:	e000      	b.n	8004da0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	22ff      	movs	r2, #255	@ 0xff
 8004da4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004da8:	f001 fdc0 	bl	800692c <vPortExitCritical>
}
 8004dac:	bf00      	nop
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004dbc:	f001 fd84 	bl	80068c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d102      	bne.n	8004dce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	e001      	b.n	8004dd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dd2:	f001 fdab 	bl	800692c <vPortExitCritical>

	return xReturn;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004de8:	f001 fd6e 	bl	80068c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d102      	bne.n	8004dfe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	60fb      	str	r3, [r7, #12]
 8004dfc:	e001      	b.n	8004e02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e02:	f001 fd93 	bl	800692c <vPortExitCritical>

	return xReturn;
 8004e06:	68fb      	ldr	r3, [r7, #12]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3710      	adds	r7, #16
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	e014      	b.n	8004e4a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004e20:	4a0f      	ldr	r2, [pc, #60]	@ (8004e60 <vQueueAddToRegistry+0x50>)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10b      	bne.n	8004e44 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004e2c:	490c      	ldr	r1, [pc, #48]	@ (8004e60 <vQueueAddToRegistry+0x50>)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	683a      	ldr	r2, [r7, #0]
 8004e32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e36:	4a0a      	ldr	r2, [pc, #40]	@ (8004e60 <vQueueAddToRegistry+0x50>)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	00db      	lsls	r3, r3, #3
 8004e3c:	4413      	add	r3, r2
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e42:	e006      	b.n	8004e52 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	3301      	adds	r3, #1
 8004e48:	60fb      	str	r3, [r7, #12]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2b07      	cmp	r3, #7
 8004e4e:	d9e7      	bls.n	8004e20 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	20001278 	.word	0x20001278

08004e64 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60fb      	str	r3, [r7, #12]
 8004e70:	e016      	b.n	8004ea0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004e72:	4a10      	ldr	r2, [pc, #64]	@ (8004eb4 <vQueueUnregisterQueue+0x50>)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	4413      	add	r3, r2
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d10b      	bne.n	8004e9a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004e82:	4a0c      	ldr	r2, [pc, #48]	@ (8004eb4 <vQueueUnregisterQueue+0x50>)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2100      	movs	r1, #0
 8004e88:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004e8c:	4a09      	ldr	r2, [pc, #36]	@ (8004eb4 <vQueueUnregisterQueue+0x50>)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	00db      	lsls	r3, r3, #3
 8004e92:	4413      	add	r3, r2
 8004e94:	2200      	movs	r2, #0
 8004e96:	605a      	str	r2, [r3, #4]
				break;
 8004e98:	e006      	b.n	8004ea8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	60fb      	str	r3, [r7, #12]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2b07      	cmp	r3, #7
 8004ea4:	d9e5      	bls.n	8004e72 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004ea6:	bf00      	nop
 8004ea8:	bf00      	nop
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	20001278 	.word	0x20001278

08004eb8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ec8:	f001 fcfe 	bl	80068c8 <vPortEnterCritical>
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ed2:	b25b      	sxtb	r3, r3
 8004ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed8:	d103      	bne.n	8004ee2 <vQueueWaitForMessageRestricted+0x2a>
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ee8:	b25b      	sxtb	r3, r3
 8004eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eee:	d103      	bne.n	8004ef8 <vQueueWaitForMessageRestricted+0x40>
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ef8:	f001 fd18 	bl	800692c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d106      	bne.n	8004f12 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	3324      	adds	r3, #36	@ 0x24
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	68b9      	ldr	r1, [r7, #8]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 fc6d 	bl	80057ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004f12:	6978      	ldr	r0, [r7, #20]
 8004f14:	f7ff fefc 	bl	8004d10 <prvUnlockQueue>
	}
 8004f18:	bf00      	nop
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b08e      	sub	sp, #56	@ 0x38
 8004f24:	af04      	add	r7, sp, #16
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
 8004f2c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10b      	bne.n	8004f4c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f38:	f383 8811 	msr	BASEPRI, r3
 8004f3c:	f3bf 8f6f 	isb	sy
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	623b      	str	r3, [r7, #32]
}
 8004f46:	bf00      	nop
 8004f48:	bf00      	nop
 8004f4a:	e7fd      	b.n	8004f48 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10b      	bne.n	8004f6a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f56:	f383 8811 	msr	BASEPRI, r3
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	61fb      	str	r3, [r7, #28]
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop
 8004f68:	e7fd      	b.n	8004f66 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f6a:	23a8      	movs	r3, #168	@ 0xa8
 8004f6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	2ba8      	cmp	r3, #168	@ 0xa8
 8004f72:	d00b      	beq.n	8004f8c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	61bb      	str	r3, [r7, #24]
}
 8004f86:	bf00      	nop
 8004f88:	bf00      	nop
 8004f8a:	e7fd      	b.n	8004f88 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f8c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d01e      	beq.n	8004fd2 <xTaskCreateStatic+0xb2>
 8004f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d01b      	beq.n	8004fd2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004fa2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004fac:	2300      	movs	r3, #0
 8004fae:	9303      	str	r3, [sp, #12]
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	9302      	str	r3, [sp, #8]
 8004fb4:	f107 0314 	add.w	r3, r7, #20
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 f851 	bl	800506c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004fcc:	f000 f8f6 	bl	80051bc <prvAddNewTaskToReadyList>
 8004fd0:	e001      	b.n	8004fd6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004fd6:	697b      	ldr	r3, [r7, #20]
	}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3728      	adds	r7, #40	@ 0x28
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08c      	sub	sp, #48	@ 0x30
 8004fe4:	af04      	add	r7, sp, #16
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	603b      	str	r3, [r7, #0]
 8004fec:	4613      	mov	r3, r2
 8004fee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004ff0:	88fb      	ldrh	r3, [r7, #6]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f001 fd89 	bl	8006b0c <pvPortMalloc>
 8004ffa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00e      	beq.n	8005020 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005002:	20a8      	movs	r0, #168	@ 0xa8
 8005004:	f001 fd82 	bl	8006b0c <pvPortMalloc>
 8005008:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	631a      	str	r2, [r3, #48]	@ 0x30
 8005016:	e005      	b.n	8005024 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005018:	6978      	ldr	r0, [r7, #20]
 800501a:	f001 fe45 	bl	8006ca8 <vPortFree>
 800501e:	e001      	b.n	8005024 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005020:	2300      	movs	r3, #0
 8005022:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d017      	beq.n	800505a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005032:	88fa      	ldrh	r2, [r7, #6]
 8005034:	2300      	movs	r3, #0
 8005036:	9303      	str	r3, [sp, #12]
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	9302      	str	r3, [sp, #8]
 800503c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800503e:	9301      	str	r3, [sp, #4]
 8005040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	68b9      	ldr	r1, [r7, #8]
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f000 f80f 	bl	800506c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800504e:	69f8      	ldr	r0, [r7, #28]
 8005050:	f000 f8b4 	bl	80051bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005054:	2301      	movs	r3, #1
 8005056:	61bb      	str	r3, [r7, #24]
 8005058:	e002      	b.n	8005060 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800505a:	f04f 33ff 	mov.w	r3, #4294967295
 800505e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005060:	69bb      	ldr	r3, [r7, #24]
	}
 8005062:	4618      	mov	r0, r3
 8005064:	3720      	adds	r7, #32
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
	...

0800506c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
 8005078:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800507a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	461a      	mov	r2, r3
 8005084:	21a5      	movs	r1, #165	@ 0xa5
 8005086:	f001 ff65 	bl	8006f54 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800508a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005094:	3b01      	subs	r3, #1
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	f023 0307 	bic.w	r3, r3, #7
 80050a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	f003 0307 	and.w	r3, r3, #7
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00b      	beq.n	80050c6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80050ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	617b      	str	r3, [r7, #20]
}
 80050c0:	bf00      	nop
 80050c2:	bf00      	nop
 80050c4:	e7fd      	b.n	80050c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d01f      	beq.n	800510c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050cc:	2300      	movs	r3, #0
 80050ce:	61fb      	str	r3, [r7, #28]
 80050d0:	e012      	b.n	80050f8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	4413      	add	r3, r2
 80050d8:	7819      	ldrb	r1, [r3, #0]
 80050da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	4413      	add	r3, r2
 80050e0:	3334      	adds	r3, #52	@ 0x34
 80050e2:	460a      	mov	r2, r1
 80050e4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050e6:	68ba      	ldr	r2, [r7, #8]
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	4413      	add	r3, r2
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d006      	beq.n	8005100 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	3301      	adds	r3, #1
 80050f6:	61fb      	str	r3, [r7, #28]
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	2b0f      	cmp	r3, #15
 80050fc:	d9e9      	bls.n	80050d2 <prvInitialiseNewTask+0x66>
 80050fe:	e000      	b.n	8005102 <prvInitialiseNewTask+0x96>
			{
				break;
 8005100:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800510a:	e003      	b.n	8005114 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800510c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510e:	2200      	movs	r2, #0
 8005110:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	2b37      	cmp	r3, #55	@ 0x37
 8005118:	d901      	bls.n	800511e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800511a:	2337      	movs	r3, #55	@ 0x37
 800511c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800511e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005120:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005122:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005126:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005128:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800512a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512c:	2200      	movs	r2, #0
 800512e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005132:	3304      	adds	r3, #4
 8005134:	4618      	mov	r0, r3
 8005136:	f7fe fd7b 	bl	8003c30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	3318      	adds	r3, #24
 800513e:	4618      	mov	r0, r3
 8005140:	f7fe fd76 	bl	8003c30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005146:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005148:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800514a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005152:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005156:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005158:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	2200      	movs	r2, #0
 800515e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005164:	2200      	movs	r2, #0
 8005166:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800516a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516c:	3354      	adds	r3, #84	@ 0x54
 800516e:	224c      	movs	r2, #76	@ 0x4c
 8005170:	2100      	movs	r1, #0
 8005172:	4618      	mov	r0, r3
 8005174:	f001 feee 	bl	8006f54 <memset>
 8005178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517a:	4a0d      	ldr	r2, [pc, #52]	@ (80051b0 <prvInitialiseNewTask+0x144>)
 800517c:	659a      	str	r2, [r3, #88]	@ 0x58
 800517e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005180:	4a0c      	ldr	r2, [pc, #48]	@ (80051b4 <prvInitialiseNewTask+0x148>)
 8005182:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005186:	4a0c      	ldr	r2, [pc, #48]	@ (80051b8 <prvInitialiseNewTask+0x14c>)
 8005188:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	68f9      	ldr	r1, [r7, #12]
 800518e:	69b8      	ldr	r0, [r7, #24]
 8005190:	f001 fa6a 	bl	8006668 <pxPortInitialiseStack>
 8005194:	4602      	mov	r2, r0
 8005196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005198:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800519a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800519c:	2b00      	cmp	r3, #0
 800519e:	d002      	beq.n	80051a6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80051a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051a6:	bf00      	nop
 80051a8:	3720      	adds	r7, #32
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	2000550c 	.word	0x2000550c
 80051b4:	20005574 	.word	0x20005574
 80051b8:	200055dc 	.word	0x200055dc

080051bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80051c4:	f001 fb80 	bl	80068c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80051c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005280 <prvAddNewTaskToReadyList+0xc4>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3301      	adds	r3, #1
 80051ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005280 <prvAddNewTaskToReadyList+0xc4>)
 80051d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80051d2:	4b2c      	ldr	r3, [pc, #176]	@ (8005284 <prvAddNewTaskToReadyList+0xc8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80051da:	4a2a      	ldr	r2, [pc, #168]	@ (8005284 <prvAddNewTaskToReadyList+0xc8>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80051e0:	4b27      	ldr	r3, [pc, #156]	@ (8005280 <prvAddNewTaskToReadyList+0xc4>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d110      	bne.n	800520a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80051e8:	f000 fc2e 	bl	8005a48 <prvInitialiseTaskLists>
 80051ec:	e00d      	b.n	800520a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051ee:	4b26      	ldr	r3, [pc, #152]	@ (8005288 <prvAddNewTaskToReadyList+0xcc>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d109      	bne.n	800520a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80051f6:	4b23      	ldr	r3, [pc, #140]	@ (8005284 <prvAddNewTaskToReadyList+0xc8>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005200:	429a      	cmp	r2, r3
 8005202:	d802      	bhi.n	800520a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005204:	4a1f      	ldr	r2, [pc, #124]	@ (8005284 <prvAddNewTaskToReadyList+0xc8>)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800520a:	4b20      	ldr	r3, [pc, #128]	@ (800528c <prvAddNewTaskToReadyList+0xd0>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3301      	adds	r3, #1
 8005210:	4a1e      	ldr	r2, [pc, #120]	@ (800528c <prvAddNewTaskToReadyList+0xd0>)
 8005212:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005214:	4b1d      	ldr	r3, [pc, #116]	@ (800528c <prvAddNewTaskToReadyList+0xd0>)
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005220:	4b1b      	ldr	r3, [pc, #108]	@ (8005290 <prvAddNewTaskToReadyList+0xd4>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	429a      	cmp	r2, r3
 8005226:	d903      	bls.n	8005230 <prvAddNewTaskToReadyList+0x74>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522c:	4a18      	ldr	r2, [pc, #96]	@ (8005290 <prvAddNewTaskToReadyList+0xd4>)
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005234:	4613      	mov	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4a15      	ldr	r2, [pc, #84]	@ (8005294 <prvAddNewTaskToReadyList+0xd8>)
 800523e:	441a      	add	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3304      	adds	r3, #4
 8005244:	4619      	mov	r1, r3
 8005246:	4610      	mov	r0, r2
 8005248:	f7fe fcff 	bl	8003c4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800524c:	f001 fb6e 	bl	800692c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005250:	4b0d      	ldr	r3, [pc, #52]	@ (8005288 <prvAddNewTaskToReadyList+0xcc>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00e      	beq.n	8005276 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005258:	4b0a      	ldr	r3, [pc, #40]	@ (8005284 <prvAddNewTaskToReadyList+0xc8>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005262:	429a      	cmp	r2, r3
 8005264:	d207      	bcs.n	8005276 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005266:	4b0c      	ldr	r3, [pc, #48]	@ (8005298 <prvAddNewTaskToReadyList+0xdc>)
 8005268:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800526c:	601a      	str	r2, [r3, #0]
 800526e:	f3bf 8f4f 	dsb	sy
 8005272:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005276:	bf00      	nop
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	2000178c 	.word	0x2000178c
 8005284:	200012b8 	.word	0x200012b8
 8005288:	20001798 	.word	0x20001798
 800528c:	200017a8 	.word	0x200017a8
 8005290:	20001794 	.word	0x20001794
 8005294:	200012bc 	.word	0x200012bc
 8005298:	e000ed04 	.word	0xe000ed04

0800529c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80052a4:	2300      	movs	r3, #0
 80052a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d018      	beq.n	80052e0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80052ae:	4b14      	ldr	r3, [pc, #80]	@ (8005300 <vTaskDelay+0x64>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00b      	beq.n	80052ce <vTaskDelay+0x32>
	__asm volatile
 80052b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ba:	f383 8811 	msr	BASEPRI, r3
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	60bb      	str	r3, [r7, #8]
}
 80052c8:	bf00      	nop
 80052ca:	bf00      	nop
 80052cc:	e7fd      	b.n	80052ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80052ce:	f000 f88b 	bl	80053e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80052d2:	2100      	movs	r1, #0
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 fe19 	bl	8005f0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80052da:	f000 f893 	bl	8005404 <xTaskResumeAll>
 80052de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d107      	bne.n	80052f6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80052e6:	4b07      	ldr	r3, [pc, #28]	@ (8005304 <vTaskDelay+0x68>)
 80052e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	f3bf 8f4f 	dsb	sy
 80052f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052f6:	bf00      	nop
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	200017b4 	.word	0x200017b4
 8005304:	e000ed04 	.word	0xe000ed04

08005308 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b08a      	sub	sp, #40	@ 0x28
 800530c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800530e:	2300      	movs	r3, #0
 8005310:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005312:	2300      	movs	r3, #0
 8005314:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005316:	463a      	mov	r2, r7
 8005318:	1d39      	adds	r1, r7, #4
 800531a:	f107 0308 	add.w	r3, r7, #8
 800531e:	4618      	mov	r0, r3
 8005320:	f7fe fc32 	bl	8003b88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005324:	6839      	ldr	r1, [r7, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	9202      	str	r2, [sp, #8]
 800532c:	9301      	str	r3, [sp, #4]
 800532e:	2300      	movs	r3, #0
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	2300      	movs	r3, #0
 8005334:	460a      	mov	r2, r1
 8005336:	4924      	ldr	r1, [pc, #144]	@ (80053c8 <vTaskStartScheduler+0xc0>)
 8005338:	4824      	ldr	r0, [pc, #144]	@ (80053cc <vTaskStartScheduler+0xc4>)
 800533a:	f7ff fdf1 	bl	8004f20 <xTaskCreateStatic>
 800533e:	4603      	mov	r3, r0
 8005340:	4a23      	ldr	r2, [pc, #140]	@ (80053d0 <vTaskStartScheduler+0xc8>)
 8005342:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005344:	4b22      	ldr	r3, [pc, #136]	@ (80053d0 <vTaskStartScheduler+0xc8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800534c:	2301      	movs	r3, #1
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	e001      	b.n	8005356 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005352:	2300      	movs	r3, #0
 8005354:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d102      	bne.n	8005362 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800535c:	f000 fe2a 	bl	8005fb4 <xTimerCreateTimerTask>
 8005360:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d11b      	bne.n	80053a0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536c:	f383 8811 	msr	BASEPRI, r3
 8005370:	f3bf 8f6f 	isb	sy
 8005374:	f3bf 8f4f 	dsb	sy
 8005378:	613b      	str	r3, [r7, #16]
}
 800537a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800537c:	4b15      	ldr	r3, [pc, #84]	@ (80053d4 <vTaskStartScheduler+0xcc>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3354      	adds	r3, #84	@ 0x54
 8005382:	4a15      	ldr	r2, [pc, #84]	@ (80053d8 <vTaskStartScheduler+0xd0>)
 8005384:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005386:	4b15      	ldr	r3, [pc, #84]	@ (80053dc <vTaskStartScheduler+0xd4>)
 8005388:	f04f 32ff 	mov.w	r2, #4294967295
 800538c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800538e:	4b14      	ldr	r3, [pc, #80]	@ (80053e0 <vTaskStartScheduler+0xd8>)
 8005390:	2201      	movs	r2, #1
 8005392:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005394:	4b13      	ldr	r3, [pc, #76]	@ (80053e4 <vTaskStartScheduler+0xdc>)
 8005396:	2200      	movs	r2, #0
 8005398:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800539a:	f001 f9f1 	bl	8006780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800539e:	e00f      	b.n	80053c0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a6:	d10b      	bne.n	80053c0 <vTaskStartScheduler+0xb8>
	__asm volatile
 80053a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ac:	f383 8811 	msr	BASEPRI, r3
 80053b0:	f3bf 8f6f 	isb	sy
 80053b4:	f3bf 8f4f 	dsb	sy
 80053b8:	60fb      	str	r3, [r7, #12]
}
 80053ba:	bf00      	nop
 80053bc:	bf00      	nop
 80053be:	e7fd      	b.n	80053bc <vTaskStartScheduler+0xb4>
}
 80053c0:	bf00      	nop
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	080079cc 	.word	0x080079cc
 80053cc:	08005a19 	.word	0x08005a19
 80053d0:	200017b0 	.word	0x200017b0
 80053d4:	200012b8 	.word	0x200012b8
 80053d8:	20000010 	.word	0x20000010
 80053dc:	200017ac 	.word	0x200017ac
 80053e0:	20001798 	.word	0x20001798
 80053e4:	20001790 	.word	0x20001790

080053e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80053e8:	b480      	push	{r7}
 80053ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80053ec:	4b04      	ldr	r3, [pc, #16]	@ (8005400 <vTaskSuspendAll+0x18>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	3301      	adds	r3, #1
 80053f2:	4a03      	ldr	r2, [pc, #12]	@ (8005400 <vTaskSuspendAll+0x18>)
 80053f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80053f6:	bf00      	nop
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	200017b4 	.word	0x200017b4

08005404 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800540e:	2300      	movs	r3, #0
 8005410:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005412:	4b42      	ldr	r3, [pc, #264]	@ (800551c <xTaskResumeAll+0x118>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10b      	bne.n	8005432 <xTaskResumeAll+0x2e>
	__asm volatile
 800541a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541e:	f383 8811 	msr	BASEPRI, r3
 8005422:	f3bf 8f6f 	isb	sy
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	603b      	str	r3, [r7, #0]
}
 800542c:	bf00      	nop
 800542e:	bf00      	nop
 8005430:	e7fd      	b.n	800542e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005432:	f001 fa49 	bl	80068c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005436:	4b39      	ldr	r3, [pc, #228]	@ (800551c <xTaskResumeAll+0x118>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3b01      	subs	r3, #1
 800543c:	4a37      	ldr	r2, [pc, #220]	@ (800551c <xTaskResumeAll+0x118>)
 800543e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005440:	4b36      	ldr	r3, [pc, #216]	@ (800551c <xTaskResumeAll+0x118>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d162      	bne.n	800550e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005448:	4b35      	ldr	r3, [pc, #212]	@ (8005520 <xTaskResumeAll+0x11c>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d05e      	beq.n	800550e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005450:	e02f      	b.n	80054b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005452:	4b34      	ldr	r3, [pc, #208]	@ (8005524 <xTaskResumeAll+0x120>)
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	3318      	adds	r3, #24
 800545e:	4618      	mov	r0, r3
 8005460:	f7fe fc50 	bl	8003d04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	3304      	adds	r3, #4
 8005468:	4618      	mov	r0, r3
 800546a:	f7fe fc4b 	bl	8003d04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005472:	4b2d      	ldr	r3, [pc, #180]	@ (8005528 <xTaskResumeAll+0x124>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	429a      	cmp	r2, r3
 8005478:	d903      	bls.n	8005482 <xTaskResumeAll+0x7e>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547e:	4a2a      	ldr	r2, [pc, #168]	@ (8005528 <xTaskResumeAll+0x124>)
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005486:	4613      	mov	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4a27      	ldr	r2, [pc, #156]	@ (800552c <xTaskResumeAll+0x128>)
 8005490:	441a      	add	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3304      	adds	r3, #4
 8005496:	4619      	mov	r1, r3
 8005498:	4610      	mov	r0, r2
 800549a:	f7fe fbd6 	bl	8003c4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a2:	4b23      	ldr	r3, [pc, #140]	@ (8005530 <xTaskResumeAll+0x12c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d302      	bcc.n	80054b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80054ac:	4b21      	ldr	r3, [pc, #132]	@ (8005534 <xTaskResumeAll+0x130>)
 80054ae:	2201      	movs	r2, #1
 80054b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005524 <xTaskResumeAll+0x120>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1cb      	bne.n	8005452 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80054c0:	f000 fb66 	bl	8005b90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80054c4:	4b1c      	ldr	r3, [pc, #112]	@ (8005538 <xTaskResumeAll+0x134>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d010      	beq.n	80054f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80054d0:	f000 f846 	bl	8005560 <xTaskIncrementTick>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d002      	beq.n	80054e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80054da:	4b16      	ldr	r3, [pc, #88]	@ (8005534 <xTaskResumeAll+0x130>)
 80054dc:	2201      	movs	r2, #1
 80054de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1f1      	bne.n	80054d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80054ec:	4b12      	ldr	r3, [pc, #72]	@ (8005538 <xTaskResumeAll+0x134>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80054f2:	4b10      	ldr	r3, [pc, #64]	@ (8005534 <xTaskResumeAll+0x130>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d009      	beq.n	800550e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80054fa:	2301      	movs	r3, #1
 80054fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054fe:	4b0f      	ldr	r3, [pc, #60]	@ (800553c <xTaskResumeAll+0x138>)
 8005500:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800550e:	f001 fa0d 	bl	800692c <vPortExitCritical>

	return xAlreadyYielded;
 8005512:	68bb      	ldr	r3, [r7, #8]
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	200017b4 	.word	0x200017b4
 8005520:	2000178c 	.word	0x2000178c
 8005524:	2000174c 	.word	0x2000174c
 8005528:	20001794 	.word	0x20001794
 800552c:	200012bc 	.word	0x200012bc
 8005530:	200012b8 	.word	0x200012b8
 8005534:	200017a0 	.word	0x200017a0
 8005538:	2000179c 	.word	0x2000179c
 800553c:	e000ed04 	.word	0xe000ed04

08005540 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005546:	4b05      	ldr	r3, [pc, #20]	@ (800555c <xTaskGetTickCount+0x1c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800554c:	687b      	ldr	r3, [r7, #4]
}
 800554e:	4618      	mov	r0, r3
 8005550:	370c      	adds	r7, #12
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	20001790 	.word	0x20001790

08005560 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005566:	2300      	movs	r3, #0
 8005568:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800556a:	4b4f      	ldr	r3, [pc, #316]	@ (80056a8 <xTaskIncrementTick+0x148>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	f040 8090 	bne.w	8005694 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005574:	4b4d      	ldr	r3, [pc, #308]	@ (80056ac <xTaskIncrementTick+0x14c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	3301      	adds	r3, #1
 800557a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800557c:	4a4b      	ldr	r2, [pc, #300]	@ (80056ac <xTaskIncrementTick+0x14c>)
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d121      	bne.n	80055cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005588:	4b49      	ldr	r3, [pc, #292]	@ (80056b0 <xTaskIncrementTick+0x150>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00b      	beq.n	80055aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8005592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005596:	f383 8811 	msr	BASEPRI, r3
 800559a:	f3bf 8f6f 	isb	sy
 800559e:	f3bf 8f4f 	dsb	sy
 80055a2:	603b      	str	r3, [r7, #0]
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop
 80055a8:	e7fd      	b.n	80055a6 <xTaskIncrementTick+0x46>
 80055aa:	4b41      	ldr	r3, [pc, #260]	@ (80056b0 <xTaskIncrementTick+0x150>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60fb      	str	r3, [r7, #12]
 80055b0:	4b40      	ldr	r3, [pc, #256]	@ (80056b4 <xTaskIncrementTick+0x154>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a3e      	ldr	r2, [pc, #248]	@ (80056b0 <xTaskIncrementTick+0x150>)
 80055b6:	6013      	str	r3, [r2, #0]
 80055b8:	4a3e      	ldr	r2, [pc, #248]	@ (80056b4 <xTaskIncrementTick+0x154>)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	4b3e      	ldr	r3, [pc, #248]	@ (80056b8 <xTaskIncrementTick+0x158>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3301      	adds	r3, #1
 80055c4:	4a3c      	ldr	r2, [pc, #240]	@ (80056b8 <xTaskIncrementTick+0x158>)
 80055c6:	6013      	str	r3, [r2, #0]
 80055c8:	f000 fae2 	bl	8005b90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80055cc:	4b3b      	ldr	r3, [pc, #236]	@ (80056bc <xTaskIncrementTick+0x15c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d349      	bcc.n	800566a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055d6:	4b36      	ldr	r3, [pc, #216]	@ (80056b0 <xTaskIncrementTick+0x150>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d104      	bne.n	80055ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055e0:	4b36      	ldr	r3, [pc, #216]	@ (80056bc <xTaskIncrementTick+0x15c>)
 80055e2:	f04f 32ff 	mov.w	r2, #4294967295
 80055e6:	601a      	str	r2, [r3, #0]
					break;
 80055e8:	e03f      	b.n	800566a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055ea:	4b31      	ldr	r3, [pc, #196]	@ (80056b0 <xTaskIncrementTick+0x150>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d203      	bcs.n	800560a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005602:	4a2e      	ldr	r2, [pc, #184]	@ (80056bc <xTaskIncrementTick+0x15c>)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005608:	e02f      	b.n	800566a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	3304      	adds	r3, #4
 800560e:	4618      	mov	r0, r3
 8005610:	f7fe fb78 	bl	8003d04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005618:	2b00      	cmp	r3, #0
 800561a:	d004      	beq.n	8005626 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	3318      	adds	r3, #24
 8005620:	4618      	mov	r0, r3
 8005622:	f7fe fb6f 	bl	8003d04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800562a:	4b25      	ldr	r3, [pc, #148]	@ (80056c0 <xTaskIncrementTick+0x160>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d903      	bls.n	800563a <xTaskIncrementTick+0xda>
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005636:	4a22      	ldr	r2, [pc, #136]	@ (80056c0 <xTaskIncrementTick+0x160>)
 8005638:	6013      	str	r3, [r2, #0]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800563e:	4613      	mov	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	4a1f      	ldr	r2, [pc, #124]	@ (80056c4 <xTaskIncrementTick+0x164>)
 8005648:	441a      	add	r2, r3
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	3304      	adds	r3, #4
 800564e:	4619      	mov	r1, r3
 8005650:	4610      	mov	r0, r2
 8005652:	f7fe fafa 	bl	8003c4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800565a:	4b1b      	ldr	r3, [pc, #108]	@ (80056c8 <xTaskIncrementTick+0x168>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005660:	429a      	cmp	r2, r3
 8005662:	d3b8      	bcc.n	80055d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005664:	2301      	movs	r3, #1
 8005666:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005668:	e7b5      	b.n	80055d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800566a:	4b17      	ldr	r3, [pc, #92]	@ (80056c8 <xTaskIncrementTick+0x168>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005670:	4914      	ldr	r1, [pc, #80]	@ (80056c4 <xTaskIncrementTick+0x164>)
 8005672:	4613      	mov	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	440b      	add	r3, r1
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d901      	bls.n	8005686 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005682:	2301      	movs	r3, #1
 8005684:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005686:	4b11      	ldr	r3, [pc, #68]	@ (80056cc <xTaskIncrementTick+0x16c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d007      	beq.n	800569e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800568e:	2301      	movs	r3, #1
 8005690:	617b      	str	r3, [r7, #20]
 8005692:	e004      	b.n	800569e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005694:	4b0e      	ldr	r3, [pc, #56]	@ (80056d0 <xTaskIncrementTick+0x170>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3301      	adds	r3, #1
 800569a:	4a0d      	ldr	r2, [pc, #52]	@ (80056d0 <xTaskIncrementTick+0x170>)
 800569c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800569e:	697b      	ldr	r3, [r7, #20]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3718      	adds	r7, #24
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	200017b4 	.word	0x200017b4
 80056ac:	20001790 	.word	0x20001790
 80056b0:	20001744 	.word	0x20001744
 80056b4:	20001748 	.word	0x20001748
 80056b8:	200017a4 	.word	0x200017a4
 80056bc:	200017ac 	.word	0x200017ac
 80056c0:	20001794 	.word	0x20001794
 80056c4:	200012bc 	.word	0x200012bc
 80056c8:	200012b8 	.word	0x200012b8
 80056cc:	200017a0 	.word	0x200017a0
 80056d0:	2000179c 	.word	0x2000179c

080056d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80056da:	4b2b      	ldr	r3, [pc, #172]	@ (8005788 <vTaskSwitchContext+0xb4>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80056e2:	4b2a      	ldr	r3, [pc, #168]	@ (800578c <vTaskSwitchContext+0xb8>)
 80056e4:	2201      	movs	r2, #1
 80056e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80056e8:	e047      	b.n	800577a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80056ea:	4b28      	ldr	r3, [pc, #160]	@ (800578c <vTaskSwitchContext+0xb8>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056f0:	4b27      	ldr	r3, [pc, #156]	@ (8005790 <vTaskSwitchContext+0xbc>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	e011      	b.n	800571c <vTaskSwitchContext+0x48>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10b      	bne.n	8005716 <vTaskSwitchContext+0x42>
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	607b      	str	r3, [r7, #4]
}
 8005710:	bf00      	nop
 8005712:	bf00      	nop
 8005714:	e7fd      	b.n	8005712 <vTaskSwitchContext+0x3e>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	3b01      	subs	r3, #1
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	491d      	ldr	r1, [pc, #116]	@ (8005794 <vTaskSwitchContext+0xc0>)
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	4613      	mov	r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4413      	add	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	440b      	add	r3, r1
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d0e3      	beq.n	80056f8 <vTaskSwitchContext+0x24>
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4a16      	ldr	r2, [pc, #88]	@ (8005794 <vTaskSwitchContext+0xc0>)
 800573c:	4413      	add	r3, r2
 800573e:	60bb      	str	r3, [r7, #8]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	605a      	str	r2, [r3, #4]
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3308      	adds	r3, #8
 8005752:	429a      	cmp	r2, r3
 8005754:	d104      	bne.n	8005760 <vTaskSwitchContext+0x8c>
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	605a      	str	r2, [r3, #4]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	4a0c      	ldr	r2, [pc, #48]	@ (8005798 <vTaskSwitchContext+0xc4>)
 8005768:	6013      	str	r3, [r2, #0]
 800576a:	4a09      	ldr	r2, [pc, #36]	@ (8005790 <vTaskSwitchContext+0xbc>)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005770:	4b09      	ldr	r3, [pc, #36]	@ (8005798 <vTaskSwitchContext+0xc4>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3354      	adds	r3, #84	@ 0x54
 8005776:	4a09      	ldr	r2, [pc, #36]	@ (800579c <vTaskSwitchContext+0xc8>)
 8005778:	6013      	str	r3, [r2, #0]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	200017b4 	.word	0x200017b4
 800578c:	200017a0 	.word	0x200017a0
 8005790:	20001794 	.word	0x20001794
 8005794:	200012bc 	.word	0x200012bc
 8005798:	200012b8 	.word	0x200012b8
 800579c:	20000010 	.word	0x20000010

080057a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d10b      	bne.n	80057c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80057b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b4:	f383 8811 	msr	BASEPRI, r3
 80057b8:	f3bf 8f6f 	isb	sy
 80057bc:	f3bf 8f4f 	dsb	sy
 80057c0:	60fb      	str	r3, [r7, #12]
}
 80057c2:	bf00      	nop
 80057c4:	bf00      	nop
 80057c6:	e7fd      	b.n	80057c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80057c8:	4b07      	ldr	r3, [pc, #28]	@ (80057e8 <vTaskPlaceOnEventList+0x48>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3318      	adds	r3, #24
 80057ce:	4619      	mov	r1, r3
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f7fe fa5e 	bl	8003c92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80057d6:	2101      	movs	r1, #1
 80057d8:	6838      	ldr	r0, [r7, #0]
 80057da:	f000 fb97 	bl	8005f0c <prvAddCurrentTaskToDelayedList>
}
 80057de:	bf00      	nop
 80057e0:	3710      	adds	r7, #16
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	200012b8 	.word	0x200012b8

080057ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10b      	bne.n	8005816 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80057fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005802:	f383 8811 	msr	BASEPRI, r3
 8005806:	f3bf 8f6f 	isb	sy
 800580a:	f3bf 8f4f 	dsb	sy
 800580e:	617b      	str	r3, [r7, #20]
}
 8005810:	bf00      	nop
 8005812:	bf00      	nop
 8005814:	e7fd      	b.n	8005812 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005816:	4b0a      	ldr	r3, [pc, #40]	@ (8005840 <vTaskPlaceOnEventListRestricted+0x54>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	3318      	adds	r3, #24
 800581c:	4619      	mov	r1, r3
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f7fe fa13 	bl	8003c4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800582a:	f04f 33ff 	mov.w	r3, #4294967295
 800582e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005830:	6879      	ldr	r1, [r7, #4]
 8005832:	68b8      	ldr	r0, [r7, #8]
 8005834:	f000 fb6a 	bl	8005f0c <prvAddCurrentTaskToDelayedList>
	}
 8005838:	bf00      	nop
 800583a:	3718      	adds	r7, #24
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	200012b8 	.word	0x200012b8

08005844 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10b      	bne.n	8005872 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800585a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	60fb      	str	r3, [r7, #12]
}
 800586c:	bf00      	nop
 800586e:	bf00      	nop
 8005870:	e7fd      	b.n	800586e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	3318      	adds	r3, #24
 8005876:	4618      	mov	r0, r3
 8005878:	f7fe fa44 	bl	8003d04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800587c:	4b1d      	ldr	r3, [pc, #116]	@ (80058f4 <xTaskRemoveFromEventList+0xb0>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d11d      	bne.n	80058c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	3304      	adds	r3, #4
 8005888:	4618      	mov	r0, r3
 800588a:	f7fe fa3b 	bl	8003d04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005892:	4b19      	ldr	r3, [pc, #100]	@ (80058f8 <xTaskRemoveFromEventList+0xb4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	429a      	cmp	r2, r3
 8005898:	d903      	bls.n	80058a2 <xTaskRemoveFromEventList+0x5e>
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800589e:	4a16      	ldr	r2, [pc, #88]	@ (80058f8 <xTaskRemoveFromEventList+0xb4>)
 80058a0:	6013      	str	r3, [r2, #0]
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a6:	4613      	mov	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	4413      	add	r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	4a13      	ldr	r2, [pc, #76]	@ (80058fc <xTaskRemoveFromEventList+0xb8>)
 80058b0:	441a      	add	r2, r3
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	3304      	adds	r3, #4
 80058b6:	4619      	mov	r1, r3
 80058b8:	4610      	mov	r0, r2
 80058ba:	f7fe f9c6 	bl	8003c4a <vListInsertEnd>
 80058be:	e005      	b.n	80058cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	3318      	adds	r3, #24
 80058c4:	4619      	mov	r1, r3
 80058c6:	480e      	ldr	r0, [pc, #56]	@ (8005900 <xTaskRemoveFromEventList+0xbc>)
 80058c8:	f7fe f9bf 	bl	8003c4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005904 <xTaskRemoveFromEventList+0xc0>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d905      	bls.n	80058e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80058da:	2301      	movs	r3, #1
 80058dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80058de:	4b0a      	ldr	r3, [pc, #40]	@ (8005908 <xTaskRemoveFromEventList+0xc4>)
 80058e0:	2201      	movs	r2, #1
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	e001      	b.n	80058ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80058e6:	2300      	movs	r3, #0
 80058e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80058ea:	697b      	ldr	r3, [r7, #20]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3718      	adds	r7, #24
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	200017b4 	.word	0x200017b4
 80058f8:	20001794 	.word	0x20001794
 80058fc:	200012bc 	.word	0x200012bc
 8005900:	2000174c 	.word	0x2000174c
 8005904:	200012b8 	.word	0x200012b8
 8005908:	200017a0 	.word	0x200017a0

0800590c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005914:	4b06      	ldr	r3, [pc, #24]	@ (8005930 <vTaskInternalSetTimeOutState+0x24>)
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800591c:	4b05      	ldr	r3, [pc, #20]	@ (8005934 <vTaskInternalSetTimeOutState+0x28>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	605a      	str	r2, [r3, #4]
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	200017a4 	.word	0x200017a4
 8005934:	20001790 	.word	0x20001790

08005938 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b088      	sub	sp, #32
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10b      	bne.n	8005960 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594c:	f383 8811 	msr	BASEPRI, r3
 8005950:	f3bf 8f6f 	isb	sy
 8005954:	f3bf 8f4f 	dsb	sy
 8005958:	613b      	str	r3, [r7, #16]
}
 800595a:	bf00      	nop
 800595c:	bf00      	nop
 800595e:	e7fd      	b.n	800595c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10b      	bne.n	800597e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	60fb      	str	r3, [r7, #12]
}
 8005978:	bf00      	nop
 800597a:	bf00      	nop
 800597c:	e7fd      	b.n	800597a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800597e:	f000 ffa3 	bl	80068c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005982:	4b1d      	ldr	r3, [pc, #116]	@ (80059f8 <xTaskCheckForTimeOut+0xc0>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800599a:	d102      	bne.n	80059a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800599c:	2300      	movs	r3, #0
 800599e:	61fb      	str	r3, [r7, #28]
 80059a0:	e023      	b.n	80059ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	4b15      	ldr	r3, [pc, #84]	@ (80059fc <xTaskCheckForTimeOut+0xc4>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d007      	beq.n	80059be <xTaskCheckForTimeOut+0x86>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	69ba      	ldr	r2, [r7, #24]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d302      	bcc.n	80059be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80059b8:	2301      	movs	r3, #1
 80059ba:	61fb      	str	r3, [r7, #28]
 80059bc:	e015      	b.n	80059ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d20b      	bcs.n	80059e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	1ad2      	subs	r2, r2, r3
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff ff99 	bl	800590c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80059da:	2300      	movs	r3, #0
 80059dc:	61fb      	str	r3, [r7, #28]
 80059de:	e004      	b.n	80059ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80059e6:	2301      	movs	r3, #1
 80059e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80059ea:	f000 ff9f 	bl	800692c <vPortExitCritical>

	return xReturn;
 80059ee:	69fb      	ldr	r3, [r7, #28]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3720      	adds	r7, #32
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	20001790 	.word	0x20001790
 80059fc:	200017a4 	.word	0x200017a4

08005a00 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005a04:	4b03      	ldr	r3, [pc, #12]	@ (8005a14 <vTaskMissedYield+0x14>)
 8005a06:	2201      	movs	r2, #1
 8005a08:	601a      	str	r2, [r3, #0]
}
 8005a0a:	bf00      	nop
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr
 8005a14:	200017a0 	.word	0x200017a0

08005a18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005a20:	f000 f852 	bl	8005ac8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005a24:	4b06      	ldr	r3, [pc, #24]	@ (8005a40 <prvIdleTask+0x28>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d9f9      	bls.n	8005a20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005a2c:	4b05      	ldr	r3, [pc, #20]	@ (8005a44 <prvIdleTask+0x2c>)
 8005a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005a3c:	e7f0      	b.n	8005a20 <prvIdleTask+0x8>
 8005a3e:	bf00      	nop
 8005a40:	200012bc 	.word	0x200012bc
 8005a44:	e000ed04 	.word	0xe000ed04

08005a48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a4e:	2300      	movs	r3, #0
 8005a50:	607b      	str	r3, [r7, #4]
 8005a52:	e00c      	b.n	8005a6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	4613      	mov	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	4413      	add	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4a12      	ldr	r2, [pc, #72]	@ (8005aa8 <prvInitialiseTaskLists+0x60>)
 8005a60:	4413      	add	r3, r2
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7fe f8c4 	bl	8003bf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	607b      	str	r3, [r7, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b37      	cmp	r3, #55	@ 0x37
 8005a72:	d9ef      	bls.n	8005a54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a74:	480d      	ldr	r0, [pc, #52]	@ (8005aac <prvInitialiseTaskLists+0x64>)
 8005a76:	f7fe f8bb 	bl	8003bf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005a7a:	480d      	ldr	r0, [pc, #52]	@ (8005ab0 <prvInitialiseTaskLists+0x68>)
 8005a7c:	f7fe f8b8 	bl	8003bf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005a80:	480c      	ldr	r0, [pc, #48]	@ (8005ab4 <prvInitialiseTaskLists+0x6c>)
 8005a82:	f7fe f8b5 	bl	8003bf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005a86:	480c      	ldr	r0, [pc, #48]	@ (8005ab8 <prvInitialiseTaskLists+0x70>)
 8005a88:	f7fe f8b2 	bl	8003bf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005a8c:	480b      	ldr	r0, [pc, #44]	@ (8005abc <prvInitialiseTaskLists+0x74>)
 8005a8e:	f7fe f8af 	bl	8003bf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005a92:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <prvInitialiseTaskLists+0x78>)
 8005a94:	4a05      	ldr	r2, [pc, #20]	@ (8005aac <prvInitialiseTaskLists+0x64>)
 8005a96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a98:	4b0a      	ldr	r3, [pc, #40]	@ (8005ac4 <prvInitialiseTaskLists+0x7c>)
 8005a9a:	4a05      	ldr	r2, [pc, #20]	@ (8005ab0 <prvInitialiseTaskLists+0x68>)
 8005a9c:	601a      	str	r2, [r3, #0]
}
 8005a9e:	bf00      	nop
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	200012bc 	.word	0x200012bc
 8005aac:	2000171c 	.word	0x2000171c
 8005ab0:	20001730 	.word	0x20001730
 8005ab4:	2000174c 	.word	0x2000174c
 8005ab8:	20001760 	.word	0x20001760
 8005abc:	20001778 	.word	0x20001778
 8005ac0:	20001744 	.word	0x20001744
 8005ac4:	20001748 	.word	0x20001748

08005ac8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ace:	e019      	b.n	8005b04 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ad0:	f000 fefa 	bl	80068c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ad4:	4b10      	ldr	r3, [pc, #64]	@ (8005b18 <prvCheckTasksWaitingTermination+0x50>)
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3304      	adds	r3, #4
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f7fe f90f 	bl	8003d04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b1c <prvCheckTasksWaitingTermination+0x54>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	3b01      	subs	r3, #1
 8005aec:	4a0b      	ldr	r2, [pc, #44]	@ (8005b1c <prvCheckTasksWaitingTermination+0x54>)
 8005aee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005af0:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <prvCheckTasksWaitingTermination+0x58>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3b01      	subs	r3, #1
 8005af6:	4a0a      	ldr	r2, [pc, #40]	@ (8005b20 <prvCheckTasksWaitingTermination+0x58>)
 8005af8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005afa:	f000 ff17 	bl	800692c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f810 	bl	8005b24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b04:	4b06      	ldr	r3, [pc, #24]	@ (8005b20 <prvCheckTasksWaitingTermination+0x58>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1e1      	bne.n	8005ad0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005b0c:	bf00      	nop
 8005b0e:	bf00      	nop
 8005b10:	3708      	adds	r7, #8
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	20001760 	.word	0x20001760
 8005b1c:	2000178c 	.word	0x2000178c
 8005b20:	20001774 	.word	0x20001774

08005b24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	3354      	adds	r3, #84	@ 0x54
 8005b30:	4618      	mov	r0, r3
 8005b32:	f001 fa17 	bl	8006f64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d108      	bne.n	8005b52 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b44:	4618      	mov	r0, r3
 8005b46:	f001 f8af 	bl	8006ca8 <vPortFree>
				vPortFree( pxTCB );
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f001 f8ac 	bl	8006ca8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005b50:	e019      	b.n	8005b86 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d103      	bne.n	8005b64 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f001 f8a3 	bl	8006ca8 <vPortFree>
	}
 8005b62:	e010      	b.n	8005b86 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d00b      	beq.n	8005b86 <prvDeleteTCB+0x62>
	__asm volatile
 8005b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b72:	f383 8811 	msr	BASEPRI, r3
 8005b76:	f3bf 8f6f 	isb	sy
 8005b7a:	f3bf 8f4f 	dsb	sy
 8005b7e:	60fb      	str	r3, [r7, #12]
}
 8005b80:	bf00      	nop
 8005b82:	bf00      	nop
 8005b84:	e7fd      	b.n	8005b82 <prvDeleteTCB+0x5e>
	}
 8005b86:	bf00      	nop
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
	...

08005b90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b96:	4b0c      	ldr	r3, [pc, #48]	@ (8005bc8 <prvResetNextTaskUnblockTime+0x38>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d104      	bne.n	8005baa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bcc <prvResetNextTaskUnblockTime+0x3c>)
 8005ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ba8:	e008      	b.n	8005bbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005baa:	4b07      	ldr	r3, [pc, #28]	@ (8005bc8 <prvResetNextTaskUnblockTime+0x38>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	4a04      	ldr	r2, [pc, #16]	@ (8005bcc <prvResetNextTaskUnblockTime+0x3c>)
 8005bba:	6013      	str	r3, [r2, #0]
}
 8005bbc:	bf00      	nop
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr
 8005bc8:	20001744 	.word	0x20001744
 8005bcc:	200017ac 	.word	0x200017ac

08005bd0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005bd6:	4b05      	ldr	r3, [pc, #20]	@ (8005bec <xTaskGetCurrentTaskHandle+0x1c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005bdc:	687b      	ldr	r3, [r7, #4]
	}
 8005bde:	4618      	mov	r0, r3
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	200012b8 	.word	0x200012b8

08005bf0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8005c24 <xTaskGetSchedulerState+0x34>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d102      	bne.n	8005c04 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	607b      	str	r3, [r7, #4]
 8005c02:	e008      	b.n	8005c16 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c04:	4b08      	ldr	r3, [pc, #32]	@ (8005c28 <xTaskGetSchedulerState+0x38>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d102      	bne.n	8005c12 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005c0c:	2302      	movs	r3, #2
 8005c0e:	607b      	str	r3, [r7, #4]
 8005c10:	e001      	b.n	8005c16 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005c12:	2300      	movs	r3, #0
 8005c14:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005c16:	687b      	ldr	r3, [r7, #4]
	}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	20001798 	.word	0x20001798
 8005c28:	200017b4 	.word	0x200017b4

08005c2c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d051      	beq.n	8005ce6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c46:	4b2a      	ldr	r3, [pc, #168]	@ (8005cf0 <xTaskPriorityInherit+0xc4>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d241      	bcs.n	8005cd4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	db06      	blt.n	8005c66 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c58:	4b25      	ldr	r3, [pc, #148]	@ (8005cf0 <xTaskPriorityInherit+0xc4>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	6959      	ldr	r1, [r3, #20]
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c6e:	4613      	mov	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4a1f      	ldr	r2, [pc, #124]	@ (8005cf4 <xTaskPriorityInherit+0xc8>)
 8005c78:	4413      	add	r3, r2
 8005c7a:	4299      	cmp	r1, r3
 8005c7c:	d122      	bne.n	8005cc4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	3304      	adds	r3, #4
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe f83e 	bl	8003d04 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005c88:	4b19      	ldr	r3, [pc, #100]	@ (8005cf0 <xTaskPriorityInherit+0xc4>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c96:	4b18      	ldr	r3, [pc, #96]	@ (8005cf8 <xTaskPriorityInherit+0xcc>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d903      	bls.n	8005ca6 <xTaskPriorityInherit+0x7a>
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca2:	4a15      	ldr	r2, [pc, #84]	@ (8005cf8 <xTaskPriorityInherit+0xcc>)
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005caa:	4613      	mov	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4a10      	ldr	r2, [pc, #64]	@ (8005cf4 <xTaskPriorityInherit+0xc8>)
 8005cb4:	441a      	add	r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f7fd ffc4 	bl	8003c4a <vListInsertEnd>
 8005cc2:	e004      	b.n	8005cce <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf0 <xTaskPriorityInherit+0xc4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	e008      	b.n	8005ce6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cd8:	4b05      	ldr	r3, [pc, #20]	@ (8005cf0 <xTaskPriorityInherit+0xc4>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d201      	bcs.n	8005ce6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
	}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	200012b8 	.word	0x200012b8
 8005cf4:	200012bc 	.word	0x200012bc
 8005cf8:	20001794 	.word	0x20001794

08005cfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d058      	beq.n	8005dc4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d12:	4b2f      	ldr	r3, [pc, #188]	@ (8005dd0 <xTaskPriorityDisinherit+0xd4>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d00b      	beq.n	8005d34 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d20:	f383 8811 	msr	BASEPRI, r3
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	60fb      	str	r3, [r7, #12]
}
 8005d2e:	bf00      	nop
 8005d30:	bf00      	nop
 8005d32:	e7fd      	b.n	8005d30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10b      	bne.n	8005d54 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d40:	f383 8811 	msr	BASEPRI, r3
 8005d44:	f3bf 8f6f 	isb	sy
 8005d48:	f3bf 8f4f 	dsb	sy
 8005d4c:	60bb      	str	r3, [r7, #8]
}
 8005d4e:	bf00      	nop
 8005d50:	bf00      	nop
 8005d52:	e7fd      	b.n	8005d50 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d58:	1e5a      	subs	r2, r3, #1
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d02c      	beq.n	8005dc4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d128      	bne.n	8005dc4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	3304      	adds	r3, #4
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fd ffc4 	bl	8003d04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d88:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d94:	4b0f      	ldr	r3, [pc, #60]	@ (8005dd4 <xTaskPriorityDisinherit+0xd8>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d903      	bls.n	8005da4 <xTaskPriorityDisinherit+0xa8>
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	4a0c      	ldr	r2, [pc, #48]	@ (8005dd4 <xTaskPriorityDisinherit+0xd8>)
 8005da2:	6013      	str	r3, [r2, #0]
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005da8:	4613      	mov	r3, r2
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	4413      	add	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4a09      	ldr	r2, [pc, #36]	@ (8005dd8 <xTaskPriorityDisinherit+0xdc>)
 8005db2:	441a      	add	r2, r3
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	3304      	adds	r3, #4
 8005db8:	4619      	mov	r1, r3
 8005dba:	4610      	mov	r0, r2
 8005dbc:	f7fd ff45 	bl	8003c4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005dc4:	697b      	ldr	r3, [r7, #20]
	}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3718      	adds	r7, #24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	200012b8 	.word	0x200012b8
 8005dd4:	20001794 	.word	0x20001794
 8005dd8:	200012bc 	.word	0x200012bc

08005ddc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b088      	sub	sp, #32
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005dea:	2301      	movs	r3, #1
 8005dec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d06c      	beq.n	8005ece <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10b      	bne.n	8005e14 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	60fb      	str	r3, [r7, #12]
}
 8005e0e:	bf00      	nop
 8005e10:	bf00      	nop
 8005e12:	e7fd      	b.n	8005e10 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e18:	683a      	ldr	r2, [r7, #0]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d902      	bls.n	8005e24 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	61fb      	str	r3, [r7, #28]
 8005e22:	e002      	b.n	8005e2a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e28:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2e:	69fa      	ldr	r2, [r7, #28]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d04c      	beq.n	8005ece <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d147      	bne.n	8005ece <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005e3e:	4b26      	ldr	r3, [pc, #152]	@ (8005ed8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69ba      	ldr	r2, [r7, #24]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d10b      	bne.n	8005e60 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4c:	f383 8811 	msr	BASEPRI, r3
 8005e50:	f3bf 8f6f 	isb	sy
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	60bb      	str	r3, [r7, #8]
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	e7fd      	b.n	8005e5c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e64:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	69fa      	ldr	r2, [r7, #28]
 8005e6a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	699b      	ldr	r3, [r3, #24]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	db04      	blt.n	8005e7e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	6959      	ldr	r1, [r3, #20]
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4a13      	ldr	r2, [pc, #76]	@ (8005edc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005e8e:	4413      	add	r3, r2
 8005e90:	4299      	cmp	r1, r3
 8005e92:	d11c      	bne.n	8005ece <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	3304      	adds	r3, #4
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f7fd ff33 	bl	8003d04 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d903      	bls.n	8005eb2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	4a0c      	ldr	r2, [pc, #48]	@ (8005ee0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005eb0:	6013      	str	r3, [r2, #0]
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4413      	add	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4a07      	ldr	r2, [pc, #28]	@ (8005edc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005ec0:	441a      	add	r2, r3
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4610      	mov	r0, r2
 8005eca:	f7fd febe 	bl	8003c4a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ece:	bf00      	nop
 8005ed0:	3720      	adds	r7, #32
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	200012b8 	.word	0x200012b8
 8005edc:	200012bc 	.word	0x200012bc
 8005ee0:	20001794 	.word	0x20001794

08005ee4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005ee4:	b480      	push	{r7}
 8005ee6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005ee8:	4b07      	ldr	r3, [pc, #28]	@ (8005f08 <pvTaskIncrementMutexHeldCount+0x24>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d004      	beq.n	8005efa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005ef0:	4b05      	ldr	r3, [pc, #20]	@ (8005f08 <pvTaskIncrementMutexHeldCount+0x24>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ef6:	3201      	adds	r2, #1
 8005ef8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005efa:	4b03      	ldr	r3, [pc, #12]	@ (8005f08 <pvTaskIncrementMutexHeldCount+0x24>)
 8005efc:	681b      	ldr	r3, [r3, #0]
	}
 8005efe:	4618      	mov	r0, r3
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	200012b8 	.word	0x200012b8

08005f0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f16:	4b21      	ldr	r3, [pc, #132]	@ (8005f9c <prvAddCurrentTaskToDelayedList+0x90>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f1c:	4b20      	ldr	r3, [pc, #128]	@ (8005fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	3304      	adds	r3, #4
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fd feee 	bl	8003d04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2e:	d10a      	bne.n	8005f46 <prvAddCurrentTaskToDelayedList+0x3a>
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f36:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	3304      	adds	r3, #4
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	4819      	ldr	r0, [pc, #100]	@ (8005fa4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005f40:	f7fd fe83 	bl	8003c4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f44:	e026      	b.n	8005f94 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4413      	add	r3, r2
 8005f4c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f4e:	4b14      	ldr	r3, [pc, #80]	@ (8005fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68ba      	ldr	r2, [r7, #8]
 8005f54:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f56:	68ba      	ldr	r2, [r7, #8]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d209      	bcs.n	8005f72 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f5e:	4b12      	ldr	r3, [pc, #72]	@ (8005fa8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	4b0f      	ldr	r3, [pc, #60]	@ (8005fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3304      	adds	r3, #4
 8005f68:	4619      	mov	r1, r3
 8005f6a:	4610      	mov	r0, r2
 8005f6c:	f7fd fe91 	bl	8003c92 <vListInsert>
}
 8005f70:	e010      	b.n	8005f94 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f72:	4b0e      	ldr	r3, [pc, #56]	@ (8005fac <prvAddCurrentTaskToDelayedList+0xa0>)
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	4610      	mov	r0, r2
 8005f80:	f7fd fe87 	bl	8003c92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f84:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d202      	bcs.n	8005f94 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005f8e:	4a08      	ldr	r2, [pc, #32]	@ (8005fb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	6013      	str	r3, [r2, #0]
}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	20001790 	.word	0x20001790
 8005fa0:	200012b8 	.word	0x200012b8
 8005fa4:	20001778 	.word	0x20001778
 8005fa8:	20001748 	.word	0x20001748
 8005fac:	20001744 	.word	0x20001744
 8005fb0:	200017ac 	.word	0x200017ac

08005fb4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08a      	sub	sp, #40	@ 0x28
 8005fb8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005fbe:	f000 fb13 	bl	80065e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8006038 <xTimerCreateTimerTask+0x84>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d021      	beq.n	800600e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005fd2:	1d3a      	adds	r2, r7, #4
 8005fd4:	f107 0108 	add.w	r1, r7, #8
 8005fd8:	f107 030c 	add.w	r3, r7, #12
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fd fded 	bl	8003bbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005fe2:	6879      	ldr	r1, [r7, #4]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	9202      	str	r2, [sp, #8]
 8005fea:	9301      	str	r3, [sp, #4]
 8005fec:	2302      	movs	r3, #2
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	4911      	ldr	r1, [pc, #68]	@ (800603c <xTimerCreateTimerTask+0x88>)
 8005ff6:	4812      	ldr	r0, [pc, #72]	@ (8006040 <xTimerCreateTimerTask+0x8c>)
 8005ff8:	f7fe ff92 	bl	8004f20 <xTaskCreateStatic>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	4a11      	ldr	r2, [pc, #68]	@ (8006044 <xTimerCreateTimerTask+0x90>)
 8006000:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006002:	4b10      	ldr	r3, [pc, #64]	@ (8006044 <xTimerCreateTimerTask+0x90>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800600a:	2301      	movs	r3, #1
 800600c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006018:	f383 8811 	msr	BASEPRI, r3
 800601c:	f3bf 8f6f 	isb	sy
 8006020:	f3bf 8f4f 	dsb	sy
 8006024:	613b      	str	r3, [r7, #16]
}
 8006026:	bf00      	nop
 8006028:	bf00      	nop
 800602a:	e7fd      	b.n	8006028 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800602c:	697b      	ldr	r3, [r7, #20]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3718      	adds	r7, #24
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	200017e8 	.word	0x200017e8
 800603c:	080079d4 	.word	0x080079d4
 8006040:	08006181 	.word	0x08006181
 8006044:	200017ec 	.word	0x200017ec

08006048 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08a      	sub	sp, #40	@ 0x28
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006056:	2300      	movs	r3, #0
 8006058:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10b      	bne.n	8006078 <xTimerGenericCommand+0x30>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	623b      	str	r3, [r7, #32]
}
 8006072:	bf00      	nop
 8006074:	bf00      	nop
 8006076:	e7fd      	b.n	8006074 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006078:	4b19      	ldr	r3, [pc, #100]	@ (80060e0 <xTimerGenericCommand+0x98>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d02a      	beq.n	80060d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b05      	cmp	r3, #5
 8006090:	dc18      	bgt.n	80060c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006092:	f7ff fdad 	bl	8005bf0 <xTaskGetSchedulerState>
 8006096:	4603      	mov	r3, r0
 8006098:	2b02      	cmp	r3, #2
 800609a:	d109      	bne.n	80060b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800609c:	4b10      	ldr	r3, [pc, #64]	@ (80060e0 <xTimerGenericCommand+0x98>)
 800609e:	6818      	ldr	r0, [r3, #0]
 80060a0:	f107 0110 	add.w	r1, r7, #16
 80060a4:	2300      	movs	r3, #0
 80060a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060a8:	f7fe f8c2 	bl	8004230 <xQueueGenericSend>
 80060ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80060ae:	e012      	b.n	80060d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80060b0:	4b0b      	ldr	r3, [pc, #44]	@ (80060e0 <xTimerGenericCommand+0x98>)
 80060b2:	6818      	ldr	r0, [r3, #0]
 80060b4:	f107 0110 	add.w	r1, r7, #16
 80060b8:	2300      	movs	r3, #0
 80060ba:	2200      	movs	r2, #0
 80060bc:	f7fe f8b8 	bl	8004230 <xQueueGenericSend>
 80060c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80060c2:	e008      	b.n	80060d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80060c4:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <xTimerGenericCommand+0x98>)
 80060c6:	6818      	ldr	r0, [r3, #0]
 80060c8:	f107 0110 	add.w	r1, r7, #16
 80060cc:	2300      	movs	r3, #0
 80060ce:	683a      	ldr	r2, [r7, #0]
 80060d0:	f7fe f9b0 	bl	8004434 <xQueueGenericSendFromISR>
 80060d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80060d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3728      	adds	r7, #40	@ 0x28
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	200017e8 	.word	0x200017e8

080060e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b088      	sub	sp, #32
 80060e8:	af02      	add	r7, sp, #8
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ee:	4b23      	ldr	r3, [pc, #140]	@ (800617c <prvProcessExpiredTimer+0x98>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	3304      	adds	r3, #4
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fd fe01 	bl	8003d04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006108:	f003 0304 	and.w	r3, r3, #4
 800610c:	2b00      	cmp	r3, #0
 800610e:	d023      	beq.n	8006158 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	699a      	ldr	r2, [r3, #24]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	18d1      	adds	r1, r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	6978      	ldr	r0, [r7, #20]
 800611e:	f000 f8d5 	bl	80062cc <prvInsertTimerInActiveList>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d020      	beq.n	800616a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006128:	2300      	movs	r3, #0
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	2300      	movs	r3, #0
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	2100      	movs	r1, #0
 8006132:	6978      	ldr	r0, [r7, #20]
 8006134:	f7ff ff88 	bl	8006048 <xTimerGenericCommand>
 8006138:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d114      	bne.n	800616a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006144:	f383 8811 	msr	BASEPRI, r3
 8006148:	f3bf 8f6f 	isb	sy
 800614c:	f3bf 8f4f 	dsb	sy
 8006150:	60fb      	str	r3, [r7, #12]
}
 8006152:	bf00      	nop
 8006154:	bf00      	nop
 8006156:	e7fd      	b.n	8006154 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800615e:	f023 0301 	bic.w	r3, r3, #1
 8006162:	b2da      	uxtb	r2, r3
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	6978      	ldr	r0, [r7, #20]
 8006170:	4798      	blx	r3
}
 8006172:	bf00      	nop
 8006174:	3718      	adds	r7, #24
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	200017e0 	.word	0x200017e0

08006180 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006188:	f107 0308 	add.w	r3, r7, #8
 800618c:	4618      	mov	r0, r3
 800618e:	f000 f859 	bl	8006244 <prvGetNextExpireTime>
 8006192:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	4619      	mov	r1, r3
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 f805 	bl	80061a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800619e:	f000 f8d7 	bl	8006350 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061a2:	bf00      	nop
 80061a4:	e7f0      	b.n	8006188 <prvTimerTask+0x8>
	...

080061a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80061b2:	f7ff f919 	bl	80053e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061b6:	f107 0308 	add.w	r3, r7, #8
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 f866 	bl	800628c <prvSampleTimeNow>
 80061c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d130      	bne.n	800622a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10a      	bne.n	80061e4 <prvProcessTimerOrBlockTask+0x3c>
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d806      	bhi.n	80061e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80061d6:	f7ff f915 	bl	8005404 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80061da:	68f9      	ldr	r1, [r7, #12]
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7ff ff81 	bl	80060e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80061e2:	e024      	b.n	800622e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d008      	beq.n	80061fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80061ea:	4b13      	ldr	r3, [pc, #76]	@ (8006238 <prvProcessTimerOrBlockTask+0x90>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d101      	bne.n	80061f8 <prvProcessTimerOrBlockTask+0x50>
 80061f4:	2301      	movs	r3, #1
 80061f6:	e000      	b.n	80061fa <prvProcessTimerOrBlockTask+0x52>
 80061f8:	2300      	movs	r3, #0
 80061fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80061fc:	4b0f      	ldr	r3, [pc, #60]	@ (800623c <prvProcessTimerOrBlockTask+0x94>)
 80061fe:	6818      	ldr	r0, [r3, #0]
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	683a      	ldr	r2, [r7, #0]
 8006208:	4619      	mov	r1, r3
 800620a:	f7fe fe55 	bl	8004eb8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800620e:	f7ff f8f9 	bl	8005404 <xTaskResumeAll>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10a      	bne.n	800622e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006218:	4b09      	ldr	r3, [pc, #36]	@ (8006240 <prvProcessTimerOrBlockTask+0x98>)
 800621a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	f3bf 8f6f 	isb	sy
}
 8006228:	e001      	b.n	800622e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800622a:	f7ff f8eb 	bl	8005404 <xTaskResumeAll>
}
 800622e:	bf00      	nop
 8006230:	3710      	adds	r7, #16
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	200017e4 	.word	0x200017e4
 800623c:	200017e8 	.word	0x200017e8
 8006240:	e000ed04 	.word	0xe000ed04

08006244 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800624c:	4b0e      	ldr	r3, [pc, #56]	@ (8006288 <prvGetNextExpireTime+0x44>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <prvGetNextExpireTime+0x16>
 8006256:	2201      	movs	r2, #1
 8006258:	e000      	b.n	800625c <prvGetNextExpireTime+0x18>
 800625a:	2200      	movs	r2, #0
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d105      	bne.n	8006274 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006268:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <prvGetNextExpireTime+0x44>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	e001      	b.n	8006278 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006278:	68fb      	ldr	r3, [r7, #12]
}
 800627a:	4618      	mov	r0, r3
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	200017e0 	.word	0x200017e0

0800628c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006294:	f7ff f954 	bl	8005540 <xTaskGetTickCount>
 8006298:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800629a:	4b0b      	ldr	r3, [pc, #44]	@ (80062c8 <prvSampleTimeNow+0x3c>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d205      	bcs.n	80062b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80062a4:	f000 f93a 	bl	800651c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	e002      	b.n	80062b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80062b6:	4a04      	ldr	r2, [pc, #16]	@ (80062c8 <prvSampleTimeNow+0x3c>)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80062bc:	68fb      	ldr	r3, [r7, #12]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	200017f0 	.word	0x200017f0

080062cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80062da:	2300      	movs	r3, #0
 80062dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d812      	bhi.n	8006318 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	1ad2      	subs	r2, r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	699b      	ldr	r3, [r3, #24]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d302      	bcc.n	8006306 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006300:	2301      	movs	r3, #1
 8006302:	617b      	str	r3, [r7, #20]
 8006304:	e01b      	b.n	800633e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006306:	4b10      	ldr	r3, [pc, #64]	@ (8006348 <prvInsertTimerInActiveList+0x7c>)
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	3304      	adds	r3, #4
 800630e:	4619      	mov	r1, r3
 8006310:	4610      	mov	r0, r2
 8006312:	f7fd fcbe 	bl	8003c92 <vListInsert>
 8006316:	e012      	b.n	800633e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	429a      	cmp	r2, r3
 800631e:	d206      	bcs.n	800632e <prvInsertTimerInActiveList+0x62>
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	429a      	cmp	r2, r3
 8006326:	d302      	bcc.n	800632e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006328:	2301      	movs	r3, #1
 800632a:	617b      	str	r3, [r7, #20]
 800632c:	e007      	b.n	800633e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800632e:	4b07      	ldr	r3, [pc, #28]	@ (800634c <prvInsertTimerInActiveList+0x80>)
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	3304      	adds	r3, #4
 8006336:	4619      	mov	r1, r3
 8006338:	4610      	mov	r0, r2
 800633a:	f7fd fcaa 	bl	8003c92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800633e:	697b      	ldr	r3, [r7, #20]
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	200017e4 	.word	0x200017e4
 800634c:	200017e0 	.word	0x200017e0

08006350 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b08e      	sub	sp, #56	@ 0x38
 8006354:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006356:	e0ce      	b.n	80064f6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	da19      	bge.n	8006392 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800635e:	1d3b      	adds	r3, r7, #4
 8006360:	3304      	adds	r3, #4
 8006362:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10b      	bne.n	8006382 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	61fb      	str	r3, [r7, #28]
}
 800637c:	bf00      	nop
 800637e:	bf00      	nop
 8006380:	e7fd      	b.n	800637e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006388:	6850      	ldr	r0, [r2, #4]
 800638a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800638c:	6892      	ldr	r2, [r2, #8]
 800638e:	4611      	mov	r1, r2
 8006390:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	f2c0 80ae 	blt.w	80064f6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800639e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d004      	beq.n	80063b0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a8:	3304      	adds	r3, #4
 80063aa:	4618      	mov	r0, r3
 80063ac:	f7fd fcaa 	bl	8003d04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063b0:	463b      	mov	r3, r7
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7ff ff6a 	bl	800628c <prvSampleTimeNow>
 80063b8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2b09      	cmp	r3, #9
 80063be:	f200 8097 	bhi.w	80064f0 <prvProcessReceivedCommands+0x1a0>
 80063c2:	a201      	add	r2, pc, #4	@ (adr r2, 80063c8 <prvProcessReceivedCommands+0x78>)
 80063c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c8:	080063f1 	.word	0x080063f1
 80063cc:	080063f1 	.word	0x080063f1
 80063d0:	080063f1 	.word	0x080063f1
 80063d4:	08006467 	.word	0x08006467
 80063d8:	0800647b 	.word	0x0800647b
 80063dc:	080064c7 	.word	0x080064c7
 80063e0:	080063f1 	.word	0x080063f1
 80063e4:	080063f1 	.word	0x080063f1
 80063e8:	08006467 	.word	0x08006467
 80063ec:	0800647b 	.word	0x0800647b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80063f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063f6:	f043 0301 	orr.w	r3, r3, #1
 80063fa:	b2da      	uxtb	r2, r3
 80063fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006402:	68ba      	ldr	r2, [r7, #8]
 8006404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	18d1      	adds	r1, r2, r3
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800640e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006410:	f7ff ff5c 	bl	80062cc <prvInsertTimerInActiveList>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d06c      	beq.n	80064f4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800641a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641c:	6a1b      	ldr	r3, [r3, #32]
 800641e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006420:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006424:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b00      	cmp	r3, #0
 800642e:	d061      	beq.n	80064f4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	441a      	add	r2, r3
 8006438:	2300      	movs	r3, #0
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	2300      	movs	r3, #0
 800643e:	2100      	movs	r1, #0
 8006440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006442:	f7ff fe01 	bl	8006048 <xTimerGenericCommand>
 8006446:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d152      	bne.n	80064f4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	61bb      	str	r3, [r7, #24]
}
 8006460:	bf00      	nop
 8006462:	bf00      	nop
 8006464:	e7fd      	b.n	8006462 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006468:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800646c:	f023 0301 	bic.w	r3, r3, #1
 8006470:	b2da      	uxtb	r2, r3
 8006472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006474:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006478:	e03d      	b.n	80064f6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800647a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006480:	f043 0301 	orr.w	r3, r3, #1
 8006484:	b2da      	uxtb	r2, r3
 8006486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006488:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10b      	bne.n	80064b2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	617b      	str	r3, [r7, #20]
}
 80064ac:	bf00      	nop
 80064ae:	bf00      	nop
 80064b0:	e7fd      	b.n	80064ae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80064b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b4:	699a      	ldr	r2, [r3, #24]
 80064b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b8:	18d1      	adds	r1, r2, r3
 80064ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064c0:	f7ff ff04 	bl	80062cc <prvInsertTimerInActiveList>
					break;
 80064c4:	e017      	b.n	80064f6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80064c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d103      	bne.n	80064dc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80064d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064d6:	f000 fbe7 	bl	8006ca8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80064da:	e00c      	b.n	80064f6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064e2:	f023 0301 	bic.w	r3, r3, #1
 80064e6:	b2da      	uxtb	r2, r3
 80064e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80064ee:	e002      	b.n	80064f6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80064f0:	bf00      	nop
 80064f2:	e000      	b.n	80064f6 <prvProcessReceivedCommands+0x1a6>
					break;
 80064f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80064f6:	4b08      	ldr	r3, [pc, #32]	@ (8006518 <prvProcessReceivedCommands+0x1c8>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	1d39      	adds	r1, r7, #4
 80064fc:	2200      	movs	r2, #0
 80064fe:	4618      	mov	r0, r3
 8006500:	f7fe f8c6 	bl	8004690 <xQueueReceive>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	f47f af26 	bne.w	8006358 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800650c:	bf00      	nop
 800650e:	bf00      	nop
 8006510:	3730      	adds	r7, #48	@ 0x30
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	200017e8 	.word	0x200017e8

0800651c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b088      	sub	sp, #32
 8006520:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006522:	e049      	b.n	80065b8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006524:	4b2e      	ldr	r3, [pc, #184]	@ (80065e0 <prvSwitchTimerLists+0xc4>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800652e:	4b2c      	ldr	r3, [pc, #176]	@ (80065e0 <prvSwitchTimerLists+0xc4>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	3304      	adds	r3, #4
 800653c:	4618      	mov	r0, r3
 800653e:	f7fd fbe1 	bl	8003d04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006550:	f003 0304 	and.w	r3, r3, #4
 8006554:	2b00      	cmp	r3, #0
 8006556:	d02f      	beq.n	80065b8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	699b      	ldr	r3, [r3, #24]
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	4413      	add	r3, r2
 8006560:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	429a      	cmp	r2, r3
 8006568:	d90e      	bls.n	8006588 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006576:	4b1a      	ldr	r3, [pc, #104]	@ (80065e0 <prvSwitchTimerLists+0xc4>)
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	3304      	adds	r3, #4
 800657e:	4619      	mov	r1, r3
 8006580:	4610      	mov	r0, r2
 8006582:	f7fd fb86 	bl	8003c92 <vListInsert>
 8006586:	e017      	b.n	80065b8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006588:	2300      	movs	r3, #0
 800658a:	9300      	str	r3, [sp, #0]
 800658c:	2300      	movs	r3, #0
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	2100      	movs	r1, #0
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7ff fd58 	bl	8006048 <xTimerGenericCommand>
 8006598:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10b      	bne.n	80065b8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80065a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	603b      	str	r3, [r7, #0]
}
 80065b2:	bf00      	nop
 80065b4:	bf00      	nop
 80065b6:	e7fd      	b.n	80065b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065b8:	4b09      	ldr	r3, [pc, #36]	@ (80065e0 <prvSwitchTimerLists+0xc4>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1b0      	bne.n	8006524 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80065c2:	4b07      	ldr	r3, [pc, #28]	@ (80065e0 <prvSwitchTimerLists+0xc4>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80065c8:	4b06      	ldr	r3, [pc, #24]	@ (80065e4 <prvSwitchTimerLists+0xc8>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a04      	ldr	r2, [pc, #16]	@ (80065e0 <prvSwitchTimerLists+0xc4>)
 80065ce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80065d0:	4a04      	ldr	r2, [pc, #16]	@ (80065e4 <prvSwitchTimerLists+0xc8>)
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	6013      	str	r3, [r2, #0]
}
 80065d6:	bf00      	nop
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	200017e0 	.word	0x200017e0
 80065e4:	200017e4 	.word	0x200017e4

080065e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80065ee:	f000 f96b 	bl	80068c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80065f2:	4b15      	ldr	r3, [pc, #84]	@ (8006648 <prvCheckForValidListAndQueue+0x60>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d120      	bne.n	800663c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80065fa:	4814      	ldr	r0, [pc, #80]	@ (800664c <prvCheckForValidListAndQueue+0x64>)
 80065fc:	f7fd faf8 	bl	8003bf0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006600:	4813      	ldr	r0, [pc, #76]	@ (8006650 <prvCheckForValidListAndQueue+0x68>)
 8006602:	f7fd faf5 	bl	8003bf0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006606:	4b13      	ldr	r3, [pc, #76]	@ (8006654 <prvCheckForValidListAndQueue+0x6c>)
 8006608:	4a10      	ldr	r2, [pc, #64]	@ (800664c <prvCheckForValidListAndQueue+0x64>)
 800660a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800660c:	4b12      	ldr	r3, [pc, #72]	@ (8006658 <prvCheckForValidListAndQueue+0x70>)
 800660e:	4a10      	ldr	r2, [pc, #64]	@ (8006650 <prvCheckForValidListAndQueue+0x68>)
 8006610:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006612:	2300      	movs	r3, #0
 8006614:	9300      	str	r3, [sp, #0]
 8006616:	4b11      	ldr	r3, [pc, #68]	@ (800665c <prvCheckForValidListAndQueue+0x74>)
 8006618:	4a11      	ldr	r2, [pc, #68]	@ (8006660 <prvCheckForValidListAndQueue+0x78>)
 800661a:	2110      	movs	r1, #16
 800661c:	200a      	movs	r0, #10
 800661e:	f7fd fc05 	bl	8003e2c <xQueueGenericCreateStatic>
 8006622:	4603      	mov	r3, r0
 8006624:	4a08      	ldr	r2, [pc, #32]	@ (8006648 <prvCheckForValidListAndQueue+0x60>)
 8006626:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006628:	4b07      	ldr	r3, [pc, #28]	@ (8006648 <prvCheckForValidListAndQueue+0x60>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d005      	beq.n	800663c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006630:	4b05      	ldr	r3, [pc, #20]	@ (8006648 <prvCheckForValidListAndQueue+0x60>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	490b      	ldr	r1, [pc, #44]	@ (8006664 <prvCheckForValidListAndQueue+0x7c>)
 8006636:	4618      	mov	r0, r3
 8006638:	f7fe fbea 	bl	8004e10 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800663c:	f000 f976 	bl	800692c <vPortExitCritical>
}
 8006640:	bf00      	nop
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	200017e8 	.word	0x200017e8
 800664c:	200017b8 	.word	0x200017b8
 8006650:	200017cc 	.word	0x200017cc
 8006654:	200017e0 	.word	0x200017e0
 8006658:	200017e4 	.word	0x200017e4
 800665c:	20001894 	.word	0x20001894
 8006660:	200017f4 	.word	0x200017f4
 8006664:	080079dc 	.word	0x080079dc

08006668 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	3b04      	subs	r3, #4
 8006678:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006680:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	3b04      	subs	r3, #4
 8006686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f023 0201 	bic.w	r2, r3, #1
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	3b04      	subs	r3, #4
 8006696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006698:	4a0c      	ldr	r2, [pc, #48]	@ (80066cc <pxPortInitialiseStack+0x64>)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	3b14      	subs	r3, #20
 80066a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	3b04      	subs	r3, #4
 80066ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f06f 0202 	mvn.w	r2, #2
 80066b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	3b20      	subs	r3, #32
 80066bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066be:	68fb      	ldr	r3, [r7, #12]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3714      	adds	r7, #20
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	080066d1 	.word	0x080066d1

080066d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80066d6:	2300      	movs	r3, #0
 80066d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066da:	4b13      	ldr	r3, [pc, #76]	@ (8006728 <prvTaskExitError+0x58>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e2:	d00b      	beq.n	80066fc <prvTaskExitError+0x2c>
	__asm volatile
 80066e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e8:	f383 8811 	msr	BASEPRI, r3
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	f3bf 8f4f 	dsb	sy
 80066f4:	60fb      	str	r3, [r7, #12]
}
 80066f6:	bf00      	nop
 80066f8:	bf00      	nop
 80066fa:	e7fd      	b.n	80066f8 <prvTaskExitError+0x28>
	__asm volatile
 80066fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006700:	f383 8811 	msr	BASEPRI, r3
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	f3bf 8f4f 	dsb	sy
 800670c:	60bb      	str	r3, [r7, #8]
}
 800670e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006710:	bf00      	nop
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0fc      	beq.n	8006712 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006718:	bf00      	nop
 800671a:	bf00      	nop
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	2000000c 	.word	0x2000000c
 800672c:	00000000 	.word	0x00000000

08006730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006730:	4b07      	ldr	r3, [pc, #28]	@ (8006750 <pxCurrentTCBConst2>)
 8006732:	6819      	ldr	r1, [r3, #0]
 8006734:	6808      	ldr	r0, [r1, #0]
 8006736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673a:	f380 8809 	msr	PSP, r0
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f04f 0000 	mov.w	r0, #0
 8006746:	f380 8811 	msr	BASEPRI, r0
 800674a:	4770      	bx	lr
 800674c:	f3af 8000 	nop.w

08006750 <pxCurrentTCBConst2>:
 8006750:	200012b8 	.word	0x200012b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006754:	bf00      	nop
 8006756:	bf00      	nop

08006758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006758:	4808      	ldr	r0, [pc, #32]	@ (800677c <prvPortStartFirstTask+0x24>)
 800675a:	6800      	ldr	r0, [r0, #0]
 800675c:	6800      	ldr	r0, [r0, #0]
 800675e:	f380 8808 	msr	MSP, r0
 8006762:	f04f 0000 	mov.w	r0, #0
 8006766:	f380 8814 	msr	CONTROL, r0
 800676a:	b662      	cpsie	i
 800676c:	b661      	cpsie	f
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	df00      	svc	0
 8006778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800677a:	bf00      	nop
 800677c:	e000ed08 	.word	0xe000ed08

08006780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006786:	4b47      	ldr	r3, [pc, #284]	@ (80068a4 <xPortStartScheduler+0x124>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a47      	ldr	r2, [pc, #284]	@ (80068a8 <xPortStartScheduler+0x128>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d10b      	bne.n	80067a8 <xPortStartScheduler+0x28>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	60fb      	str	r3, [r7, #12]
}
 80067a2:	bf00      	nop
 80067a4:	bf00      	nop
 80067a6:	e7fd      	b.n	80067a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80067a8:	4b3e      	ldr	r3, [pc, #248]	@ (80068a4 <xPortStartScheduler+0x124>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a3f      	ldr	r2, [pc, #252]	@ (80068ac <xPortStartScheduler+0x12c>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d10b      	bne.n	80067ca <xPortStartScheduler+0x4a>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	613b      	str	r3, [r7, #16]
}
 80067c4:	bf00      	nop
 80067c6:	bf00      	nop
 80067c8:	e7fd      	b.n	80067c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80067ca:	4b39      	ldr	r3, [pc, #228]	@ (80068b0 <xPortStartScheduler+0x130>)
 80067cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	22ff      	movs	r2, #255	@ 0xff
 80067da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80067e4:	78fb      	ldrb	r3, [r7, #3]
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80067ec:	b2da      	uxtb	r2, r3
 80067ee:	4b31      	ldr	r3, [pc, #196]	@ (80068b4 <xPortStartScheduler+0x134>)
 80067f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80067f2:	4b31      	ldr	r3, [pc, #196]	@ (80068b8 <xPortStartScheduler+0x138>)
 80067f4:	2207      	movs	r2, #7
 80067f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067f8:	e009      	b.n	800680e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80067fa:	4b2f      	ldr	r3, [pc, #188]	@ (80068b8 <xPortStartScheduler+0x138>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3b01      	subs	r3, #1
 8006800:	4a2d      	ldr	r2, [pc, #180]	@ (80068b8 <xPortStartScheduler+0x138>)
 8006802:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006804:	78fb      	ldrb	r3, [r7, #3]
 8006806:	b2db      	uxtb	r3, r3
 8006808:	005b      	lsls	r3, r3, #1
 800680a:	b2db      	uxtb	r3, r3
 800680c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800680e:	78fb      	ldrb	r3, [r7, #3]
 8006810:	b2db      	uxtb	r3, r3
 8006812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006816:	2b80      	cmp	r3, #128	@ 0x80
 8006818:	d0ef      	beq.n	80067fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800681a:	4b27      	ldr	r3, [pc, #156]	@ (80068b8 <xPortStartScheduler+0x138>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f1c3 0307 	rsb	r3, r3, #7
 8006822:	2b04      	cmp	r3, #4
 8006824:	d00b      	beq.n	800683e <xPortStartScheduler+0xbe>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	60bb      	str	r3, [r7, #8]
}
 8006838:	bf00      	nop
 800683a:	bf00      	nop
 800683c:	e7fd      	b.n	800683a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800683e:	4b1e      	ldr	r3, [pc, #120]	@ (80068b8 <xPortStartScheduler+0x138>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	021b      	lsls	r3, r3, #8
 8006844:	4a1c      	ldr	r2, [pc, #112]	@ (80068b8 <xPortStartScheduler+0x138>)
 8006846:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006848:	4b1b      	ldr	r3, [pc, #108]	@ (80068b8 <xPortStartScheduler+0x138>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006850:	4a19      	ldr	r2, [pc, #100]	@ (80068b8 <xPortStartScheduler+0x138>)
 8006852:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	b2da      	uxtb	r2, r3
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800685c:	4b17      	ldr	r3, [pc, #92]	@ (80068bc <xPortStartScheduler+0x13c>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a16      	ldr	r2, [pc, #88]	@ (80068bc <xPortStartScheduler+0x13c>)
 8006862:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006866:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006868:	4b14      	ldr	r3, [pc, #80]	@ (80068bc <xPortStartScheduler+0x13c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a13      	ldr	r2, [pc, #76]	@ (80068bc <xPortStartScheduler+0x13c>)
 800686e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006872:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006874:	f000 f8da 	bl	8006a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006878:	4b11      	ldr	r3, [pc, #68]	@ (80068c0 <xPortStartScheduler+0x140>)
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800687e:	f000 f8f9 	bl	8006a74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006882:	4b10      	ldr	r3, [pc, #64]	@ (80068c4 <xPortStartScheduler+0x144>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a0f      	ldr	r2, [pc, #60]	@ (80068c4 <xPortStartScheduler+0x144>)
 8006888:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800688c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800688e:	f7ff ff63 	bl	8006758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006892:	f7fe ff1f 	bl	80056d4 <vTaskSwitchContext>
	prvTaskExitError();
 8006896:	f7ff ff1b 	bl	80066d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3718      	adds	r7, #24
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	e000ed00 	.word	0xe000ed00
 80068a8:	410fc271 	.word	0x410fc271
 80068ac:	410fc270 	.word	0x410fc270
 80068b0:	e000e400 	.word	0xe000e400
 80068b4:	200018e4 	.word	0x200018e4
 80068b8:	200018e8 	.word	0x200018e8
 80068bc:	e000ed20 	.word	0xe000ed20
 80068c0:	2000000c 	.word	0x2000000c
 80068c4:	e000ef34 	.word	0xe000ef34

080068c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
	__asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	607b      	str	r3, [r7, #4]
}
 80068e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80068e2:	4b10      	ldr	r3, [pc, #64]	@ (8006924 <vPortEnterCritical+0x5c>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3301      	adds	r3, #1
 80068e8:	4a0e      	ldr	r2, [pc, #56]	@ (8006924 <vPortEnterCritical+0x5c>)
 80068ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80068ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006924 <vPortEnterCritical+0x5c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d110      	bne.n	8006916 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80068f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006928 <vPortEnterCritical+0x60>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00b      	beq.n	8006916 <vPortEnterCritical+0x4e>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	603b      	str	r3, [r7, #0]
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <vPortEnterCritical+0x4a>
	}
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	2000000c 	.word	0x2000000c
 8006928:	e000ed04 	.word	0xe000ed04

0800692c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006932:	4b12      	ldr	r3, [pc, #72]	@ (800697c <vPortExitCritical+0x50>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10b      	bne.n	8006952 <vPortExitCritical+0x26>
	__asm volatile
 800693a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	607b      	str	r3, [r7, #4]
}
 800694c:	bf00      	nop
 800694e:	bf00      	nop
 8006950:	e7fd      	b.n	800694e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006952:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <vPortExitCritical+0x50>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3b01      	subs	r3, #1
 8006958:	4a08      	ldr	r2, [pc, #32]	@ (800697c <vPortExitCritical+0x50>)
 800695a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800695c:	4b07      	ldr	r3, [pc, #28]	@ (800697c <vPortExitCritical+0x50>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d105      	bne.n	8006970 <vPortExitCritical+0x44>
 8006964:	2300      	movs	r3, #0
 8006966:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	f383 8811 	msr	BASEPRI, r3
}
 800696e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	2000000c 	.word	0x2000000c

08006980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006980:	f3ef 8009 	mrs	r0, PSP
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	4b15      	ldr	r3, [pc, #84]	@ (80069e0 <pxCurrentTCBConst>)
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	f01e 0f10 	tst.w	lr, #16
 8006990:	bf08      	it	eq
 8006992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699a:	6010      	str	r0, [r2, #0]
 800699c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80069a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80069a4:	f380 8811 	msr	BASEPRI, r0
 80069a8:	f3bf 8f4f 	dsb	sy
 80069ac:	f3bf 8f6f 	isb	sy
 80069b0:	f7fe fe90 	bl	80056d4 <vTaskSwitchContext>
 80069b4:	f04f 0000 	mov.w	r0, #0
 80069b8:	f380 8811 	msr	BASEPRI, r0
 80069bc:	bc09      	pop	{r0, r3}
 80069be:	6819      	ldr	r1, [r3, #0]
 80069c0:	6808      	ldr	r0, [r1, #0]
 80069c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c6:	f01e 0f10 	tst.w	lr, #16
 80069ca:	bf08      	it	eq
 80069cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80069d0:	f380 8809 	msr	PSP, r0
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	f3af 8000 	nop.w

080069e0 <pxCurrentTCBConst>:
 80069e0:	200012b8 	.word	0x200012b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop

080069e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	607b      	str	r3, [r7, #4]
}
 8006a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a02:	f7fe fdad 	bl	8005560 <xTaskIncrementTick>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d003      	beq.n	8006a14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a0c:	4b06      	ldr	r3, [pc, #24]	@ (8006a28 <xPortSysTickHandler+0x40>)
 8006a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	2300      	movs	r3, #0
 8006a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	f383 8811 	msr	BASEPRI, r3
}
 8006a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a20:	bf00      	nop
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	e000ed04 	.word	0xe000ed04

08006a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a30:	4b0b      	ldr	r3, [pc, #44]	@ (8006a60 <vPortSetupTimerInterrupt+0x34>)
 8006a32:	2200      	movs	r2, #0
 8006a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a36:	4b0b      	ldr	r3, [pc, #44]	@ (8006a64 <vPortSetupTimerInterrupt+0x38>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a68 <vPortSetupTimerInterrupt+0x3c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a0a      	ldr	r2, [pc, #40]	@ (8006a6c <vPortSetupTimerInterrupt+0x40>)
 8006a42:	fba2 2303 	umull	r2, r3, r2, r3
 8006a46:	099b      	lsrs	r3, r3, #6
 8006a48:	4a09      	ldr	r2, [pc, #36]	@ (8006a70 <vPortSetupTimerInterrupt+0x44>)
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a4e:	4b04      	ldr	r3, [pc, #16]	@ (8006a60 <vPortSetupTimerInterrupt+0x34>)
 8006a50:	2207      	movs	r2, #7
 8006a52:	601a      	str	r2, [r3, #0]
}
 8006a54:	bf00      	nop
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	e000e010 	.word	0xe000e010
 8006a64:	e000e018 	.word	0xe000e018
 8006a68:	20000000 	.word	0x20000000
 8006a6c:	10624dd3 	.word	0x10624dd3
 8006a70:	e000e014 	.word	0xe000e014

08006a74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006a84 <vPortEnableVFP+0x10>
 8006a78:	6801      	ldr	r1, [r0, #0]
 8006a7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006a7e:	6001      	str	r1, [r0, #0]
 8006a80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a82:	bf00      	nop
 8006a84:	e000ed88 	.word	0xe000ed88

08006a88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a8e:	f3ef 8305 	mrs	r3, IPSR
 8006a92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2b0f      	cmp	r3, #15
 8006a98:	d915      	bls.n	8006ac6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a9a:	4a18      	ldr	r2, [pc, #96]	@ (8006afc <vPortValidateInterruptPriority+0x74>)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	4413      	add	r3, r2
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006aa4:	4b16      	ldr	r3, [pc, #88]	@ (8006b00 <vPortValidateInterruptPriority+0x78>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	7afa      	ldrb	r2, [r7, #11]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d20b      	bcs.n	8006ac6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	607b      	str	r3, [r7, #4]
}
 8006ac0:	bf00      	nop
 8006ac2:	bf00      	nop
 8006ac4:	e7fd      	b.n	8006ac2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8006b04 <vPortValidateInterruptPriority+0x7c>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006ace:	4b0e      	ldr	r3, [pc, #56]	@ (8006b08 <vPortValidateInterruptPriority+0x80>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d90b      	bls.n	8006aee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ada:	f383 8811 	msr	BASEPRI, r3
 8006ade:	f3bf 8f6f 	isb	sy
 8006ae2:	f3bf 8f4f 	dsb	sy
 8006ae6:	603b      	str	r3, [r7, #0]
}
 8006ae8:	bf00      	nop
 8006aea:	bf00      	nop
 8006aec:	e7fd      	b.n	8006aea <vPortValidateInterruptPriority+0x62>
	}
 8006aee:	bf00      	nop
 8006af0:	3714      	adds	r7, #20
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	e000e3f0 	.word	0xe000e3f0
 8006b00:	200018e4 	.word	0x200018e4
 8006b04:	e000ed0c 	.word	0xe000ed0c
 8006b08:	200018e8 	.word	0x200018e8

08006b0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b08a      	sub	sp, #40	@ 0x28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b14:	2300      	movs	r3, #0
 8006b16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b18:	f7fe fc66 	bl	80053e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b1c:	4b5c      	ldr	r3, [pc, #368]	@ (8006c90 <pvPortMalloc+0x184>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b24:	f000 f924 	bl	8006d70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b28:	4b5a      	ldr	r3, [pc, #360]	@ (8006c94 <pvPortMalloc+0x188>)
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f040 8095 	bne.w	8006c60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d01e      	beq.n	8006b7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006b3c:	2208      	movs	r2, #8
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4413      	add	r3, r2
 8006b42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f003 0307 	and.w	r3, r3, #7
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d015      	beq.n	8006b7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f023 0307 	bic.w	r3, r3, #7
 8006b54:	3308      	adds	r3, #8
 8006b56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f003 0307 	and.w	r3, r3, #7
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00b      	beq.n	8006b7a <pvPortMalloc+0x6e>
	__asm volatile
 8006b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	617b      	str	r3, [r7, #20]
}
 8006b74:	bf00      	nop
 8006b76:	bf00      	nop
 8006b78:	e7fd      	b.n	8006b76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d06f      	beq.n	8006c60 <pvPortMalloc+0x154>
 8006b80:	4b45      	ldr	r3, [pc, #276]	@ (8006c98 <pvPortMalloc+0x18c>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d86a      	bhi.n	8006c60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b8a:	4b44      	ldr	r3, [pc, #272]	@ (8006c9c <pvPortMalloc+0x190>)
 8006b8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b8e:	4b43      	ldr	r3, [pc, #268]	@ (8006c9c <pvPortMalloc+0x190>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b94:	e004      	b.n	8006ba0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d903      	bls.n	8006bb2 <pvPortMalloc+0xa6>
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1f1      	bne.n	8006b96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006bb2:	4b37      	ldr	r3, [pc, #220]	@ (8006c90 <pvPortMalloc+0x184>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d051      	beq.n	8006c60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006bbc:	6a3b      	ldr	r3, [r7, #32]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2208      	movs	r2, #8
 8006bc2:	4413      	add	r3, r2
 8006bc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	6a3b      	ldr	r3, [r7, #32]
 8006bcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	685a      	ldr	r2, [r3, #4]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	1ad2      	subs	r2, r2, r3
 8006bd6:	2308      	movs	r3, #8
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d920      	bls.n	8006c20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4413      	add	r3, r2
 8006be4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	f003 0307 	and.w	r3, r3, #7
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00b      	beq.n	8006c08 <pvPortMalloc+0xfc>
	__asm volatile
 8006bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf4:	f383 8811 	msr	BASEPRI, r3
 8006bf8:	f3bf 8f6f 	isb	sy
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	613b      	str	r3, [r7, #16]
}
 8006c02:	bf00      	nop
 8006c04:	bf00      	nop
 8006c06:	e7fd      	b.n	8006c04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	1ad2      	subs	r2, r2, r3
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c1a:	69b8      	ldr	r0, [r7, #24]
 8006c1c:	f000 f90a 	bl	8006e34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c20:	4b1d      	ldr	r3, [pc, #116]	@ (8006c98 <pvPortMalloc+0x18c>)
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006c98 <pvPortMalloc+0x18c>)
 8006c2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8006c98 <pvPortMalloc+0x18c>)
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca0 <pvPortMalloc+0x194>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d203      	bcs.n	8006c42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c3a:	4b17      	ldr	r3, [pc, #92]	@ (8006c98 <pvPortMalloc+0x18c>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a18      	ldr	r2, [pc, #96]	@ (8006ca0 <pvPortMalloc+0x194>)
 8006c40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c44:	685a      	ldr	r2, [r3, #4]
 8006c46:	4b13      	ldr	r3, [pc, #76]	@ (8006c94 <pvPortMalloc+0x188>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c52:	2200      	movs	r2, #0
 8006c54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c56:	4b13      	ldr	r3, [pc, #76]	@ (8006ca4 <pvPortMalloc+0x198>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	4a11      	ldr	r2, [pc, #68]	@ (8006ca4 <pvPortMalloc+0x198>)
 8006c5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c60:	f7fe fbd0 	bl	8005404 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	f003 0307 	and.w	r3, r3, #7
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d00b      	beq.n	8006c86 <pvPortMalloc+0x17a>
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	60fb      	str	r3, [r7, #12]
}
 8006c80:	bf00      	nop
 8006c82:	bf00      	nop
 8006c84:	e7fd      	b.n	8006c82 <pvPortMalloc+0x176>
	return pvReturn;
 8006c86:	69fb      	ldr	r3, [r7, #28]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3728      	adds	r7, #40	@ 0x28
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	200054f4 	.word	0x200054f4
 8006c94:	20005508 	.word	0x20005508
 8006c98:	200054f8 	.word	0x200054f8
 8006c9c:	200054ec 	.word	0x200054ec
 8006ca0:	200054fc 	.word	0x200054fc
 8006ca4:	20005500 	.word	0x20005500

08006ca8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b086      	sub	sp, #24
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d04f      	beq.n	8006d5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006cba:	2308      	movs	r3, #8
 8006cbc:	425b      	negs	r3, r3
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	685a      	ldr	r2, [r3, #4]
 8006ccc:	4b25      	ldr	r3, [pc, #148]	@ (8006d64 <vPortFree+0xbc>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10b      	bne.n	8006cee <vPortFree+0x46>
	__asm volatile
 8006cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cda:	f383 8811 	msr	BASEPRI, r3
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	f3bf 8f4f 	dsb	sy
 8006ce6:	60fb      	str	r3, [r7, #12]
}
 8006ce8:	bf00      	nop
 8006cea:	bf00      	nop
 8006cec:	e7fd      	b.n	8006cea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00b      	beq.n	8006d0e <vPortFree+0x66>
	__asm volatile
 8006cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfa:	f383 8811 	msr	BASEPRI, r3
 8006cfe:	f3bf 8f6f 	isb	sy
 8006d02:	f3bf 8f4f 	dsb	sy
 8006d06:	60bb      	str	r3, [r7, #8]
}
 8006d08:	bf00      	nop
 8006d0a:	bf00      	nop
 8006d0c:	e7fd      	b.n	8006d0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	685a      	ldr	r2, [r3, #4]
 8006d12:	4b14      	ldr	r3, [pc, #80]	@ (8006d64 <vPortFree+0xbc>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4013      	ands	r3, r2
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d01e      	beq.n	8006d5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d11a      	bne.n	8006d5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	4b0e      	ldr	r3, [pc, #56]	@ (8006d64 <vPortFree+0xbc>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	43db      	mvns	r3, r3
 8006d2e:	401a      	ands	r2, r3
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d34:	f7fe fb58 	bl	80053e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d68 <vPortFree+0xc0>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4413      	add	r3, r2
 8006d42:	4a09      	ldr	r2, [pc, #36]	@ (8006d68 <vPortFree+0xc0>)
 8006d44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d46:	6938      	ldr	r0, [r7, #16]
 8006d48:	f000 f874 	bl	8006e34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d4c:	4b07      	ldr	r3, [pc, #28]	@ (8006d6c <vPortFree+0xc4>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3301      	adds	r3, #1
 8006d52:	4a06      	ldr	r2, [pc, #24]	@ (8006d6c <vPortFree+0xc4>)
 8006d54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d56:	f7fe fb55 	bl	8005404 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d5a:	bf00      	nop
 8006d5c:	3718      	adds	r7, #24
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	20005508 	.word	0x20005508
 8006d68:	200054f8 	.word	0x200054f8
 8006d6c:	20005504 	.word	0x20005504

08006d70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d70:	b480      	push	{r7}
 8006d72:	b085      	sub	sp, #20
 8006d74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d76:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006d7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d7c:	4b27      	ldr	r3, [pc, #156]	@ (8006e1c <prvHeapInit+0xac>)
 8006d7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f003 0307 	and.w	r3, r3, #7
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00c      	beq.n	8006da4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3307      	adds	r3, #7
 8006d8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0307 	bic.w	r3, r3, #7
 8006d96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8006e1c <prvHeapInit+0xac>)
 8006da0:	4413      	add	r3, r2
 8006da2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006da8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e20 <prvHeapInit+0xb0>)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006dae:	4b1c      	ldr	r3, [pc, #112]	@ (8006e20 <prvHeapInit+0xb0>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	4413      	add	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006dbc:	2208      	movs	r2, #8
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	1a9b      	subs	r3, r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f023 0307 	bic.w	r3, r3, #7
 8006dca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4a15      	ldr	r2, [pc, #84]	@ (8006e24 <prvHeapInit+0xb4>)
 8006dd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006dd2:	4b14      	ldr	r3, [pc, #80]	@ (8006e24 <prvHeapInit+0xb4>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006dda:	4b12      	ldr	r3, [pc, #72]	@ (8006e24 <prvHeapInit+0xb4>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2200      	movs	r2, #0
 8006de0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	1ad2      	subs	r2, r2, r3
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006df0:	4b0c      	ldr	r3, [pc, #48]	@ (8006e24 <prvHeapInit+0xb4>)
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8006e28 <prvHeapInit+0xb8>)
 8006dfe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4a09      	ldr	r2, [pc, #36]	@ (8006e2c <prvHeapInit+0xbc>)
 8006e06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e08:	4b09      	ldr	r3, [pc, #36]	@ (8006e30 <prvHeapInit+0xc0>)
 8006e0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006e0e:	601a      	str	r2, [r3, #0]
}
 8006e10:	bf00      	nop
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	200018ec 	.word	0x200018ec
 8006e20:	200054ec 	.word	0x200054ec
 8006e24:	200054f4 	.word	0x200054f4
 8006e28:	200054fc 	.word	0x200054fc
 8006e2c:	200054f8 	.word	0x200054f8
 8006e30:	20005508 	.word	0x20005508

08006e34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e3c:	4b28      	ldr	r3, [pc, #160]	@ (8006ee0 <prvInsertBlockIntoFreeList+0xac>)
 8006e3e:	60fb      	str	r3, [r7, #12]
 8006e40:	e002      	b.n	8006e48 <prvInsertBlockIntoFreeList+0x14>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	60fb      	str	r3, [r7, #12]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d8f7      	bhi.n	8006e42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d108      	bne.n	8006e76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	441a      	add	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	441a      	add	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d118      	bne.n	8006ebc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	4b15      	ldr	r3, [pc, #84]	@ (8006ee4 <prvInsertBlockIntoFreeList+0xb0>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d00d      	beq.n	8006eb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	441a      	add	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	601a      	str	r2, [r3, #0]
 8006eb0:	e008      	b.n	8006ec4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee4 <prvInsertBlockIntoFreeList+0xb0>)
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	e003      	b.n	8006ec4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d002      	beq.n	8006ed2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ed2:	bf00      	nop
 8006ed4:	3714      	adds	r7, #20
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	200054ec 	.word	0x200054ec
 8006ee4:	200054f4 	.word	0x200054f4

08006ee8 <sniprintf>:
 8006ee8:	b40c      	push	{r2, r3}
 8006eea:	b530      	push	{r4, r5, lr}
 8006eec:	4b18      	ldr	r3, [pc, #96]	@ (8006f50 <sniprintf+0x68>)
 8006eee:	1e0c      	subs	r4, r1, #0
 8006ef0:	681d      	ldr	r5, [r3, #0]
 8006ef2:	b09d      	sub	sp, #116	@ 0x74
 8006ef4:	da08      	bge.n	8006f08 <sniprintf+0x20>
 8006ef6:	238b      	movs	r3, #139	@ 0x8b
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	f04f 30ff 	mov.w	r0, #4294967295
 8006efe:	b01d      	add	sp, #116	@ 0x74
 8006f00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f04:	b002      	add	sp, #8
 8006f06:	4770      	bx	lr
 8006f08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f10:	f04f 0300 	mov.w	r3, #0
 8006f14:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f16:	bf14      	ite	ne
 8006f18:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f1c:	4623      	moveq	r3, r4
 8006f1e:	9304      	str	r3, [sp, #16]
 8006f20:	9307      	str	r3, [sp, #28]
 8006f22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f26:	9002      	str	r0, [sp, #8]
 8006f28:	9006      	str	r0, [sp, #24]
 8006f2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006f30:	ab21      	add	r3, sp, #132	@ 0x84
 8006f32:	a902      	add	r1, sp, #8
 8006f34:	4628      	mov	r0, r5
 8006f36:	9301      	str	r3, [sp, #4]
 8006f38:	f000 fa00 	bl	800733c <_svfiprintf_r>
 8006f3c:	1c43      	adds	r3, r0, #1
 8006f3e:	bfbc      	itt	lt
 8006f40:	238b      	movlt	r3, #139	@ 0x8b
 8006f42:	602b      	strlt	r3, [r5, #0]
 8006f44:	2c00      	cmp	r4, #0
 8006f46:	d0da      	beq.n	8006efe <sniprintf+0x16>
 8006f48:	9b02      	ldr	r3, [sp, #8]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	701a      	strb	r2, [r3, #0]
 8006f4e:	e7d6      	b.n	8006efe <sniprintf+0x16>
 8006f50:	20000010 	.word	0x20000010

08006f54 <memset>:
 8006f54:	4402      	add	r2, r0
 8006f56:	4603      	mov	r3, r0
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d100      	bne.n	8006f5e <memset+0xa>
 8006f5c:	4770      	bx	lr
 8006f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f62:	e7f9      	b.n	8006f58 <memset+0x4>

08006f64 <_reclaim_reent>:
 8006f64:	4b2d      	ldr	r3, [pc, #180]	@ (800701c <_reclaim_reent+0xb8>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4283      	cmp	r3, r0
 8006f6a:	b570      	push	{r4, r5, r6, lr}
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	d053      	beq.n	8007018 <_reclaim_reent+0xb4>
 8006f70:	69c3      	ldr	r3, [r0, #28]
 8006f72:	b31b      	cbz	r3, 8006fbc <_reclaim_reent+0x58>
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	b163      	cbz	r3, 8006f92 <_reclaim_reent+0x2e>
 8006f78:	2500      	movs	r5, #0
 8006f7a:	69e3      	ldr	r3, [r4, #28]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	5959      	ldr	r1, [r3, r5]
 8006f80:	b9b1      	cbnz	r1, 8006fb0 <_reclaim_reent+0x4c>
 8006f82:	3504      	adds	r5, #4
 8006f84:	2d80      	cmp	r5, #128	@ 0x80
 8006f86:	d1f8      	bne.n	8006f7a <_reclaim_reent+0x16>
 8006f88:	69e3      	ldr	r3, [r4, #28]
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	68d9      	ldr	r1, [r3, #12]
 8006f8e:	f000 f881 	bl	8007094 <_free_r>
 8006f92:	69e3      	ldr	r3, [r4, #28]
 8006f94:	6819      	ldr	r1, [r3, #0]
 8006f96:	b111      	cbz	r1, 8006f9e <_reclaim_reent+0x3a>
 8006f98:	4620      	mov	r0, r4
 8006f9a:	f000 f87b 	bl	8007094 <_free_r>
 8006f9e:	69e3      	ldr	r3, [r4, #28]
 8006fa0:	689d      	ldr	r5, [r3, #8]
 8006fa2:	b15d      	cbz	r5, 8006fbc <_reclaim_reent+0x58>
 8006fa4:	4629      	mov	r1, r5
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	682d      	ldr	r5, [r5, #0]
 8006faa:	f000 f873 	bl	8007094 <_free_r>
 8006fae:	e7f8      	b.n	8006fa2 <_reclaim_reent+0x3e>
 8006fb0:	680e      	ldr	r6, [r1, #0]
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	f000 f86e 	bl	8007094 <_free_r>
 8006fb8:	4631      	mov	r1, r6
 8006fba:	e7e1      	b.n	8006f80 <_reclaim_reent+0x1c>
 8006fbc:	6961      	ldr	r1, [r4, #20]
 8006fbe:	b111      	cbz	r1, 8006fc6 <_reclaim_reent+0x62>
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	f000 f867 	bl	8007094 <_free_r>
 8006fc6:	69e1      	ldr	r1, [r4, #28]
 8006fc8:	b111      	cbz	r1, 8006fd0 <_reclaim_reent+0x6c>
 8006fca:	4620      	mov	r0, r4
 8006fcc:	f000 f862 	bl	8007094 <_free_r>
 8006fd0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006fd2:	b111      	cbz	r1, 8006fda <_reclaim_reent+0x76>
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	f000 f85d 	bl	8007094 <_free_r>
 8006fda:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fdc:	b111      	cbz	r1, 8006fe4 <_reclaim_reent+0x80>
 8006fde:	4620      	mov	r0, r4
 8006fe0:	f000 f858 	bl	8007094 <_free_r>
 8006fe4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006fe6:	b111      	cbz	r1, 8006fee <_reclaim_reent+0x8a>
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f000 f853 	bl	8007094 <_free_r>
 8006fee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006ff0:	b111      	cbz	r1, 8006ff8 <_reclaim_reent+0x94>
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	f000 f84e 	bl	8007094 <_free_r>
 8006ff8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006ffa:	b111      	cbz	r1, 8007002 <_reclaim_reent+0x9e>
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	f000 f849 	bl	8007094 <_free_r>
 8007002:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007004:	b111      	cbz	r1, 800700c <_reclaim_reent+0xa8>
 8007006:	4620      	mov	r0, r4
 8007008:	f000 f844 	bl	8007094 <_free_r>
 800700c:	6a23      	ldr	r3, [r4, #32]
 800700e:	b11b      	cbz	r3, 8007018 <_reclaim_reent+0xb4>
 8007010:	4620      	mov	r0, r4
 8007012:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007016:	4718      	bx	r3
 8007018:	bd70      	pop	{r4, r5, r6, pc}
 800701a:	bf00      	nop
 800701c:	20000010 	.word	0x20000010

08007020 <__errno>:
 8007020:	4b01      	ldr	r3, [pc, #4]	@ (8007028 <__errno+0x8>)
 8007022:	6818      	ldr	r0, [r3, #0]
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	20000010 	.word	0x20000010

0800702c <__libc_init_array>:
 800702c:	b570      	push	{r4, r5, r6, lr}
 800702e:	4d0d      	ldr	r5, [pc, #52]	@ (8007064 <__libc_init_array+0x38>)
 8007030:	4c0d      	ldr	r4, [pc, #52]	@ (8007068 <__libc_init_array+0x3c>)
 8007032:	1b64      	subs	r4, r4, r5
 8007034:	10a4      	asrs	r4, r4, #2
 8007036:	2600      	movs	r6, #0
 8007038:	42a6      	cmp	r6, r4
 800703a:	d109      	bne.n	8007050 <__libc_init_array+0x24>
 800703c:	4d0b      	ldr	r5, [pc, #44]	@ (800706c <__libc_init_array+0x40>)
 800703e:	4c0c      	ldr	r4, [pc, #48]	@ (8007070 <__libc_init_array+0x44>)
 8007040:	f000 fc64 	bl	800790c <_init>
 8007044:	1b64      	subs	r4, r4, r5
 8007046:	10a4      	asrs	r4, r4, #2
 8007048:	2600      	movs	r6, #0
 800704a:	42a6      	cmp	r6, r4
 800704c:	d105      	bne.n	800705a <__libc_init_array+0x2e>
 800704e:	bd70      	pop	{r4, r5, r6, pc}
 8007050:	f855 3b04 	ldr.w	r3, [r5], #4
 8007054:	4798      	blx	r3
 8007056:	3601      	adds	r6, #1
 8007058:	e7ee      	b.n	8007038 <__libc_init_array+0xc>
 800705a:	f855 3b04 	ldr.w	r3, [r5], #4
 800705e:	4798      	blx	r3
 8007060:	3601      	adds	r6, #1
 8007062:	e7f2      	b.n	800704a <__libc_init_array+0x1e>
 8007064:	08007b00 	.word	0x08007b00
 8007068:	08007b00 	.word	0x08007b00
 800706c:	08007b00 	.word	0x08007b00
 8007070:	08007b04 	.word	0x08007b04

08007074 <__retarget_lock_acquire_recursive>:
 8007074:	4770      	bx	lr

08007076 <__retarget_lock_release_recursive>:
 8007076:	4770      	bx	lr

08007078 <memcpy>:
 8007078:	440a      	add	r2, r1
 800707a:	4291      	cmp	r1, r2
 800707c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007080:	d100      	bne.n	8007084 <memcpy+0xc>
 8007082:	4770      	bx	lr
 8007084:	b510      	push	{r4, lr}
 8007086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800708a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800708e:	4291      	cmp	r1, r2
 8007090:	d1f9      	bne.n	8007086 <memcpy+0xe>
 8007092:	bd10      	pop	{r4, pc}

08007094 <_free_r>:
 8007094:	b538      	push	{r3, r4, r5, lr}
 8007096:	4605      	mov	r5, r0
 8007098:	2900      	cmp	r1, #0
 800709a:	d041      	beq.n	8007120 <_free_r+0x8c>
 800709c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070a0:	1f0c      	subs	r4, r1, #4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	bfb8      	it	lt
 80070a6:	18e4      	addlt	r4, r4, r3
 80070a8:	f000 f8e0 	bl	800726c <__malloc_lock>
 80070ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007124 <_free_r+0x90>)
 80070ae:	6813      	ldr	r3, [r2, #0]
 80070b0:	b933      	cbnz	r3, 80070c0 <_free_r+0x2c>
 80070b2:	6063      	str	r3, [r4, #4]
 80070b4:	6014      	str	r4, [r2, #0]
 80070b6:	4628      	mov	r0, r5
 80070b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070bc:	f000 b8dc 	b.w	8007278 <__malloc_unlock>
 80070c0:	42a3      	cmp	r3, r4
 80070c2:	d908      	bls.n	80070d6 <_free_r+0x42>
 80070c4:	6820      	ldr	r0, [r4, #0]
 80070c6:	1821      	adds	r1, r4, r0
 80070c8:	428b      	cmp	r3, r1
 80070ca:	bf01      	itttt	eq
 80070cc:	6819      	ldreq	r1, [r3, #0]
 80070ce:	685b      	ldreq	r3, [r3, #4]
 80070d0:	1809      	addeq	r1, r1, r0
 80070d2:	6021      	streq	r1, [r4, #0]
 80070d4:	e7ed      	b.n	80070b2 <_free_r+0x1e>
 80070d6:	461a      	mov	r2, r3
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	b10b      	cbz	r3, 80070e0 <_free_r+0x4c>
 80070dc:	42a3      	cmp	r3, r4
 80070de:	d9fa      	bls.n	80070d6 <_free_r+0x42>
 80070e0:	6811      	ldr	r1, [r2, #0]
 80070e2:	1850      	adds	r0, r2, r1
 80070e4:	42a0      	cmp	r0, r4
 80070e6:	d10b      	bne.n	8007100 <_free_r+0x6c>
 80070e8:	6820      	ldr	r0, [r4, #0]
 80070ea:	4401      	add	r1, r0
 80070ec:	1850      	adds	r0, r2, r1
 80070ee:	4283      	cmp	r3, r0
 80070f0:	6011      	str	r1, [r2, #0]
 80070f2:	d1e0      	bne.n	80070b6 <_free_r+0x22>
 80070f4:	6818      	ldr	r0, [r3, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	6053      	str	r3, [r2, #4]
 80070fa:	4408      	add	r0, r1
 80070fc:	6010      	str	r0, [r2, #0]
 80070fe:	e7da      	b.n	80070b6 <_free_r+0x22>
 8007100:	d902      	bls.n	8007108 <_free_r+0x74>
 8007102:	230c      	movs	r3, #12
 8007104:	602b      	str	r3, [r5, #0]
 8007106:	e7d6      	b.n	80070b6 <_free_r+0x22>
 8007108:	6820      	ldr	r0, [r4, #0]
 800710a:	1821      	adds	r1, r4, r0
 800710c:	428b      	cmp	r3, r1
 800710e:	bf04      	itt	eq
 8007110:	6819      	ldreq	r1, [r3, #0]
 8007112:	685b      	ldreq	r3, [r3, #4]
 8007114:	6063      	str	r3, [r4, #4]
 8007116:	bf04      	itt	eq
 8007118:	1809      	addeq	r1, r1, r0
 800711a:	6021      	streq	r1, [r4, #0]
 800711c:	6054      	str	r4, [r2, #4]
 800711e:	e7ca      	b.n	80070b6 <_free_r+0x22>
 8007120:	bd38      	pop	{r3, r4, r5, pc}
 8007122:	bf00      	nop
 8007124:	20005650 	.word	0x20005650

08007128 <sbrk_aligned>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	4e0f      	ldr	r6, [pc, #60]	@ (8007168 <sbrk_aligned+0x40>)
 800712c:	460c      	mov	r4, r1
 800712e:	6831      	ldr	r1, [r6, #0]
 8007130:	4605      	mov	r5, r0
 8007132:	b911      	cbnz	r1, 800713a <sbrk_aligned+0x12>
 8007134:	f000 fba4 	bl	8007880 <_sbrk_r>
 8007138:	6030      	str	r0, [r6, #0]
 800713a:	4621      	mov	r1, r4
 800713c:	4628      	mov	r0, r5
 800713e:	f000 fb9f 	bl	8007880 <_sbrk_r>
 8007142:	1c43      	adds	r3, r0, #1
 8007144:	d103      	bne.n	800714e <sbrk_aligned+0x26>
 8007146:	f04f 34ff 	mov.w	r4, #4294967295
 800714a:	4620      	mov	r0, r4
 800714c:	bd70      	pop	{r4, r5, r6, pc}
 800714e:	1cc4      	adds	r4, r0, #3
 8007150:	f024 0403 	bic.w	r4, r4, #3
 8007154:	42a0      	cmp	r0, r4
 8007156:	d0f8      	beq.n	800714a <sbrk_aligned+0x22>
 8007158:	1a21      	subs	r1, r4, r0
 800715a:	4628      	mov	r0, r5
 800715c:	f000 fb90 	bl	8007880 <_sbrk_r>
 8007160:	3001      	adds	r0, #1
 8007162:	d1f2      	bne.n	800714a <sbrk_aligned+0x22>
 8007164:	e7ef      	b.n	8007146 <sbrk_aligned+0x1e>
 8007166:	bf00      	nop
 8007168:	2000564c 	.word	0x2000564c

0800716c <_malloc_r>:
 800716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007170:	1ccd      	adds	r5, r1, #3
 8007172:	f025 0503 	bic.w	r5, r5, #3
 8007176:	3508      	adds	r5, #8
 8007178:	2d0c      	cmp	r5, #12
 800717a:	bf38      	it	cc
 800717c:	250c      	movcc	r5, #12
 800717e:	2d00      	cmp	r5, #0
 8007180:	4606      	mov	r6, r0
 8007182:	db01      	blt.n	8007188 <_malloc_r+0x1c>
 8007184:	42a9      	cmp	r1, r5
 8007186:	d904      	bls.n	8007192 <_malloc_r+0x26>
 8007188:	230c      	movs	r3, #12
 800718a:	6033      	str	r3, [r6, #0]
 800718c:	2000      	movs	r0, #0
 800718e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007192:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007268 <_malloc_r+0xfc>
 8007196:	f000 f869 	bl	800726c <__malloc_lock>
 800719a:	f8d8 3000 	ldr.w	r3, [r8]
 800719e:	461c      	mov	r4, r3
 80071a0:	bb44      	cbnz	r4, 80071f4 <_malloc_r+0x88>
 80071a2:	4629      	mov	r1, r5
 80071a4:	4630      	mov	r0, r6
 80071a6:	f7ff ffbf 	bl	8007128 <sbrk_aligned>
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	4604      	mov	r4, r0
 80071ae:	d158      	bne.n	8007262 <_malloc_r+0xf6>
 80071b0:	f8d8 4000 	ldr.w	r4, [r8]
 80071b4:	4627      	mov	r7, r4
 80071b6:	2f00      	cmp	r7, #0
 80071b8:	d143      	bne.n	8007242 <_malloc_r+0xd6>
 80071ba:	2c00      	cmp	r4, #0
 80071bc:	d04b      	beq.n	8007256 <_malloc_r+0xea>
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	4639      	mov	r1, r7
 80071c2:	4630      	mov	r0, r6
 80071c4:	eb04 0903 	add.w	r9, r4, r3
 80071c8:	f000 fb5a 	bl	8007880 <_sbrk_r>
 80071cc:	4581      	cmp	r9, r0
 80071ce:	d142      	bne.n	8007256 <_malloc_r+0xea>
 80071d0:	6821      	ldr	r1, [r4, #0]
 80071d2:	1a6d      	subs	r5, r5, r1
 80071d4:	4629      	mov	r1, r5
 80071d6:	4630      	mov	r0, r6
 80071d8:	f7ff ffa6 	bl	8007128 <sbrk_aligned>
 80071dc:	3001      	adds	r0, #1
 80071de:	d03a      	beq.n	8007256 <_malloc_r+0xea>
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	442b      	add	r3, r5
 80071e4:	6023      	str	r3, [r4, #0]
 80071e6:	f8d8 3000 	ldr.w	r3, [r8]
 80071ea:	685a      	ldr	r2, [r3, #4]
 80071ec:	bb62      	cbnz	r2, 8007248 <_malloc_r+0xdc>
 80071ee:	f8c8 7000 	str.w	r7, [r8]
 80071f2:	e00f      	b.n	8007214 <_malloc_r+0xa8>
 80071f4:	6822      	ldr	r2, [r4, #0]
 80071f6:	1b52      	subs	r2, r2, r5
 80071f8:	d420      	bmi.n	800723c <_malloc_r+0xd0>
 80071fa:	2a0b      	cmp	r2, #11
 80071fc:	d917      	bls.n	800722e <_malloc_r+0xc2>
 80071fe:	1961      	adds	r1, r4, r5
 8007200:	42a3      	cmp	r3, r4
 8007202:	6025      	str	r5, [r4, #0]
 8007204:	bf18      	it	ne
 8007206:	6059      	strne	r1, [r3, #4]
 8007208:	6863      	ldr	r3, [r4, #4]
 800720a:	bf08      	it	eq
 800720c:	f8c8 1000 	streq.w	r1, [r8]
 8007210:	5162      	str	r2, [r4, r5]
 8007212:	604b      	str	r3, [r1, #4]
 8007214:	4630      	mov	r0, r6
 8007216:	f000 f82f 	bl	8007278 <__malloc_unlock>
 800721a:	f104 000b 	add.w	r0, r4, #11
 800721e:	1d23      	adds	r3, r4, #4
 8007220:	f020 0007 	bic.w	r0, r0, #7
 8007224:	1ac2      	subs	r2, r0, r3
 8007226:	bf1c      	itt	ne
 8007228:	1a1b      	subne	r3, r3, r0
 800722a:	50a3      	strne	r3, [r4, r2]
 800722c:	e7af      	b.n	800718e <_malloc_r+0x22>
 800722e:	6862      	ldr	r2, [r4, #4]
 8007230:	42a3      	cmp	r3, r4
 8007232:	bf0c      	ite	eq
 8007234:	f8c8 2000 	streq.w	r2, [r8]
 8007238:	605a      	strne	r2, [r3, #4]
 800723a:	e7eb      	b.n	8007214 <_malloc_r+0xa8>
 800723c:	4623      	mov	r3, r4
 800723e:	6864      	ldr	r4, [r4, #4]
 8007240:	e7ae      	b.n	80071a0 <_malloc_r+0x34>
 8007242:	463c      	mov	r4, r7
 8007244:	687f      	ldr	r7, [r7, #4]
 8007246:	e7b6      	b.n	80071b6 <_malloc_r+0x4a>
 8007248:	461a      	mov	r2, r3
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	42a3      	cmp	r3, r4
 800724e:	d1fb      	bne.n	8007248 <_malloc_r+0xdc>
 8007250:	2300      	movs	r3, #0
 8007252:	6053      	str	r3, [r2, #4]
 8007254:	e7de      	b.n	8007214 <_malloc_r+0xa8>
 8007256:	230c      	movs	r3, #12
 8007258:	6033      	str	r3, [r6, #0]
 800725a:	4630      	mov	r0, r6
 800725c:	f000 f80c 	bl	8007278 <__malloc_unlock>
 8007260:	e794      	b.n	800718c <_malloc_r+0x20>
 8007262:	6005      	str	r5, [r0, #0]
 8007264:	e7d6      	b.n	8007214 <_malloc_r+0xa8>
 8007266:	bf00      	nop
 8007268:	20005650 	.word	0x20005650

0800726c <__malloc_lock>:
 800726c:	4801      	ldr	r0, [pc, #4]	@ (8007274 <__malloc_lock+0x8>)
 800726e:	f7ff bf01 	b.w	8007074 <__retarget_lock_acquire_recursive>
 8007272:	bf00      	nop
 8007274:	20005648 	.word	0x20005648

08007278 <__malloc_unlock>:
 8007278:	4801      	ldr	r0, [pc, #4]	@ (8007280 <__malloc_unlock+0x8>)
 800727a:	f7ff befc 	b.w	8007076 <__retarget_lock_release_recursive>
 800727e:	bf00      	nop
 8007280:	20005648 	.word	0x20005648

08007284 <__ssputs_r>:
 8007284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007288:	688e      	ldr	r6, [r1, #8]
 800728a:	461f      	mov	r7, r3
 800728c:	42be      	cmp	r6, r7
 800728e:	680b      	ldr	r3, [r1, #0]
 8007290:	4682      	mov	sl, r0
 8007292:	460c      	mov	r4, r1
 8007294:	4690      	mov	r8, r2
 8007296:	d82d      	bhi.n	80072f4 <__ssputs_r+0x70>
 8007298:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800729c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072a0:	d026      	beq.n	80072f0 <__ssputs_r+0x6c>
 80072a2:	6965      	ldr	r5, [r4, #20]
 80072a4:	6909      	ldr	r1, [r1, #16]
 80072a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072aa:	eba3 0901 	sub.w	r9, r3, r1
 80072ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072b2:	1c7b      	adds	r3, r7, #1
 80072b4:	444b      	add	r3, r9
 80072b6:	106d      	asrs	r5, r5, #1
 80072b8:	429d      	cmp	r5, r3
 80072ba:	bf38      	it	cc
 80072bc:	461d      	movcc	r5, r3
 80072be:	0553      	lsls	r3, r2, #21
 80072c0:	d527      	bpl.n	8007312 <__ssputs_r+0x8e>
 80072c2:	4629      	mov	r1, r5
 80072c4:	f7ff ff52 	bl	800716c <_malloc_r>
 80072c8:	4606      	mov	r6, r0
 80072ca:	b360      	cbz	r0, 8007326 <__ssputs_r+0xa2>
 80072cc:	6921      	ldr	r1, [r4, #16]
 80072ce:	464a      	mov	r2, r9
 80072d0:	f7ff fed2 	bl	8007078 <memcpy>
 80072d4:	89a3      	ldrh	r3, [r4, #12]
 80072d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80072da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072de:	81a3      	strh	r3, [r4, #12]
 80072e0:	6126      	str	r6, [r4, #16]
 80072e2:	6165      	str	r5, [r4, #20]
 80072e4:	444e      	add	r6, r9
 80072e6:	eba5 0509 	sub.w	r5, r5, r9
 80072ea:	6026      	str	r6, [r4, #0]
 80072ec:	60a5      	str	r5, [r4, #8]
 80072ee:	463e      	mov	r6, r7
 80072f0:	42be      	cmp	r6, r7
 80072f2:	d900      	bls.n	80072f6 <__ssputs_r+0x72>
 80072f4:	463e      	mov	r6, r7
 80072f6:	6820      	ldr	r0, [r4, #0]
 80072f8:	4632      	mov	r2, r6
 80072fa:	4641      	mov	r1, r8
 80072fc:	f000 faa6 	bl	800784c <memmove>
 8007300:	68a3      	ldr	r3, [r4, #8]
 8007302:	1b9b      	subs	r3, r3, r6
 8007304:	60a3      	str	r3, [r4, #8]
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	4433      	add	r3, r6
 800730a:	6023      	str	r3, [r4, #0]
 800730c:	2000      	movs	r0, #0
 800730e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007312:	462a      	mov	r2, r5
 8007314:	f000 fac4 	bl	80078a0 <_realloc_r>
 8007318:	4606      	mov	r6, r0
 800731a:	2800      	cmp	r0, #0
 800731c:	d1e0      	bne.n	80072e0 <__ssputs_r+0x5c>
 800731e:	6921      	ldr	r1, [r4, #16]
 8007320:	4650      	mov	r0, sl
 8007322:	f7ff feb7 	bl	8007094 <_free_r>
 8007326:	230c      	movs	r3, #12
 8007328:	f8ca 3000 	str.w	r3, [sl]
 800732c:	89a3      	ldrh	r3, [r4, #12]
 800732e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007332:	81a3      	strh	r3, [r4, #12]
 8007334:	f04f 30ff 	mov.w	r0, #4294967295
 8007338:	e7e9      	b.n	800730e <__ssputs_r+0x8a>
	...

0800733c <_svfiprintf_r>:
 800733c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007340:	4698      	mov	r8, r3
 8007342:	898b      	ldrh	r3, [r1, #12]
 8007344:	061b      	lsls	r3, r3, #24
 8007346:	b09d      	sub	sp, #116	@ 0x74
 8007348:	4607      	mov	r7, r0
 800734a:	460d      	mov	r5, r1
 800734c:	4614      	mov	r4, r2
 800734e:	d510      	bpl.n	8007372 <_svfiprintf_r+0x36>
 8007350:	690b      	ldr	r3, [r1, #16]
 8007352:	b973      	cbnz	r3, 8007372 <_svfiprintf_r+0x36>
 8007354:	2140      	movs	r1, #64	@ 0x40
 8007356:	f7ff ff09 	bl	800716c <_malloc_r>
 800735a:	6028      	str	r0, [r5, #0]
 800735c:	6128      	str	r0, [r5, #16]
 800735e:	b930      	cbnz	r0, 800736e <_svfiprintf_r+0x32>
 8007360:	230c      	movs	r3, #12
 8007362:	603b      	str	r3, [r7, #0]
 8007364:	f04f 30ff 	mov.w	r0, #4294967295
 8007368:	b01d      	add	sp, #116	@ 0x74
 800736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	2340      	movs	r3, #64	@ 0x40
 8007370:	616b      	str	r3, [r5, #20]
 8007372:	2300      	movs	r3, #0
 8007374:	9309      	str	r3, [sp, #36]	@ 0x24
 8007376:	2320      	movs	r3, #32
 8007378:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800737c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007380:	2330      	movs	r3, #48	@ 0x30
 8007382:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007520 <_svfiprintf_r+0x1e4>
 8007386:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800738a:	f04f 0901 	mov.w	r9, #1
 800738e:	4623      	mov	r3, r4
 8007390:	469a      	mov	sl, r3
 8007392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007396:	b10a      	cbz	r2, 800739c <_svfiprintf_r+0x60>
 8007398:	2a25      	cmp	r2, #37	@ 0x25
 800739a:	d1f9      	bne.n	8007390 <_svfiprintf_r+0x54>
 800739c:	ebba 0b04 	subs.w	fp, sl, r4
 80073a0:	d00b      	beq.n	80073ba <_svfiprintf_r+0x7e>
 80073a2:	465b      	mov	r3, fp
 80073a4:	4622      	mov	r2, r4
 80073a6:	4629      	mov	r1, r5
 80073a8:	4638      	mov	r0, r7
 80073aa:	f7ff ff6b 	bl	8007284 <__ssputs_r>
 80073ae:	3001      	adds	r0, #1
 80073b0:	f000 80a7 	beq.w	8007502 <_svfiprintf_r+0x1c6>
 80073b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073b6:	445a      	add	r2, fp
 80073b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80073ba:	f89a 3000 	ldrb.w	r3, [sl]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 809f 	beq.w	8007502 <_svfiprintf_r+0x1c6>
 80073c4:	2300      	movs	r3, #0
 80073c6:	f04f 32ff 	mov.w	r2, #4294967295
 80073ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ce:	f10a 0a01 	add.w	sl, sl, #1
 80073d2:	9304      	str	r3, [sp, #16]
 80073d4:	9307      	str	r3, [sp, #28]
 80073d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073da:	931a      	str	r3, [sp, #104]	@ 0x68
 80073dc:	4654      	mov	r4, sl
 80073de:	2205      	movs	r2, #5
 80073e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e4:	484e      	ldr	r0, [pc, #312]	@ (8007520 <_svfiprintf_r+0x1e4>)
 80073e6:	f7f8 ff03 	bl	80001f0 <memchr>
 80073ea:	9a04      	ldr	r2, [sp, #16]
 80073ec:	b9d8      	cbnz	r0, 8007426 <_svfiprintf_r+0xea>
 80073ee:	06d0      	lsls	r0, r2, #27
 80073f0:	bf44      	itt	mi
 80073f2:	2320      	movmi	r3, #32
 80073f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073f8:	0711      	lsls	r1, r2, #28
 80073fa:	bf44      	itt	mi
 80073fc:	232b      	movmi	r3, #43	@ 0x2b
 80073fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007402:	f89a 3000 	ldrb.w	r3, [sl]
 8007406:	2b2a      	cmp	r3, #42	@ 0x2a
 8007408:	d015      	beq.n	8007436 <_svfiprintf_r+0xfa>
 800740a:	9a07      	ldr	r2, [sp, #28]
 800740c:	4654      	mov	r4, sl
 800740e:	2000      	movs	r0, #0
 8007410:	f04f 0c0a 	mov.w	ip, #10
 8007414:	4621      	mov	r1, r4
 8007416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800741a:	3b30      	subs	r3, #48	@ 0x30
 800741c:	2b09      	cmp	r3, #9
 800741e:	d94b      	bls.n	80074b8 <_svfiprintf_r+0x17c>
 8007420:	b1b0      	cbz	r0, 8007450 <_svfiprintf_r+0x114>
 8007422:	9207      	str	r2, [sp, #28]
 8007424:	e014      	b.n	8007450 <_svfiprintf_r+0x114>
 8007426:	eba0 0308 	sub.w	r3, r0, r8
 800742a:	fa09 f303 	lsl.w	r3, r9, r3
 800742e:	4313      	orrs	r3, r2
 8007430:	9304      	str	r3, [sp, #16]
 8007432:	46a2      	mov	sl, r4
 8007434:	e7d2      	b.n	80073dc <_svfiprintf_r+0xa0>
 8007436:	9b03      	ldr	r3, [sp, #12]
 8007438:	1d19      	adds	r1, r3, #4
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	9103      	str	r1, [sp, #12]
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfbb      	ittet	lt
 8007442:	425b      	neglt	r3, r3
 8007444:	f042 0202 	orrlt.w	r2, r2, #2
 8007448:	9307      	strge	r3, [sp, #28]
 800744a:	9307      	strlt	r3, [sp, #28]
 800744c:	bfb8      	it	lt
 800744e:	9204      	strlt	r2, [sp, #16]
 8007450:	7823      	ldrb	r3, [r4, #0]
 8007452:	2b2e      	cmp	r3, #46	@ 0x2e
 8007454:	d10a      	bne.n	800746c <_svfiprintf_r+0x130>
 8007456:	7863      	ldrb	r3, [r4, #1]
 8007458:	2b2a      	cmp	r3, #42	@ 0x2a
 800745a:	d132      	bne.n	80074c2 <_svfiprintf_r+0x186>
 800745c:	9b03      	ldr	r3, [sp, #12]
 800745e:	1d1a      	adds	r2, r3, #4
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	9203      	str	r2, [sp, #12]
 8007464:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007468:	3402      	adds	r4, #2
 800746a:	9305      	str	r3, [sp, #20]
 800746c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007530 <_svfiprintf_r+0x1f4>
 8007470:	7821      	ldrb	r1, [r4, #0]
 8007472:	2203      	movs	r2, #3
 8007474:	4650      	mov	r0, sl
 8007476:	f7f8 febb 	bl	80001f0 <memchr>
 800747a:	b138      	cbz	r0, 800748c <_svfiprintf_r+0x150>
 800747c:	9b04      	ldr	r3, [sp, #16]
 800747e:	eba0 000a 	sub.w	r0, r0, sl
 8007482:	2240      	movs	r2, #64	@ 0x40
 8007484:	4082      	lsls	r2, r0
 8007486:	4313      	orrs	r3, r2
 8007488:	3401      	adds	r4, #1
 800748a:	9304      	str	r3, [sp, #16]
 800748c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007490:	4824      	ldr	r0, [pc, #144]	@ (8007524 <_svfiprintf_r+0x1e8>)
 8007492:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007496:	2206      	movs	r2, #6
 8007498:	f7f8 feaa 	bl	80001f0 <memchr>
 800749c:	2800      	cmp	r0, #0
 800749e:	d036      	beq.n	800750e <_svfiprintf_r+0x1d2>
 80074a0:	4b21      	ldr	r3, [pc, #132]	@ (8007528 <_svfiprintf_r+0x1ec>)
 80074a2:	bb1b      	cbnz	r3, 80074ec <_svfiprintf_r+0x1b0>
 80074a4:	9b03      	ldr	r3, [sp, #12]
 80074a6:	3307      	adds	r3, #7
 80074a8:	f023 0307 	bic.w	r3, r3, #7
 80074ac:	3308      	adds	r3, #8
 80074ae:	9303      	str	r3, [sp, #12]
 80074b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b2:	4433      	add	r3, r6
 80074b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074b6:	e76a      	b.n	800738e <_svfiprintf_r+0x52>
 80074b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80074bc:	460c      	mov	r4, r1
 80074be:	2001      	movs	r0, #1
 80074c0:	e7a8      	b.n	8007414 <_svfiprintf_r+0xd8>
 80074c2:	2300      	movs	r3, #0
 80074c4:	3401      	adds	r4, #1
 80074c6:	9305      	str	r3, [sp, #20]
 80074c8:	4619      	mov	r1, r3
 80074ca:	f04f 0c0a 	mov.w	ip, #10
 80074ce:	4620      	mov	r0, r4
 80074d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074d4:	3a30      	subs	r2, #48	@ 0x30
 80074d6:	2a09      	cmp	r2, #9
 80074d8:	d903      	bls.n	80074e2 <_svfiprintf_r+0x1a6>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d0c6      	beq.n	800746c <_svfiprintf_r+0x130>
 80074de:	9105      	str	r1, [sp, #20]
 80074e0:	e7c4      	b.n	800746c <_svfiprintf_r+0x130>
 80074e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80074e6:	4604      	mov	r4, r0
 80074e8:	2301      	movs	r3, #1
 80074ea:	e7f0      	b.n	80074ce <_svfiprintf_r+0x192>
 80074ec:	ab03      	add	r3, sp, #12
 80074ee:	9300      	str	r3, [sp, #0]
 80074f0:	462a      	mov	r2, r5
 80074f2:	4b0e      	ldr	r3, [pc, #56]	@ (800752c <_svfiprintf_r+0x1f0>)
 80074f4:	a904      	add	r1, sp, #16
 80074f6:	4638      	mov	r0, r7
 80074f8:	f3af 8000 	nop.w
 80074fc:	1c42      	adds	r2, r0, #1
 80074fe:	4606      	mov	r6, r0
 8007500:	d1d6      	bne.n	80074b0 <_svfiprintf_r+0x174>
 8007502:	89ab      	ldrh	r3, [r5, #12]
 8007504:	065b      	lsls	r3, r3, #25
 8007506:	f53f af2d 	bmi.w	8007364 <_svfiprintf_r+0x28>
 800750a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800750c:	e72c      	b.n	8007368 <_svfiprintf_r+0x2c>
 800750e:	ab03      	add	r3, sp, #12
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	462a      	mov	r2, r5
 8007514:	4b05      	ldr	r3, [pc, #20]	@ (800752c <_svfiprintf_r+0x1f0>)
 8007516:	a904      	add	r1, sp, #16
 8007518:	4638      	mov	r0, r7
 800751a:	f000 f879 	bl	8007610 <_printf_i>
 800751e:	e7ed      	b.n	80074fc <_svfiprintf_r+0x1c0>
 8007520:	08007ac4 	.word	0x08007ac4
 8007524:	08007ace 	.word	0x08007ace
 8007528:	00000000 	.word	0x00000000
 800752c:	08007285 	.word	0x08007285
 8007530:	08007aca 	.word	0x08007aca

08007534 <_printf_common>:
 8007534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007538:	4616      	mov	r6, r2
 800753a:	4698      	mov	r8, r3
 800753c:	688a      	ldr	r2, [r1, #8]
 800753e:	690b      	ldr	r3, [r1, #16]
 8007540:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007544:	4293      	cmp	r3, r2
 8007546:	bfb8      	it	lt
 8007548:	4613      	movlt	r3, r2
 800754a:	6033      	str	r3, [r6, #0]
 800754c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007550:	4607      	mov	r7, r0
 8007552:	460c      	mov	r4, r1
 8007554:	b10a      	cbz	r2, 800755a <_printf_common+0x26>
 8007556:	3301      	adds	r3, #1
 8007558:	6033      	str	r3, [r6, #0]
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	0699      	lsls	r1, r3, #26
 800755e:	bf42      	ittt	mi
 8007560:	6833      	ldrmi	r3, [r6, #0]
 8007562:	3302      	addmi	r3, #2
 8007564:	6033      	strmi	r3, [r6, #0]
 8007566:	6825      	ldr	r5, [r4, #0]
 8007568:	f015 0506 	ands.w	r5, r5, #6
 800756c:	d106      	bne.n	800757c <_printf_common+0x48>
 800756e:	f104 0a19 	add.w	sl, r4, #25
 8007572:	68e3      	ldr	r3, [r4, #12]
 8007574:	6832      	ldr	r2, [r6, #0]
 8007576:	1a9b      	subs	r3, r3, r2
 8007578:	42ab      	cmp	r3, r5
 800757a:	dc26      	bgt.n	80075ca <_printf_common+0x96>
 800757c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007580:	6822      	ldr	r2, [r4, #0]
 8007582:	3b00      	subs	r3, #0
 8007584:	bf18      	it	ne
 8007586:	2301      	movne	r3, #1
 8007588:	0692      	lsls	r2, r2, #26
 800758a:	d42b      	bmi.n	80075e4 <_printf_common+0xb0>
 800758c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007590:	4641      	mov	r1, r8
 8007592:	4638      	mov	r0, r7
 8007594:	47c8      	blx	r9
 8007596:	3001      	adds	r0, #1
 8007598:	d01e      	beq.n	80075d8 <_printf_common+0xa4>
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	6922      	ldr	r2, [r4, #16]
 800759e:	f003 0306 	and.w	r3, r3, #6
 80075a2:	2b04      	cmp	r3, #4
 80075a4:	bf02      	ittt	eq
 80075a6:	68e5      	ldreq	r5, [r4, #12]
 80075a8:	6833      	ldreq	r3, [r6, #0]
 80075aa:	1aed      	subeq	r5, r5, r3
 80075ac:	68a3      	ldr	r3, [r4, #8]
 80075ae:	bf0c      	ite	eq
 80075b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075b4:	2500      	movne	r5, #0
 80075b6:	4293      	cmp	r3, r2
 80075b8:	bfc4      	itt	gt
 80075ba:	1a9b      	subgt	r3, r3, r2
 80075bc:	18ed      	addgt	r5, r5, r3
 80075be:	2600      	movs	r6, #0
 80075c0:	341a      	adds	r4, #26
 80075c2:	42b5      	cmp	r5, r6
 80075c4:	d11a      	bne.n	80075fc <_printf_common+0xc8>
 80075c6:	2000      	movs	r0, #0
 80075c8:	e008      	b.n	80075dc <_printf_common+0xa8>
 80075ca:	2301      	movs	r3, #1
 80075cc:	4652      	mov	r2, sl
 80075ce:	4641      	mov	r1, r8
 80075d0:	4638      	mov	r0, r7
 80075d2:	47c8      	blx	r9
 80075d4:	3001      	adds	r0, #1
 80075d6:	d103      	bne.n	80075e0 <_printf_common+0xac>
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295
 80075dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e0:	3501      	adds	r5, #1
 80075e2:	e7c6      	b.n	8007572 <_printf_common+0x3e>
 80075e4:	18e1      	adds	r1, r4, r3
 80075e6:	1c5a      	adds	r2, r3, #1
 80075e8:	2030      	movs	r0, #48	@ 0x30
 80075ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075ee:	4422      	add	r2, r4
 80075f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075f8:	3302      	adds	r3, #2
 80075fa:	e7c7      	b.n	800758c <_printf_common+0x58>
 80075fc:	2301      	movs	r3, #1
 80075fe:	4622      	mov	r2, r4
 8007600:	4641      	mov	r1, r8
 8007602:	4638      	mov	r0, r7
 8007604:	47c8      	blx	r9
 8007606:	3001      	adds	r0, #1
 8007608:	d0e6      	beq.n	80075d8 <_printf_common+0xa4>
 800760a:	3601      	adds	r6, #1
 800760c:	e7d9      	b.n	80075c2 <_printf_common+0x8e>
	...

08007610 <_printf_i>:
 8007610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007614:	7e0f      	ldrb	r7, [r1, #24]
 8007616:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007618:	2f78      	cmp	r7, #120	@ 0x78
 800761a:	4691      	mov	r9, r2
 800761c:	4680      	mov	r8, r0
 800761e:	460c      	mov	r4, r1
 8007620:	469a      	mov	sl, r3
 8007622:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007626:	d807      	bhi.n	8007638 <_printf_i+0x28>
 8007628:	2f62      	cmp	r7, #98	@ 0x62
 800762a:	d80a      	bhi.n	8007642 <_printf_i+0x32>
 800762c:	2f00      	cmp	r7, #0
 800762e:	f000 80d1 	beq.w	80077d4 <_printf_i+0x1c4>
 8007632:	2f58      	cmp	r7, #88	@ 0x58
 8007634:	f000 80b8 	beq.w	80077a8 <_printf_i+0x198>
 8007638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800763c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007640:	e03a      	b.n	80076b8 <_printf_i+0xa8>
 8007642:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007646:	2b15      	cmp	r3, #21
 8007648:	d8f6      	bhi.n	8007638 <_printf_i+0x28>
 800764a:	a101      	add	r1, pc, #4	@ (adr r1, 8007650 <_printf_i+0x40>)
 800764c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007650:	080076a9 	.word	0x080076a9
 8007654:	080076bd 	.word	0x080076bd
 8007658:	08007639 	.word	0x08007639
 800765c:	08007639 	.word	0x08007639
 8007660:	08007639 	.word	0x08007639
 8007664:	08007639 	.word	0x08007639
 8007668:	080076bd 	.word	0x080076bd
 800766c:	08007639 	.word	0x08007639
 8007670:	08007639 	.word	0x08007639
 8007674:	08007639 	.word	0x08007639
 8007678:	08007639 	.word	0x08007639
 800767c:	080077bb 	.word	0x080077bb
 8007680:	080076e7 	.word	0x080076e7
 8007684:	08007775 	.word	0x08007775
 8007688:	08007639 	.word	0x08007639
 800768c:	08007639 	.word	0x08007639
 8007690:	080077dd 	.word	0x080077dd
 8007694:	08007639 	.word	0x08007639
 8007698:	080076e7 	.word	0x080076e7
 800769c:	08007639 	.word	0x08007639
 80076a0:	08007639 	.word	0x08007639
 80076a4:	0800777d 	.word	0x0800777d
 80076a8:	6833      	ldr	r3, [r6, #0]
 80076aa:	1d1a      	adds	r2, r3, #4
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	6032      	str	r2, [r6, #0]
 80076b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076b8:	2301      	movs	r3, #1
 80076ba:	e09c      	b.n	80077f6 <_printf_i+0x1e6>
 80076bc:	6833      	ldr	r3, [r6, #0]
 80076be:	6820      	ldr	r0, [r4, #0]
 80076c0:	1d19      	adds	r1, r3, #4
 80076c2:	6031      	str	r1, [r6, #0]
 80076c4:	0606      	lsls	r6, r0, #24
 80076c6:	d501      	bpl.n	80076cc <_printf_i+0xbc>
 80076c8:	681d      	ldr	r5, [r3, #0]
 80076ca:	e003      	b.n	80076d4 <_printf_i+0xc4>
 80076cc:	0645      	lsls	r5, r0, #25
 80076ce:	d5fb      	bpl.n	80076c8 <_printf_i+0xb8>
 80076d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	da03      	bge.n	80076e0 <_printf_i+0xd0>
 80076d8:	232d      	movs	r3, #45	@ 0x2d
 80076da:	426d      	negs	r5, r5
 80076dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076e0:	4858      	ldr	r0, [pc, #352]	@ (8007844 <_printf_i+0x234>)
 80076e2:	230a      	movs	r3, #10
 80076e4:	e011      	b.n	800770a <_printf_i+0xfa>
 80076e6:	6821      	ldr	r1, [r4, #0]
 80076e8:	6833      	ldr	r3, [r6, #0]
 80076ea:	0608      	lsls	r0, r1, #24
 80076ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80076f0:	d402      	bmi.n	80076f8 <_printf_i+0xe8>
 80076f2:	0649      	lsls	r1, r1, #25
 80076f4:	bf48      	it	mi
 80076f6:	b2ad      	uxthmi	r5, r5
 80076f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80076fa:	4852      	ldr	r0, [pc, #328]	@ (8007844 <_printf_i+0x234>)
 80076fc:	6033      	str	r3, [r6, #0]
 80076fe:	bf14      	ite	ne
 8007700:	230a      	movne	r3, #10
 8007702:	2308      	moveq	r3, #8
 8007704:	2100      	movs	r1, #0
 8007706:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800770a:	6866      	ldr	r6, [r4, #4]
 800770c:	60a6      	str	r6, [r4, #8]
 800770e:	2e00      	cmp	r6, #0
 8007710:	db05      	blt.n	800771e <_printf_i+0x10e>
 8007712:	6821      	ldr	r1, [r4, #0]
 8007714:	432e      	orrs	r6, r5
 8007716:	f021 0104 	bic.w	r1, r1, #4
 800771a:	6021      	str	r1, [r4, #0]
 800771c:	d04b      	beq.n	80077b6 <_printf_i+0x1a6>
 800771e:	4616      	mov	r6, r2
 8007720:	fbb5 f1f3 	udiv	r1, r5, r3
 8007724:	fb03 5711 	mls	r7, r3, r1, r5
 8007728:	5dc7      	ldrb	r7, [r0, r7]
 800772a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800772e:	462f      	mov	r7, r5
 8007730:	42bb      	cmp	r3, r7
 8007732:	460d      	mov	r5, r1
 8007734:	d9f4      	bls.n	8007720 <_printf_i+0x110>
 8007736:	2b08      	cmp	r3, #8
 8007738:	d10b      	bne.n	8007752 <_printf_i+0x142>
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	07df      	lsls	r7, r3, #31
 800773e:	d508      	bpl.n	8007752 <_printf_i+0x142>
 8007740:	6923      	ldr	r3, [r4, #16]
 8007742:	6861      	ldr	r1, [r4, #4]
 8007744:	4299      	cmp	r1, r3
 8007746:	bfde      	ittt	le
 8007748:	2330      	movle	r3, #48	@ 0x30
 800774a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800774e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007752:	1b92      	subs	r2, r2, r6
 8007754:	6122      	str	r2, [r4, #16]
 8007756:	f8cd a000 	str.w	sl, [sp]
 800775a:	464b      	mov	r3, r9
 800775c:	aa03      	add	r2, sp, #12
 800775e:	4621      	mov	r1, r4
 8007760:	4640      	mov	r0, r8
 8007762:	f7ff fee7 	bl	8007534 <_printf_common>
 8007766:	3001      	adds	r0, #1
 8007768:	d14a      	bne.n	8007800 <_printf_i+0x1f0>
 800776a:	f04f 30ff 	mov.w	r0, #4294967295
 800776e:	b004      	add	sp, #16
 8007770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	f043 0320 	orr.w	r3, r3, #32
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	4832      	ldr	r0, [pc, #200]	@ (8007848 <_printf_i+0x238>)
 800777e:	2778      	movs	r7, #120	@ 0x78
 8007780:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	6831      	ldr	r1, [r6, #0]
 8007788:	061f      	lsls	r7, r3, #24
 800778a:	f851 5b04 	ldr.w	r5, [r1], #4
 800778e:	d402      	bmi.n	8007796 <_printf_i+0x186>
 8007790:	065f      	lsls	r7, r3, #25
 8007792:	bf48      	it	mi
 8007794:	b2ad      	uxthmi	r5, r5
 8007796:	6031      	str	r1, [r6, #0]
 8007798:	07d9      	lsls	r1, r3, #31
 800779a:	bf44      	itt	mi
 800779c:	f043 0320 	orrmi.w	r3, r3, #32
 80077a0:	6023      	strmi	r3, [r4, #0]
 80077a2:	b11d      	cbz	r5, 80077ac <_printf_i+0x19c>
 80077a4:	2310      	movs	r3, #16
 80077a6:	e7ad      	b.n	8007704 <_printf_i+0xf4>
 80077a8:	4826      	ldr	r0, [pc, #152]	@ (8007844 <_printf_i+0x234>)
 80077aa:	e7e9      	b.n	8007780 <_printf_i+0x170>
 80077ac:	6823      	ldr	r3, [r4, #0]
 80077ae:	f023 0320 	bic.w	r3, r3, #32
 80077b2:	6023      	str	r3, [r4, #0]
 80077b4:	e7f6      	b.n	80077a4 <_printf_i+0x194>
 80077b6:	4616      	mov	r6, r2
 80077b8:	e7bd      	b.n	8007736 <_printf_i+0x126>
 80077ba:	6833      	ldr	r3, [r6, #0]
 80077bc:	6825      	ldr	r5, [r4, #0]
 80077be:	6961      	ldr	r1, [r4, #20]
 80077c0:	1d18      	adds	r0, r3, #4
 80077c2:	6030      	str	r0, [r6, #0]
 80077c4:	062e      	lsls	r6, r5, #24
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	d501      	bpl.n	80077ce <_printf_i+0x1be>
 80077ca:	6019      	str	r1, [r3, #0]
 80077cc:	e002      	b.n	80077d4 <_printf_i+0x1c4>
 80077ce:	0668      	lsls	r0, r5, #25
 80077d0:	d5fb      	bpl.n	80077ca <_printf_i+0x1ba>
 80077d2:	8019      	strh	r1, [r3, #0]
 80077d4:	2300      	movs	r3, #0
 80077d6:	6123      	str	r3, [r4, #16]
 80077d8:	4616      	mov	r6, r2
 80077da:	e7bc      	b.n	8007756 <_printf_i+0x146>
 80077dc:	6833      	ldr	r3, [r6, #0]
 80077de:	1d1a      	adds	r2, r3, #4
 80077e0:	6032      	str	r2, [r6, #0]
 80077e2:	681e      	ldr	r6, [r3, #0]
 80077e4:	6862      	ldr	r2, [r4, #4]
 80077e6:	2100      	movs	r1, #0
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7f8 fd01 	bl	80001f0 <memchr>
 80077ee:	b108      	cbz	r0, 80077f4 <_printf_i+0x1e4>
 80077f0:	1b80      	subs	r0, r0, r6
 80077f2:	6060      	str	r0, [r4, #4]
 80077f4:	6863      	ldr	r3, [r4, #4]
 80077f6:	6123      	str	r3, [r4, #16]
 80077f8:	2300      	movs	r3, #0
 80077fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077fe:	e7aa      	b.n	8007756 <_printf_i+0x146>
 8007800:	6923      	ldr	r3, [r4, #16]
 8007802:	4632      	mov	r2, r6
 8007804:	4649      	mov	r1, r9
 8007806:	4640      	mov	r0, r8
 8007808:	47d0      	blx	sl
 800780a:	3001      	adds	r0, #1
 800780c:	d0ad      	beq.n	800776a <_printf_i+0x15a>
 800780e:	6823      	ldr	r3, [r4, #0]
 8007810:	079b      	lsls	r3, r3, #30
 8007812:	d413      	bmi.n	800783c <_printf_i+0x22c>
 8007814:	68e0      	ldr	r0, [r4, #12]
 8007816:	9b03      	ldr	r3, [sp, #12]
 8007818:	4298      	cmp	r0, r3
 800781a:	bfb8      	it	lt
 800781c:	4618      	movlt	r0, r3
 800781e:	e7a6      	b.n	800776e <_printf_i+0x15e>
 8007820:	2301      	movs	r3, #1
 8007822:	4632      	mov	r2, r6
 8007824:	4649      	mov	r1, r9
 8007826:	4640      	mov	r0, r8
 8007828:	47d0      	blx	sl
 800782a:	3001      	adds	r0, #1
 800782c:	d09d      	beq.n	800776a <_printf_i+0x15a>
 800782e:	3501      	adds	r5, #1
 8007830:	68e3      	ldr	r3, [r4, #12]
 8007832:	9903      	ldr	r1, [sp, #12]
 8007834:	1a5b      	subs	r3, r3, r1
 8007836:	42ab      	cmp	r3, r5
 8007838:	dcf2      	bgt.n	8007820 <_printf_i+0x210>
 800783a:	e7eb      	b.n	8007814 <_printf_i+0x204>
 800783c:	2500      	movs	r5, #0
 800783e:	f104 0619 	add.w	r6, r4, #25
 8007842:	e7f5      	b.n	8007830 <_printf_i+0x220>
 8007844:	08007ad5 	.word	0x08007ad5
 8007848:	08007ae6 	.word	0x08007ae6

0800784c <memmove>:
 800784c:	4288      	cmp	r0, r1
 800784e:	b510      	push	{r4, lr}
 8007850:	eb01 0402 	add.w	r4, r1, r2
 8007854:	d902      	bls.n	800785c <memmove+0x10>
 8007856:	4284      	cmp	r4, r0
 8007858:	4623      	mov	r3, r4
 800785a:	d807      	bhi.n	800786c <memmove+0x20>
 800785c:	1e43      	subs	r3, r0, #1
 800785e:	42a1      	cmp	r1, r4
 8007860:	d008      	beq.n	8007874 <memmove+0x28>
 8007862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007866:	f803 2f01 	strb.w	r2, [r3, #1]!
 800786a:	e7f8      	b.n	800785e <memmove+0x12>
 800786c:	4402      	add	r2, r0
 800786e:	4601      	mov	r1, r0
 8007870:	428a      	cmp	r2, r1
 8007872:	d100      	bne.n	8007876 <memmove+0x2a>
 8007874:	bd10      	pop	{r4, pc}
 8007876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800787a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800787e:	e7f7      	b.n	8007870 <memmove+0x24>

08007880 <_sbrk_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4d06      	ldr	r5, [pc, #24]	@ (800789c <_sbrk_r+0x1c>)
 8007884:	2300      	movs	r3, #0
 8007886:	4604      	mov	r4, r0
 8007888:	4608      	mov	r0, r1
 800788a:	602b      	str	r3, [r5, #0]
 800788c:	f7f9 fb0e 	bl	8000eac <_sbrk>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d102      	bne.n	800789a <_sbrk_r+0x1a>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	b103      	cbz	r3, 800789a <_sbrk_r+0x1a>
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	20005644 	.word	0x20005644

080078a0 <_realloc_r>:
 80078a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078a4:	4607      	mov	r7, r0
 80078a6:	4614      	mov	r4, r2
 80078a8:	460d      	mov	r5, r1
 80078aa:	b921      	cbnz	r1, 80078b6 <_realloc_r+0x16>
 80078ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078b0:	4611      	mov	r1, r2
 80078b2:	f7ff bc5b 	b.w	800716c <_malloc_r>
 80078b6:	b92a      	cbnz	r2, 80078c4 <_realloc_r+0x24>
 80078b8:	f7ff fbec 	bl	8007094 <_free_r>
 80078bc:	4625      	mov	r5, r4
 80078be:	4628      	mov	r0, r5
 80078c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c4:	f000 f81a 	bl	80078fc <_malloc_usable_size_r>
 80078c8:	4284      	cmp	r4, r0
 80078ca:	4606      	mov	r6, r0
 80078cc:	d802      	bhi.n	80078d4 <_realloc_r+0x34>
 80078ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078d2:	d8f4      	bhi.n	80078be <_realloc_r+0x1e>
 80078d4:	4621      	mov	r1, r4
 80078d6:	4638      	mov	r0, r7
 80078d8:	f7ff fc48 	bl	800716c <_malloc_r>
 80078dc:	4680      	mov	r8, r0
 80078de:	b908      	cbnz	r0, 80078e4 <_realloc_r+0x44>
 80078e0:	4645      	mov	r5, r8
 80078e2:	e7ec      	b.n	80078be <_realloc_r+0x1e>
 80078e4:	42b4      	cmp	r4, r6
 80078e6:	4622      	mov	r2, r4
 80078e8:	4629      	mov	r1, r5
 80078ea:	bf28      	it	cs
 80078ec:	4632      	movcs	r2, r6
 80078ee:	f7ff fbc3 	bl	8007078 <memcpy>
 80078f2:	4629      	mov	r1, r5
 80078f4:	4638      	mov	r0, r7
 80078f6:	f7ff fbcd 	bl	8007094 <_free_r>
 80078fa:	e7f1      	b.n	80078e0 <_realloc_r+0x40>

080078fc <_malloc_usable_size_r>:
 80078fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007900:	1f18      	subs	r0, r3, #4
 8007902:	2b00      	cmp	r3, #0
 8007904:	bfbc      	itt	lt
 8007906:	580b      	ldrlt	r3, [r1, r0]
 8007908:	18c0      	addlt	r0, r0, r3
 800790a:	4770      	bx	lr

0800790c <_init>:
 800790c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800790e:	bf00      	nop
 8007910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007912:	bc08      	pop	{r3}
 8007914:	469e      	mov	lr, r3
 8007916:	4770      	bx	lr

08007918 <_fini>:
 8007918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791a:	bf00      	nop
 800791c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800791e:	bc08      	pop	{r3}
 8007920:	469e      	mov	lr, r3
 8007922:	4770      	bx	lr
