Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 14:57:10 2020
| Host         : SKY-20181020ROI running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file FIR_top_control_sets_placed.rpt
| Design       : FIR_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             533 |          161 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | DAC/DAC_Din_i_1_n_0         |                        |                1 |              1 |
|  clk_IBUF_BUFG | DAC/DAC_Sync_i_1_n_0        |                        |                1 |              1 |
|  clk_IBUF_BUFG |                             | DAC/DAC_Cnt[4]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG | filter/temp_out[23]_i_1_n_0 |                        |                2 |              8 |
|  clk_IBUF_BUFG |                             | rst_IBUF               |               34 |             73 |
| ~clk_IBUF_BUFG |                             | rst_IBUF               |              126 |            455 |
+----------------+-----------------------------+------------------------+------------------+----------------+


