Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun 30 19:06:39 2020
| Host         : DESKTOP-DE0831E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ICache_timing_summary_routed.rpt -pb ICache_timing_summary_routed.pb -rpx ICache_timing_summary_routed.rpx -warn_on_violation
| Design       : ICache
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 286 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.572        0.000                      0                  972        0.160        0.000                      0                  972        3.000        0.000                       0                   430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in1               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.572        0.000                      0                  972        0.160        0.000                      0                  972        6.167        0.000                       0                   426  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 3.524ns (46.103%)  route 4.120ns (53.896%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 11.183 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.355     3.937    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.204 r  LRU[114]_i_2/O
                         net (fo=8, routed)           0.847     5.052    LRU[114]_i_2_n_0
    SLICE_X154Y141       LUT6 (Prop_lut6_I1_O)        0.105     5.157 r  LRU[34]_i_1/O
                         net (fo=1, routed)           0.000     5.157    LRU[34]_i_1_n_0
    SLICE_X154Y141       FDRE                                         r  LRU_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.377    11.183    clk
    SLICE_X154Y141       FDRE                                         r  LRU_reg[34]/C
                         clock pessimism             -0.389    10.794    
                         clock uncertainty           -0.141    10.653    
    SLICE_X154Y141       FDRE (Setup_fdre_C_D)        0.076    10.729    LRU_reg[34]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 3.524ns (46.942%)  route 3.983ns (53.058%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.184 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.355     3.937    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.204 r  LRU[114]_i_2/O
                         net (fo=8, routed)           0.711     4.915    LRU[114]_i_2_n_0
    SLICE_X152Y142       LUT6 (Prop_lut6_I1_O)        0.105     5.020 r  LRU[98]_i_1/O
                         net (fo=1, routed)           0.000     5.020    LRU[98]_i_1_n_0
    SLICE_X152Y142       FDRE                                         r  LRU_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.378    11.184    clk
    SLICE_X152Y142       FDRE                                         r  LRU_reg[98]/C
                         clock pessimism             -0.405    10.779    
                         clock uncertainty           -0.141    10.638    
    SLICE_X152Y142       FDRE (Setup_fdre_C_D)        0.076    10.714    LRU_reg[98]
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 3.524ns (47.536%)  route 3.889ns (52.464%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 11.183 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.355     3.937    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.204 r  LRU[114]_i_2/O
                         net (fo=8, routed)           0.617     4.821    LRU[114]_i_2_n_0
    SLICE_X153Y140       LUT6 (Prop_lut6_I4_O)        0.105     4.926 r  LRU[114]_i_1/O
                         net (fo=1, routed)           0.000     4.926    LRU[114]_i_1_n_0
    SLICE_X153Y140       FDRE                                         r  LRU_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.377    11.183    clk
    SLICE_X153Y140       FDRE                                         r  LRU_reg[114]/C
                         clock pessimism             -0.405    10.778    
                         clock uncertainty           -0.141    10.637    
    SLICE_X153Y140       FDRE (Setup_fdre_C_D)        0.030    10.667    LRU_reg[114]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 3.524ns (47.623%)  route 3.876ns (52.377%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 11.183 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.445     4.027    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.294 r  LRU[112]_i_2/O
                         net (fo=8, routed)           0.513     4.808    LRU[112]_i_2_n_0
    SLICE_X153Y141       LUT6 (Prop_lut6_I4_O)        0.105     4.913 r  LRU[112]_i_1/O
                         net (fo=1, routed)           0.000     4.913    LRU[112]_i_1_n_0
    SLICE_X153Y141       FDRE                                         r  LRU_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.377    11.183    clk
    SLICE_X153Y141       FDRE                                         r  LRU_reg[112]/C
                         clock pessimism             -0.405    10.778    
                         clock uncertainty           -0.141    10.637    
    SLICE_X153Y141       FDRE (Setup_fdre_C_D)        0.030    10.667    LRU_reg[112]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 3.524ns (47.622%)  route 3.876ns (52.378%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 11.183 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.351     3.933    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.200 r  LRU[113]_i_2/O
                         net (fo=8, routed)           0.608     4.808    LRU[113]_i_2_n_0
    SLICE_X153Y141       LUT6 (Prop_lut6_I1_O)        0.105     4.913 r  LRU[33]_i_1/O
                         net (fo=1, routed)           0.000     4.913    LRU[33]_i_1_n_0
    SLICE_X153Y141       FDRE                                         r  LRU_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.377    11.183    clk
    SLICE_X153Y141       FDRE                                         r  LRU_reg[33]/C
                         clock pessimism             -0.405    10.778    
                         clock uncertainty           -0.141    10.637    
    SLICE_X153Y141       FDRE (Setup_fdre_C_D)        0.032    10.669    LRU_reg[33]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 3.524ns (47.248%)  route 3.935ns (52.752%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.184 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.351     3.933    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.200 r  LRU[113]_i_2/O
                         net (fo=8, routed)           0.666     4.867    LRU[113]_i_2_n_0
    SLICE_X154Y142       LUT6 (Prop_lut6_I1_O)        0.105     4.972 r  LRU[81]_i_1/O
                         net (fo=1, routed)           0.000     4.972    LRU[81]_i_1_n_0
    SLICE_X154Y142       FDRE                                         r  LRU_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.378    11.184    clk
    SLICE_X154Y142       FDRE                                         r  LRU_reg[81]/C
                         clock pessimism             -0.389    10.795    
                         clock uncertainty           -0.141    10.654    
    SLICE_X154Y142       FDRE (Setup_fdre_C_D)        0.074    10.728    LRU_reg[81]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 3.524ns (47.377%)  route 3.914ns (52.623%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 11.183 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.445     4.027    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.294 r  LRU[112]_i_2/O
                         net (fo=8, routed)           0.552     4.846    LRU[112]_i_2_n_0
    SLICE_X154Y141       LUT6 (Prop_lut6_I1_O)        0.105     4.951 r  LRU[32]_i_1/O
                         net (fo=1, routed)           0.000     4.951    LRU[32]_i_1_n_0
    SLICE_X154Y141       FDRE                                         r  LRU_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.377    11.183    clk
    SLICE_X154Y141       FDRE                                         r  LRU_reg[32]/C
                         clock pessimism             -0.389    10.794    
                         clock uncertainty           -0.141    10.653    
    SLICE_X154Y141       FDRE (Setup_fdre_C_D)        0.072    10.725    LRU_reg[32]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 3.524ns (47.596%)  route 3.880ns (52.404%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.184 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.445     4.027    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.294 r  LRU[112]_i_2/O
                         net (fo=8, routed)           0.518     4.812    LRU[112]_i_2_n_0
    SLICE_X152Y143       LUT6 (Prop_lut6_I1_O)        0.105     4.917 r  LRU[96]_i_1/O
                         net (fo=1, routed)           0.000     4.917    LRU[96]_i_1_n_0
    SLICE_X152Y143       FDRE                                         r  LRU_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.378    11.184    clk
    SLICE_X152Y143       FDRE                                         r  LRU_reg[96]/C
                         clock pessimism             -0.405    10.779    
                         clock uncertainty           -0.141    10.638    
    SLICE_X152Y143       FDRE (Setup_fdre_C_D)        0.072    10.710    LRU_reg[96]
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                          -4.917    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 3.524ns (47.622%)  route 3.876ns (52.378%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.184 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.445     4.027    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.294 r  LRU[112]_i_2/O
                         net (fo=8, routed)           0.514     4.808    LRU[112]_i_2_n_0
    SLICE_X152Y143       LUT6 (Prop_lut6_I1_O)        0.105     4.913 r  LRU[0]_i_1/O
                         net (fo=1, routed)           0.000     4.913    LRU[0]_i_1_n_0
    SLICE_X152Y143       FDRE                                         r  LRU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.378    11.184    clk
    SLICE_X152Y143       FDRE                                         r  LRU_reg[0]/C
                         clock pessimism             -0.405    10.779    
                         clock uncertainty           -0.141    10.638    
    SLICE_X152Y143       FDRE (Setup_fdre_C_D)        0.076    10.714    LRU_reg[0]
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            LRU_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 3.524ns (47.771%)  route 3.853ns (52.229%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.184 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     1.992    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.601 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.080    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.999 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.511    -2.487    TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y50         RAMB18E1                                     r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.362 r  TagV1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.916     0.554    tlb0/douta[5]
    SLICE_X156Y126       LUT6 (Prop_lut6_I0_O)        0.105     0.659 r  tlb0/hit_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     0.659    tlb0/hit_o_OBUF_inst_i_14_n_0
    SLICE_X156Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.116 r  tlb0/hit_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.116    tlb0/hit_o_OBUF_inst_i_4_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     1.306 r  tlb0/hit_o_OBUF_inst_i_2/CO[2]
                         net (fo=5, routed)           1.001     2.307    hit_way10
    SLICE_X156Y133       LUT5 (Prop_lut5_I3_O)        0.275     2.582 f  FSM_onehot_current_state[1]_i_2/O
                         net (fo=17, routed)          1.355     3.937    FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X153Y144       LUT6 (Prop_lut6_I1_O)        0.267     4.204 r  LRU[114]_i_2/O
                         net (fo=8, routed)           0.581     4.785    LRU[114]_i_2_n_0
    SLICE_X154Y143       LUT6 (Prop_lut6_I1_O)        0.105     4.890 r  LRU[50]_i_1/O
                         net (fo=1, routed)           0.000     4.890    LRU[50]_i_1_n_0
    SLICE_X154Y143       FDRE                                         r  LRU_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    M2                                                0.000    13.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    13.333    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.781    14.115 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    15.133    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     8.280 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     9.729    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.806 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         1.378    11.184    clk
    SLICE_X154Y143       FDRE                                         r  LRU_reg[50]/C
                         clock pessimism             -0.389    10.795    
                         clock uncertainty           -0.141    10.654    
    SLICE_X154Y143       FDRE (Setup_fdre_C_D)        0.074    10.728    LRU_reg[50]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 read_from_mem_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.882%)  route 0.367ns (69.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.618    -0.664    clk
    SLICE_X148Y139       FDRE                                         r  read_from_mem_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.500 r  read_from_mem_reg[141]/Q
                         net (fo=3, routed)           0.367    -0.133    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X7Y54         RAMB18E1                                     r  Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.926    -0.399    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y54         RAMB18E1                                     r  Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.190    -0.589    
    RAMB18_X7Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296    -0.293    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 read_from_mem_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.717%)  route 0.407ns (74.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.594    -0.688    clk
    SLICE_X134Y140       FDRE                                         r  read_from_mem_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  read_from_mem_reg[90]/Q
                         net (fo=3, routed)           0.407    -0.140    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB18_X7Y53         RAMB18E1                                     r  Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.919    -0.406    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y53         RAMB18E1                                     r  Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.190    -0.596    
    RAMB18_X7Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    -0.300    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 read_from_mem_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.739%)  route 0.370ns (69.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.620    -0.662    clk
    SLICE_X146Y143       FDRE                                         r  read_from_mem_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y143       FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  read_from_mem_reg[138]/Q
                         net (fo=3, routed)           0.370    -0.128    Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X7Y57         RAMB18E1                                     r  Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.928    -0.397    Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y57         RAMB18E1                                     r  Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.190    -0.587    
    RAMB18_X7Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.291    Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 read_from_mem_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.580%)  route 0.410ns (74.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.595    -0.687    clk
    SLICE_X138Y143       FDRE                                         r  read_from_mem_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  read_from_mem_reg[94]/Q
                         net (fo=3, routed)           0.410    -0.136    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB18_X7Y53         RAMB18E1                                     r  Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.919    -0.406    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y53         RAMB18E1                                     r  Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.190    -0.596    
    RAMB18_X7Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    -0.300    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 read_from_mem_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.486%)  route 0.374ns (69.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.620    -0.662    clk
    SLICE_X144Y144       FDRE                                         r  read_from_mem_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y144       FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  read_from_mem_reg[131]/Q
                         net (fo=3, routed)           0.374    -0.124    Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X7Y57         RAMB18E1                                     r  Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.928    -0.397    Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y57         RAMB18E1                                     r  Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.190    -0.587    
    RAMB18_X7Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.291    Bank4_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 read_from_mem_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank3_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.071%)  route 0.380ns (72.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.640    -0.642    clk
    SLICE_X156Y131       FDRE                                         r  read_from_mem_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  read_from_mem_reg[125]/Q
                         net (fo=3, routed)           0.380    -0.121    Bank3_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB18_X8Y56         RAMB18E1                                     r  Bank3_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.930    -0.395    Bank3_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y56         RAMB18E1                                     r  Bank3_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.190    -0.585    
    RAMB18_X8Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    -0.289    Bank3_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 read_from_mem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.189%)  route 0.378ns (72.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.610    -0.672    clk
    SLICE_X141Y130       FDRE                                         r  read_from_mem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.531 r  read_from_mem_reg[27]/Q
                         net (fo=3, routed)           0.378    -0.153    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X7Y52         RAMB18E1                                     r  Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.919    -0.406    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y52         RAMB18E1                                     r  Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.212    -0.618    
    RAMB18_X7Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    -0.322    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 read_from_mem_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank6_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.917%)  route 0.425ns (75.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.596    -0.686    clk
    SLICE_X135Y149       FDRE                                         r  read_from_mem_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  read_from_mem_reg[206]/Q
                         net (fo=3, routed)           0.425    -0.120    Bank6_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X7Y59         RAMB18E1                                     r  Bank6_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.929    -0.396    Bank6_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y59         RAMB18E1                                     r  Bank6_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.190    -0.586    
    RAMB18_X7Y59         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296    -0.290    Bank6_way1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 read_from_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.785%)  route 0.428ns (75.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.586    -0.696    clk
    SLICE_X137Y129       FDRE                                         r  read_from_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.555 r  read_from_mem_reg[1]/Q
                         net (fo=3, routed)           0.428    -0.127    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X7Y52         RAMB18E1                                     r  Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.921    -0.404    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y52         RAMB18E1                                     r  Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.190    -0.594    
    RAMB18_X7Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.298    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 read_from_mem_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.852%)  route 0.426ns (75.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.853 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.308    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.282 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.590    -0.692    clk
    SLICE_X135Y133       FDRE                                         r  read_from_mem_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  read_from_mem_reg[75]/Q
                         net (fo=3, routed)           0.426    -0.125    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X7Y53         RAMB18E1                                     r  Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M2                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_cpu/inst/clk_in1
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_cpu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.879    clk_cpu/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.949 r  clk_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.355    clk_cpu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.326 r  clk_cpu/inst/clkout1_buf/O
                         net (fo=424, routed)         0.921    -0.404    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y53         RAMB18E1                                     r  Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.190    -0.594    
    RAMB18_X7Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.298    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_cpu/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y52    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y52    Bank0_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.333      11.163     RAMB18_X8Y53    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.333      11.163     RAMB18_X8Y53    Bank1_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y53    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y53    Bank2_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y55    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y55    Bank3_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y54    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.333      11.163     RAMB18_X7Y54    Bank4_way0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y141  LRU_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X161Y141  LRU_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y141  LRU_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y141  LRU_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X154Y141  LRU_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X153Y141  LRU_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X154Y141  LRU_reg[34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X154Y141  LRU_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y140  LRU_reg[42]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y140  LRU_reg[43]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X152Y144  LRU_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y141  LRU_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X161Y141  LRU_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y141  LRU_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X160Y141  LRU_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X159Y144  LRU_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X159Y145  LRU_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X152Y144  LRU_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X159Y145  LRU_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X159Y145  LRU_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_cpu/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1   clk_cpu/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_cpu/inst/plle2_adv_inst/CLKFBOUT



