// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="makePatches_ShadowQuilt_fromEdges_makePatches_ShadowQuilt_fromEdges,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu19p-fsvb3824-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=52312,HLS_SYN_LUT=99061,HLS_VERSION=2020_2}" *)

module makePatches_ShadowQuilt_fromEdges (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stop,
        ppl,
        leftRight,
        n_patches_i,
        n_patches_o,
        n_patches_o_ap_vld,
        GDarray_address0,
        GDarray_ce0,
        GDarray_q0,
        GDn_points_address0,
        GDn_points_ce0,
        GDn_points_q0,
        patches_superpoints_address0,
        patches_superpoints_ce0,
        patches_superpoints_we0,
        patches_superpoints_d0,
        patches_superpoints_q0,
        patches_superpoints_address1,
        patches_superpoints_ce1,
        patches_superpoints_q1
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_pp2_stage0 = 14'd32;
parameter    ap_ST_fsm_state8 = 14'd64;
parameter    ap_ST_fsm_state9 = 14'd128;
parameter    ap_ST_fsm_state10 = 14'd256;
parameter    ap_ST_fsm_state11 = 14'd512;
parameter    ap_ST_fsm_state12 = 14'd1024;
parameter    ap_ST_fsm_state13 = 14'd2048;
parameter    ap_ST_fsm_state14 = 14'd4096;
parameter    ap_ST_fsm_state15 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] stop;
input  [31:0] ppl;
input   leftRight;
input  [7:0] n_patches_i;
output  [7:0] n_patches_o;
output   n_patches_o_ap_vld;
output  [9:0] GDarray_address0;
output   GDarray_ce0;
input  [63:0] GDarray_q0;
output  [2:0] GDn_points_address0;
output   GDn_points_ce0;
input  [31:0] GDn_points_q0;
output  [11:0] patches_superpoints_address0;
output   patches_superpoints_ce0;
output   patches_superpoints_we0;
output  [63:0] patches_superpoints_d0;
input  [63:0] patches_superpoints_q0;
output  [11:0] patches_superpoints_address1;
output   patches_superpoints_ce1;
input  [63:0] patches_superpoints_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] n_patches_o;
reg n_patches_o_ap_vld;
reg GDarray_ce0;
reg[11:0] patches_superpoints_address0;
reg patches_superpoints_ce0;
reg patches_superpoints_we0;
reg[63:0] patches_superpoints_d0;
reg patches_superpoints_ce1;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten67_reg_423;
reg   [2:0] a_2_reg_434;
reg   [7:0] b_4_reg_445;
wire   [11:0] add_ln429_1_fu_573_p2;
wire    ap_CS_fsm_state2;
wire   [5:0] select_ln429_1_fu_605_p3;
wire   [0:0] icmp_ln429_fu_579_p2;
wire   [2:0] select_ln432_1_fu_669_p3;
wire   [4:0] add_ln435_fu_710_p2;
wire   [7:0] select_ln432_2_fu_722_p3;
wire   [11:0] add_ln443_1_fu_730_p2;
wire    ap_CS_fsm_state4;
wire   [5:0] select_ln443_1_fu_762_p3;
wire   [0:0] icmp_ln443_fu_736_p2;
wire   [2:0] select_ln446_1_fu_842_p3;
wire   [2:0] select_ln449_1_fu_916_p3;
wire   [2:0] add_ln452_fu_979_p2;
wire   [5:0] select_ln449_2_fu_991_p3;
wire   [7:0] select_ln446_2_fu_1005_p3;
wire   [9:0] add_ln474_1_fu_1013_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state6_pp2_stage0_iter0;
wire    ap_block_state7_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln474_fu_1019_p2;
reg   [0:0] icmp_ln474_reg_1462;
wire   [7:0] select_ln474_fu_1037_p3;
reg   [7:0] select_ln474_reg_1466;
wire   [2:0] select_ln474_1_fu_1045_p3;
reg   [2:0] select_ln474_1_reg_1471;
wire   [7:0] add_ln476_fu_1070_p2;
wire   [0:0] icmp_ln504_fu_1157_p2;
reg   [0:0] icmp_ln504_reg_1500;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln886_fu_1151_p2;
wire   [31:0] grp_fu_570_p1;
reg   [31:0] conv_i_i_reg_1504;
wire    ap_CS_fsm_state10;
wire   [31:0] grp_fu_565_p2;
reg   [31:0] dc_reg_1509;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln515_fu_1369_p2;
wire   [0:0] icmp_ln515_1_fu_1375_p2;
wire    ap_CS_fsm_state5;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state6;
reg    ap_enable_reg_pp2_iter1;
reg   [11:0] patches_parameters_V_address0;
reg    patches_parameters_V_ce0;
reg    patches_parameters_V_we0;
reg   [31:0] patches_parameters_V_d0;
wire   [31:0] patches_parameters_V_q0;
reg    patches_parameters_V_ce1;
reg    patches_parameters_V_we1;
wire   [31:0] patches_parameters_V_q1;
reg   [10:0] GDarrayDecoded_V_address0;
reg    GDarrayDecoded_V_ce0;
reg    GDarrayDecoded_V_we0;
wire   [31:0] GDarrayDecoded_V_d0;
wire   [31:0] GDarrayDecoded_V_q0;
reg   [10:0] GDarrayDecoded_V_address1;
reg    GDarrayDecoded_V_ce1;
reg    GDarrayDecoded_V_we1;
wire   [31:0] GDarrayDecoded_V_d1;
wire   [31:0] GDarrayDecoded_V_q1;
wire    grp_solveNextPatchPair_fu_537_ap_start;
wire    grp_solveNextPatchPair_fu_537_ap_done;
wire    grp_solveNextPatchPair_fu_537_ap_idle;
wire    grp_solveNextPatchPair_fu_537_ap_ready;
wire   [7:0] grp_solveNextPatchPair_fu_537_n_patches_o;
wire    grp_solveNextPatchPair_fu_537_n_patches_o_ap_vld;
wire   [2:0] grp_solveNextPatchPair_fu_537_GDn_points_address0;
wire    grp_solveNextPatchPair_fu_537_GDn_points_ce0;
wire   [11:0] grp_solveNextPatchPair_fu_537_patches_superpoints_address0;
wire    grp_solveNextPatchPair_fu_537_patches_superpoints_ce0;
wire    grp_solveNextPatchPair_fu_537_patches_superpoints_we0;
wire   [63:0] grp_solveNextPatchPair_fu_537_patches_superpoints_d0;
wire   [11:0] grp_solveNextPatchPair_fu_537_patches_superpoints_address1;
wire    grp_solveNextPatchPair_fu_537_patches_superpoints_ce1;
wire   [10:0] grp_solveNextPatchPair_fu_537_GDarrayDecoded_address0;
wire    grp_solveNextPatchPair_fu_537_GDarrayDecoded_ce0;
wire   [10:0] grp_solveNextPatchPair_fu_537_GDarrayDecoded_address1;
wire    grp_solveNextPatchPair_fu_537_GDarrayDecoded_ce1;
wire   [11:0] grp_solveNextPatchPair_fu_537_patches_parameters_address0;
wire    grp_solveNextPatchPair_fu_537_patches_parameters_ce0;
wire    grp_solveNextPatchPair_fu_537_patches_parameters_we0;
wire   [31:0] grp_solveNextPatchPair_fu_537_patches_parameters_d0;
wire   [11:0] grp_solveNextPatchPair_fu_537_patches_parameters_address1;
wire    grp_solveNextPatchPair_fu_537_patches_parameters_ce1;
wire    grp_solveNextPatchPair_fu_537_patches_parameters_we1;
wire   [31:0] grp_solveNextPatchPair_fu_537_patches_parameters_d1;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_0;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_1;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_2;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_3;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_4;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_5;
wire   [31:0] grp_solveNextPatchPair_fu_537_ap_return_6;
reg   [11:0] indvar_flatten13_reg_291;
reg   [5:0] a_reg_302;
reg   [7:0] indvar_flatten_reg_313;
reg   [2:0] b_reg_324;
reg   [4:0] c_reg_335;
reg   [11:0] indvar_flatten59_reg_346;
wire    ap_CS_fsm_state3;
reg   [5:0] a_1_reg_357;
reg   [7:0] indvar_flatten35_reg_368;
reg   [2:0] b_3_reg_379;
reg   [5:0] indvar_flatten21_reg_390;
reg   [2:0] c_3_reg_401;
reg   [2:0] d_reg_412;
reg   [2:0] ap_phi_mux_a_2_phi_fu_438_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] ap_phi_mux_z_top_max_V_125_ph_phi_fu_460_p4;
reg   [31:0] z_top_max_V_125_ph_reg_456;
wire   [31:0] select_ln506_fu_1314_p3;
wire    ap_CS_fsm_state13;
reg   [31:0] nPatchesInColumn_reg_468;
reg   [0:0] phi_ln531_reg_480;
reg   [31:0] z_top_max_V_125_reg_491;
reg   [0:0] phi_ln886_reg_502;
reg   [31:0] complementary_apexZ0_V_0_reg_513;
reg   [31:0] z_top_min_V_0_reg_525;
reg    grp_solveNextPatchPair_fu_537_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [0:0] and_ln531_1_fu_1335_p2;
wire   [63:0] zext_ln437_3_fu_705_p1;
wire   [63:0] zext_ln454_5_fu_974_p1;
wire   [63:0] zext_ln478_1_fu_1065_p1;
wire   [63:0] zext_ln478_2_fu_1104_p1;
wire   [63:0] zext_ln479_fu_1121_p1;
reg   [31:0] saved_apexZ0_fu_212;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln432_fu_591_p2;
wire   [5:0] add_ln429_fu_585_p2;
wire   [7:0] tmp_s_fu_617_p3;
wire   [7:0] zext_ln437_fu_613_p1;
wire   [0:0] icmp_ln435_fu_637_p2;
wire   [0:0] xor_ln429_fu_631_p2;
wire   [2:0] select_ln429_fu_597_p3;
wire   [0:0] and_ln429_fu_643_p2;
wire   [0:0] or_ln432_fu_655_p2;
wire   [2:0] add_ln432_fu_649_p2;
wire   [7:0] add_ln437_fu_625_p2;
wire   [7:0] zext_ln437_1_fu_677_p1;
wire   [7:0] add_ln437_1_fu_681_p2;
wire   [4:0] select_ln432_fu_661_p3;
wire   [11:0] tmp_107_cast_fu_687_p3;
wire   [11:0] zext_ln437_2_fu_695_p1;
wire   [11:0] add_ln437_2_fu_699_p2;
wire   [7:0] add_ln432_1_fu_716_p2;
wire   [0:0] icmp_ln446_fu_748_p2;
wire   [5:0] add_ln443_fu_742_p2;
wire   [7:0] tmp_44_fu_774_p3;
wire   [8:0] zext_ln454_1_fu_782_p1;
wire   [8:0] zext_ln454_fu_770_p1;
wire   [0:0] icmp_ln452_fu_798_p2;
wire   [0:0] xor_ln443_fu_792_p2;
wire   [0:0] icmp_ln449_fu_810_p2;
wire   [2:0] select_ln443_fu_754_p3;
wire   [0:0] and_ln443_1_fu_816_p2;
wire   [0:0] or_ln446_fu_828_p2;
wire   [2:0] add_ln446_fu_822_p2;
wire   [8:0] add_ln454_fu_786_p2;
wire   [8:0] zext_ln454_2_fu_850_p1;
wire   [8:0] add_ln454_1_fu_854_p2;
wire   [10:0] tmp_65_fu_860_p3;
wire   [0:0] xor_ln446_fu_872_p2;
wire   [0:0] and_ln443_fu_804_p2;
wire   [0:0] or_ln446_1_fu_878_p2;
wire   [2:0] select_ln446_fu_834_p3;
wire   [0:0] and_ln446_fu_884_p2;
wire   [0:0] or_ln449_fu_896_p2;
wire   [0:0] or_ln449_1_fu_902_p2;
wire   [2:0] add_ln449_fu_890_p2;
wire   [62:0] zext_ln449_fu_868_p1;
wire   [62:0] zext_ln454_3_fu_924_p1;
wire   [62:0] add_ln454_2_fu_928_p2;
wire   [8:0] trunc_ln454_fu_934_p1;
wire   [10:0] trunc_ln454_1_fu_946_p1;
wire   [11:0] p_shl3_cast_fu_938_p3;
wire   [11:0] p_shl4_cast_fu_950_p3;
wire   [2:0] select_ln449_fu_908_p3;
wire   [11:0] sub_ln454_fu_958_p2;
wire   [11:0] zext_ln454_4_fu_964_p1;
wire   [11:0] add_ln454_3_fu_968_p2;
wire   [5:0] add_ln449_1_fu_985_p2;
wire   [7:0] add_ln446_1_fu_999_p2;
wire   [0:0] icmp_ln476_fu_1031_p2;
wire   [2:0] add_ln474_fu_1025_p2;
wire   [6:0] trunc_ln478_fu_1053_p1;
wire   [9:0] tmp_46_fu_1057_p3;
wire   [9:0] tmp_45_fu_1076_p3;
wire   [10:0] tmp_113_cast_fu_1083_p1;
wire   [10:0] zext_ln478_fu_1087_p1;
wire   [10:0] add_ln478_fu_1090_p2;
wire   [11:0] tmp_66_fu_1096_p3;
wire   [10:0] shl_ln478_fu_1109_p2;
wire   [10:0] or_ln479_fu_1115_p2;
wire   [31:0] data_V_fu_1163_p1;
wire   [22:0] tmp_70_fu_1184_p1;
wire   [24:0] mantissa_fu_1188_p4;
wire   [7:0] tmp_69_fu_1174_p4;
wire   [8:0] zext_ln341_fu_1202_p1;
wire   [8:0] add_ln341_fu_1206_p2;
wire   [7:0] sub_ln1311_fu_1220_p2;
wire   [0:0] isNeg_fu_1212_p3;
wire  signed [8:0] sext_ln1311_fu_1226_p1;
wire   [8:0] ush_fu_1230_p3;
wire  signed [31:0] sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_1238_p1;
wire   [110:0] zext_ln15_fu_1198_p1;
wire   [110:0] sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_1242_p1;
wire   [110:0] r_V_fu_1246_p2;
wire   [0:0] tmp_fu_1258_p3;
wire   [110:0] r_V_10_fu_1252_p2;
wire   [31:0] zext_ln662_fu_1266_p1;
wire   [31:0] tmp_68_fu_1270_p4;
wire   [31:0] val_fu_1280_p3;
wire   [0:0] p_Result_s_fu_1166_p3;
wire   [31:0] result_V_6_fu_1288_p2;
wire   [31:0] select_ln59_fu_1294_p3;
wire   [31:0] add_ln69_fu_1302_p2;
wire   [0:0] icmp_ln878_fu_1308_p2;
wire   [0:0] icmp_ln531_fu_1323_p2;
wire   [0:0] and_ln531_fu_1329_p2;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 grp_solveNextPatchPair_fu_537_ap_start_reg = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_patches_parameters_V #(
    .DataWidth( 32 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
patches_parameters_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(patches_parameters_V_address0),
    .ce0(patches_parameters_V_ce0),
    .we0(patches_parameters_V_we0),
    .d0(patches_parameters_V_d0),
    .q0(patches_parameters_V_q0),
    .address1(grp_solveNextPatchPair_fu_537_patches_parameters_address1),
    .ce1(patches_parameters_V_ce1),
    .we1(patches_parameters_V_we1),
    .d1(grp_solveNextPatchPair_fu_537_patches_parameters_d1),
    .q1(patches_parameters_V_q1)
);

makePatches_ShadowQuilt_fromEdges_GDarrayDecoded_V #(
    .DataWidth( 32 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
GDarrayDecoded_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GDarrayDecoded_V_address0),
    .ce0(GDarrayDecoded_V_ce0),
    .we0(GDarrayDecoded_V_we0),
    .d0(GDarrayDecoded_V_d0),
    .q0(GDarrayDecoded_V_q0),
    .address1(GDarrayDecoded_V_address1),
    .ce1(GDarrayDecoded_V_ce1),
    .we1(GDarrayDecoded_V_we1),
    .d1(GDarrayDecoded_V_d1),
    .q1(GDarrayDecoded_V_q1)
);

makePatches_ShadowQuilt_fromEdges_solveNextPatchPair grp_solveNextPatchPair_fu_537(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_solveNextPatchPair_fu_537_ap_start),
    .ap_done(grp_solveNextPatchPair_fu_537_ap_done),
    .ap_idle(grp_solveNextPatchPair_fu_537_ap_idle),
    .ap_ready(grp_solveNextPatchPair_fu_537_ap_ready),
    .n_patches_i(n_patches_i),
    .n_patches_o(grp_solveNextPatchPair_fu_537_n_patches_o),
    .n_patches_o_ap_vld(grp_solveNextPatchPair_fu_537_n_patches_o_ap_vld),
    .GDn_points_address0(grp_solveNextPatchPair_fu_537_GDn_points_address0),
    .GDn_points_ce0(grp_solveNextPatchPair_fu_537_GDn_points_ce0),
    .GDn_points_q0(GDn_points_q0),
    .patches_superpoints_address0(grp_solveNextPatchPair_fu_537_patches_superpoints_address0),
    .patches_superpoints_ce0(grp_solveNextPatchPair_fu_537_patches_superpoints_ce0),
    .patches_superpoints_we0(grp_solveNextPatchPair_fu_537_patches_superpoints_we0),
    .patches_superpoints_d0(grp_solveNextPatchPair_fu_537_patches_superpoints_d0),
    .patches_superpoints_q0(patches_superpoints_q0),
    .patches_superpoints_address1(grp_solveNextPatchPair_fu_537_patches_superpoints_address1),
    .patches_superpoints_ce1(grp_solveNextPatchPair_fu_537_patches_superpoints_ce1),
    .patches_superpoints_q1(patches_superpoints_q1),
    .apexZ0(saved_apexZ0_fu_212),
    .ppl(ppl),
    .p_read1(nPatchesInColumn_reg_468),
    .p_read4(z_top_min_V_0_reg_525),
    .z_top_max_read(z_top_max_V_125_reg_491),
    .p_read7(complementary_apexZ0_V_0_reg_513),
    .GDarrayDecoded_address0(grp_solveNextPatchPair_fu_537_GDarrayDecoded_address0),
    .GDarrayDecoded_ce0(grp_solveNextPatchPair_fu_537_GDarrayDecoded_ce0),
    .GDarrayDecoded_q0(GDarrayDecoded_V_q0),
    .GDarrayDecoded_address1(grp_solveNextPatchPair_fu_537_GDarrayDecoded_address1),
    .GDarrayDecoded_ce1(grp_solveNextPatchPair_fu_537_GDarrayDecoded_ce1),
    .GDarrayDecoded_q1(GDarrayDecoded_V_q1),
    .patches_parameters_address0(grp_solveNextPatchPair_fu_537_patches_parameters_address0),
    .patches_parameters_ce0(grp_solveNextPatchPair_fu_537_patches_parameters_ce0),
    .patches_parameters_we0(grp_solveNextPatchPair_fu_537_patches_parameters_we0),
    .patches_parameters_d0(grp_solveNextPatchPair_fu_537_patches_parameters_d0),
    .patches_parameters_q0(patches_parameters_V_q0),
    .patches_parameters_address1(grp_solveNextPatchPair_fu_537_patches_parameters_address1),
    .patches_parameters_ce1(grp_solveNextPatchPair_fu_537_patches_parameters_ce1),
    .patches_parameters_we1(grp_solveNextPatchPair_fu_537_patches_parameters_we1),
    .patches_parameters_d1(grp_solveNextPatchPair_fu_537_patches_parameters_d1),
    .patches_parameters_q1(patches_parameters_V_q1),
    .ap_return_0(grp_solveNextPatchPair_fu_537_ap_return_0),
    .ap_return_1(grp_solveNextPatchPair_fu_537_ap_return_1),
    .ap_return_2(grp_solveNextPatchPair_fu_537_ap_return_2),
    .ap_return_3(grp_solveNextPatchPair_fu_537_ap_return_3),
    .ap_return_4(grp_solveNextPatchPair_fu_537_ap_return_4),
    .ap_return_5(grp_solveNextPatchPair_fu_537_ap_return_5),
    .ap_return_6(grp_solveNextPatchPair_fu_537_ap_return_6)
);

makePatches_ShadowQuilt_fromEdges_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_i_reg_1504),
    .din1(32'd1084227584),
    .ce(1'b1),
    .dout(grp_fu_565_p2)
);

makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_2_no_dsp_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(saved_apexZ0_fu_212),
    .ce(1'b1),
    .dout(grp_fu_570_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state6) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_solveNextPatchPair_fu_537_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & (1'd1 == and_ln531_1_fu_1335_p2))) begin
            grp_solveNextPatchPair_fu_537_ap_start_reg <= 1'b1;
        end else if ((grp_solveNextPatchPair_fu_537_ap_ready == 1'b1)) begin
            grp_solveNextPatchPair_fu_537_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_1_reg_357 <= 6'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_1_reg_357 <= select_ln443_1_fu_762_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        a_2_reg_434 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln474_reg_1462 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        a_2_reg_434 <= select_ln474_1_reg_1471;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_reg_302 <= select_ln429_1_fu_605_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        a_reg_302 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_3_reg_379 <= 3'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        b_3_reg_379 <= select_ln446_1_fu_842_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        b_4_reg_445 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln474_fu_1019_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        b_4_reg_445 <= add_ln476_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_reg_324 <= select_ln432_1_fu_669_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        b_reg_324 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_3_reg_401 <= 3'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c_3_reg_401 <= select_ln449_1_fu_916_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_reg_335 <= add_ln435_fu_710_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_reg_335 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        complementary_apexZ0_V_0_reg_513 <= 32'd0;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        complementary_apexZ0_V_0_reg_513 <= grp_solveNextPatchPair_fu_537_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        d_reg_412 <= 3'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        d_reg_412 <= add_ln452_fu_979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten13_reg_291 <= add_ln429_1_fu_573_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten13_reg_291 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten21_reg_390 <= 6'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten21_reg_390 <= select_ln449_2_fu_991_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten35_reg_368 <= 8'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten35_reg_368 <= select_ln446_2_fu_1005_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten59_reg_346 <= 12'd0;
    end else if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten59_reg_346 <= add_ln443_1_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten67_reg_423 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln474_fu_1019_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        indvar_flatten67_reg_423 <= add_ln474_1_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_313 <= select_ln432_2_fu_722_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_313 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        nPatchesInColumn_reg_468 <= 32'd0;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        nPatchesInColumn_reg_468 <= grp_solveNextPatchPair_fu_537_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        phi_ln531_reg_480 <= 1'd1;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_ln531_reg_480 <= icmp_ln515_1_fu_1375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        phi_ln886_reg_502 <= 1'd1;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_ln886_reg_502 <= icmp_ln515_fu_1369_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        saved_apexZ0_fu_212 <= 32'd22000100;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        saved_apexZ0_fu_212 <= grp_solveNextPatchPair_fu_537_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln504_reg_1500 == 1'd0))) begin
        z_top_max_V_125_ph_reg_456 <= select_ln506_fu_1314_p3;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln886_fu_1151_p2 == 1'd1) & (icmp_ln504_fu_1157_p2 == 1'd1))) begin
        z_top_max_V_125_ph_reg_456 <= 32'd50000000;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        z_top_max_V_125_reg_491 <= ap_phi_mux_z_top_max_V_125_ph_phi_fu_460_p4;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        z_top_max_V_125_reg_491 <= grp_solveNextPatchPair_fu_537_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        z_top_min_V_0_reg_525 <= 32'd4244967296;
    end else if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        z_top_min_V_0_reg_525 <= grp_solveNextPatchPair_fu_537_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_i_i_reg_1504 <= grp_fu_570_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dc_reg_1509 <= grp_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln474_reg_1462 <= icmp_ln474_fu_1019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln886_fu_1151_p2 == 1'd1))) begin
        icmp_ln504_reg_1500 <= icmp_ln504_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln474_fu_1019_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        select_ln474_1_reg_1471 <= select_ln474_1_fu_1045_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln474_fu_1019_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln474_reg_1466 <= select_ln474_fu_1037_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        GDarrayDecoded_V_address0 = zext_ln479_fu_1121_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        GDarrayDecoded_V_address0 = grp_solveNextPatchPair_fu_537_GDarrayDecoded_address0;
    end else begin
        GDarrayDecoded_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        GDarrayDecoded_V_address1 = zext_ln478_2_fu_1104_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        GDarrayDecoded_V_address1 = grp_solveNextPatchPair_fu_537_GDarrayDecoded_address1;
    end else begin
        GDarrayDecoded_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        GDarrayDecoded_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        GDarrayDecoded_V_ce0 = grp_solveNextPatchPair_fu_537_GDarrayDecoded_ce0;
    end else begin
        GDarrayDecoded_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        GDarrayDecoded_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        GDarrayDecoded_V_ce1 = grp_solveNextPatchPair_fu_537_GDarrayDecoded_ce1;
    end else begin
        GDarrayDecoded_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln474_reg_1462 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        GDarrayDecoded_V_we0 = 1'b1;
    end else begin
        GDarrayDecoded_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln474_reg_1462 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        GDarrayDecoded_V_we1 = 1'b1;
    end else begin
        GDarrayDecoded_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        GDarray_ce0 = 1'b1;
    end else begin
        GDarray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln474_fu_1019_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln886_fu_1151_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln474_reg_1462 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_a_2_phi_fu_438_p4 = select_ln474_1_reg_1471;
    end else begin
        ap_phi_mux_a_2_phi_fu_438_p4 = a_2_reg_434;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln504_reg_1500 == 1'd0))) begin
        ap_phi_mux_z_top_max_V_125_ph_phi_fu_460_p4 = select_ln506_fu_1314_p3;
    end else begin
        ap_phi_mux_z_top_max_V_125_ph_phi_fu_460_p4 = z_top_max_V_125_ph_reg_456;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln886_fu_1151_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_solveNextPatchPair_fu_537_n_patches_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        n_patches_o = grp_solveNextPatchPair_fu_537_n_patches_o;
    end else begin
        n_patches_o = n_patches_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        n_patches_o_ap_vld = grp_solveNextPatchPair_fu_537_n_patches_o_ap_vld;
    end else begin
        n_patches_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_parameters_V_address0 = zext_ln454_5_fu_974_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_parameters_V_address0 = grp_solveNextPatchPair_fu_537_patches_parameters_address0;
    end else begin
        patches_parameters_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_parameters_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_parameters_V_ce0 = grp_solveNextPatchPair_fu_537_patches_parameters_ce0;
    end else begin
        patches_parameters_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_parameters_V_ce1 = grp_solveNextPatchPair_fu_537_patches_parameters_ce1;
    end else begin
        patches_parameters_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_parameters_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_parameters_V_d0 = grp_solveNextPatchPair_fu_537_patches_parameters_d0;
    end else begin
        patches_parameters_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        patches_parameters_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_parameters_V_we0 = grp_solveNextPatchPair_fu_537_patches_parameters_we0;
    end else begin
        patches_parameters_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_parameters_V_we1 = grp_solveNextPatchPair_fu_537_patches_parameters_we1;
    end else begin
        patches_parameters_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        patches_superpoints_address0 = zext_ln437_3_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_superpoints_address0 = grp_solveNextPatchPair_fu_537_patches_superpoints_address0;
    end else begin
        patches_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        patches_superpoints_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_superpoints_ce0 = grp_solveNextPatchPair_fu_537_patches_superpoints_ce0;
    end else begin
        patches_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_superpoints_ce1 = grp_solveNextPatchPair_fu_537_patches_superpoints_ce1;
    end else begin
        patches_superpoints_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        patches_superpoints_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_superpoints_d0 = grp_solveNextPatchPair_fu_537_patches_superpoints_d0;
    end else begin
        patches_superpoints_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_superpoints_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        patches_superpoints_we0 = grp_solveNextPatchPair_fu_537_patches_superpoints_we0;
    end else begin
        patches_superpoints_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln429_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln443_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln474_fu_1019_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln474_fu_1019_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln886_fu_1151_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln886_fu_1151_p2 == 1'd1) & (icmp_ln504_fu_1157_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'd0 == and_ln531_1_fu_1335_p2) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((grp_solveNextPatchPair_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GDarrayDecoded_V_d0 = GDarray_q0[31:0];

assign GDarrayDecoded_V_d1 = {{GDarray_q0[63:32]}};

assign GDarray_address0 = zext_ln478_1_fu_1065_p1;

assign GDn_points_address0 = grp_solveNextPatchPair_fu_537_GDn_points_address0;

assign GDn_points_ce0 = grp_solveNextPatchPair_fu_537_GDn_points_ce0;

assign add_ln341_fu_1206_p2 = ($signed(zext_ln341_fu_1202_p1) + $signed(9'd385));

assign add_ln429_1_fu_573_p2 = (indvar_flatten13_reg_291 + 12'd1);

assign add_ln429_fu_585_p2 = (a_reg_302 + 6'd1);

assign add_ln432_1_fu_716_p2 = (indvar_flatten_reg_313 + 8'd1);

assign add_ln432_fu_649_p2 = (select_ln429_fu_597_p3 + 3'd1);

assign add_ln435_fu_710_p2 = (select_ln432_fu_661_p3 + 5'd1);

assign add_ln437_1_fu_681_p2 = (add_ln437_fu_625_p2 + zext_ln437_1_fu_677_p1);

assign add_ln437_2_fu_699_p2 = (tmp_107_cast_fu_687_p3 + zext_ln437_2_fu_695_p1);

assign add_ln437_fu_625_p2 = (tmp_s_fu_617_p3 + zext_ln437_fu_613_p1);

assign add_ln443_1_fu_730_p2 = (indvar_flatten59_reg_346 + 12'd1);

assign add_ln443_fu_742_p2 = (a_1_reg_357 + 6'd1);

assign add_ln446_1_fu_999_p2 = (indvar_flatten35_reg_368 + 8'd1);

assign add_ln446_fu_822_p2 = (select_ln443_fu_754_p3 + 3'd1);

assign add_ln449_1_fu_985_p2 = (indvar_flatten21_reg_390 + 6'd1);

assign add_ln449_fu_890_p2 = (select_ln446_fu_834_p3 + 3'd1);

assign add_ln452_fu_979_p2 = (select_ln449_fu_908_p3 + 3'd1);

assign add_ln454_1_fu_854_p2 = (add_ln454_fu_786_p2 + zext_ln454_2_fu_850_p1);

assign add_ln454_2_fu_928_p2 = (zext_ln449_fu_868_p1 + zext_ln454_3_fu_924_p1);

assign add_ln454_3_fu_968_p2 = (sub_ln454_fu_958_p2 + zext_ln454_4_fu_964_p1);

assign add_ln454_fu_786_p2 = (zext_ln454_1_fu_782_p1 + zext_ln454_fu_770_p1);

assign add_ln474_1_fu_1013_p2 = (indvar_flatten67_reg_423 + 10'd1);

assign add_ln474_fu_1025_p2 = (ap_phi_mux_a_2_phi_fu_438_p4 + 3'd1);

assign add_ln476_fu_1070_p2 = (select_ln474_fu_1037_p3 + 8'd1);

assign add_ln478_fu_1090_p2 = (tmp_113_cast_fu_1083_p1 + zext_ln478_fu_1087_p1);

assign add_ln69_fu_1302_p2 = (select_ln59_fu_1294_p3 + 32'd60000000);

assign and_ln429_fu_643_p2 = (xor_ln429_fu_631_p2 & icmp_ln435_fu_637_p2);

assign and_ln443_1_fu_816_p2 = (xor_ln443_fu_792_p2 & icmp_ln449_fu_810_p2);

assign and_ln443_fu_804_p2 = (xor_ln443_fu_792_p2 & icmp_ln452_fu_798_p2);

assign and_ln446_fu_884_p2 = (or_ln446_1_fu_878_p2 & and_ln443_fu_804_p2);

assign and_ln531_1_fu_1335_p2 = (phi_ln886_reg_502 & and_ln531_fu_1329_p2);

assign and_ln531_fu_1329_p2 = (phi_ln531_reg_480 & icmp_ln531_fu_1323_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state6_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign data_V_fu_1163_p1 = dc_reg_1509;

assign grp_solveNextPatchPair_fu_537_ap_start = grp_solveNextPatchPair_fu_537_ap_start_reg;

assign icmp_ln429_fu_579_p2 = ((indvar_flatten13_reg_291 == 12'd2560) ? 1'b1 : 1'b0);

assign icmp_ln432_fu_591_p2 = ((indvar_flatten_reg_313 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln435_fu_637_p2 = ((c_reg_335 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_736_p2 = ((indvar_flatten59_reg_346 == 12'd3840) ? 1'b1 : 1'b0);

assign icmp_ln446_fu_748_p2 = ((indvar_flatten35_reg_368 == 8'd120) ? 1'b1 : 1'b0);

assign icmp_ln449_fu_810_p2 = ((indvar_flatten21_reg_390 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln452_fu_798_p2 = ((d_reg_412 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln474_fu_1019_p2 = ((indvar_flatten67_reg_423 == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln476_fu_1031_p2 = ((b_4_reg_445 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln504_fu_1157_p2 = ((n_patches_i == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln515_1_fu_1375_p2 = (($signed(grp_solveNextPatchPair_fu_537_ap_return_3) < $signed(32'd15000000)) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_1369_p2 = (($signed(grp_solveNextPatchPair_fu_537_ap_return_2) > $signed(32'd4244967196)) ? 1'b1 : 1'b0);

assign icmp_ln531_fu_1323_p2 = (($signed(nPatchesInColumn_reg_468) < $signed(32'd100000000)) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1308_p2 = (($signed(add_ln69_fu_1302_p2) > $signed(32'd50000000)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1151_p2 = (($signed(saved_apexZ0_fu_212) > $signed(32'd4272967196)) ? 1'b1 : 1'b0);

assign isNeg_fu_1212_p3 = add_ln341_fu_1206_p2[32'd8];

assign mantissa_fu_1188_p4 = {{{{1'd1}, {tmp_70_fu_1184_p1}}}, {1'd0}};

assign or_ln432_fu_655_p2 = (icmp_ln432_fu_591_p2 | and_ln429_fu_643_p2);

assign or_ln446_1_fu_878_p2 = (xor_ln446_fu_872_p2 | icmp_ln446_fu_748_p2);

assign or_ln446_fu_828_p2 = (icmp_ln446_fu_748_p2 | and_ln443_1_fu_816_p2);

assign or_ln449_1_fu_902_p2 = (or_ln449_fu_896_p2 | icmp_ln446_fu_748_p2);

assign or_ln449_fu_896_p2 = (and_ln446_fu_884_p2 | and_ln443_1_fu_816_p2);

assign or_ln479_fu_1115_p2 = (shl_ln478_fu_1109_p2 | 11'd1);

assign p_Result_s_fu_1166_p3 = data_V_fu_1163_p1[32'd31];

assign p_shl3_cast_fu_938_p3 = {{trunc_ln454_fu_934_p1}, {3'd0}};

assign p_shl4_cast_fu_950_p3 = {{trunc_ln454_1_fu_946_p1}, {1'd0}};

assign patches_superpoints_address1 = grp_solveNextPatchPair_fu_537_patches_superpoints_address1;

assign r_V_10_fu_1252_p2 = zext_ln15_fu_1198_p1 << sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_1242_p1;

assign r_V_fu_1246_p2 = zext_ln15_fu_1198_p1 >> sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_1242_p1;

assign result_V_6_fu_1288_p2 = (32'd0 - val_fu_1280_p3);

assign select_ln429_1_fu_605_p3 = ((icmp_ln432_fu_591_p2[0:0] == 1'b1) ? add_ln429_fu_585_p2 : a_reg_302);

assign select_ln429_fu_597_p3 = ((icmp_ln432_fu_591_p2[0:0] == 1'b1) ? 3'd0 : b_reg_324);

assign select_ln432_1_fu_669_p3 = ((and_ln429_fu_643_p2[0:0] == 1'b1) ? add_ln432_fu_649_p2 : select_ln429_fu_597_p3);

assign select_ln432_2_fu_722_p3 = ((icmp_ln432_fu_591_p2[0:0] == 1'b1) ? 8'd1 : add_ln432_1_fu_716_p2);

assign select_ln432_fu_661_p3 = ((or_ln432_fu_655_p2[0:0] == 1'b1) ? 5'd0 : c_reg_335);

assign select_ln443_1_fu_762_p3 = ((icmp_ln446_fu_748_p2[0:0] == 1'b1) ? add_ln443_fu_742_p2 : a_1_reg_357);

assign select_ln443_fu_754_p3 = ((icmp_ln446_fu_748_p2[0:0] == 1'b1) ? 3'd0 : b_3_reg_379);

assign select_ln446_1_fu_842_p3 = ((and_ln443_1_fu_816_p2[0:0] == 1'b1) ? add_ln446_fu_822_p2 : select_ln443_fu_754_p3);

assign select_ln446_2_fu_1005_p3 = ((icmp_ln446_fu_748_p2[0:0] == 1'b1) ? 8'd1 : add_ln446_1_fu_999_p2);

assign select_ln446_fu_834_p3 = ((or_ln446_fu_828_p2[0:0] == 1'b1) ? 3'd0 : c_3_reg_401);

assign select_ln449_1_fu_916_p3 = ((and_ln446_fu_884_p2[0:0] == 1'b1) ? add_ln449_fu_890_p2 : select_ln446_fu_834_p3);

assign select_ln449_2_fu_991_p3 = ((or_ln446_fu_828_p2[0:0] == 1'b1) ? 6'd1 : add_ln449_1_fu_985_p2);

assign select_ln449_fu_908_p3 = ((or_ln449_1_fu_902_p2[0:0] == 1'b1) ? 3'd0 : d_reg_412);

assign select_ln474_1_fu_1045_p3 = ((icmp_ln476_fu_1031_p2[0:0] == 1'b1) ? add_ln474_fu_1025_p2 : ap_phi_mux_a_2_phi_fu_438_p4);

assign select_ln474_fu_1037_p3 = ((icmp_ln476_fu_1031_p2[0:0] == 1'b1) ? 8'd0 : b_4_reg_445);

assign select_ln506_fu_1314_p3 = ((icmp_ln878_fu_1308_p2[0:0] == 1'b1) ? 32'd50000000 : add_ln69_fu_1302_p2);

assign select_ln59_fu_1294_p3 = ((p_Result_s_fu_1166_p3[0:0] == 1'b1) ? result_V_6_fu_1288_p2 : val_fu_1280_p3);

assign sext_ln1311_fu_1226_p1 = $signed(sub_ln1311_fu_1220_p2);

assign sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_1242_p1 = $unsigned(sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_1238_p1);

assign sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_1238_p1 = $signed(ush_fu_1230_p3);

assign shl_ln478_fu_1109_p2 = add_ln478_fu_1090_p2 << 11'd1;

assign sub_ln1311_fu_1220_p2 = (8'd127 - tmp_69_fu_1174_p4);

assign sub_ln454_fu_958_p2 = (p_shl3_cast_fu_938_p3 - p_shl4_cast_fu_950_p3);

assign tmp_107_cast_fu_687_p3 = {{add_ln437_1_fu_681_p2}, {4'd0}};

assign tmp_113_cast_fu_1083_p1 = tmp_45_fu_1076_p3;

assign tmp_44_fu_774_p3 = {{select_ln443_1_fu_762_p3}, {2'd0}};

assign tmp_45_fu_1076_p3 = {{select_ln474_1_reg_1471}, {7'd0}};

assign tmp_46_fu_1057_p3 = {{select_ln474_1_fu_1045_p3}, {trunc_ln478_fu_1053_p1}};

assign tmp_65_fu_860_p3 = {{add_ln454_1_fu_854_p2}, {2'd0}};

assign tmp_66_fu_1096_p3 = {{add_ln478_fu_1090_p2}, {1'd0}};

assign tmp_68_fu_1270_p4 = {{r_V_10_fu_1252_p2[55:24]}};

assign tmp_69_fu_1174_p4 = {{data_V_fu_1163_p1[30:23]}};

assign tmp_70_fu_1184_p1 = data_V_fu_1163_p1[22:0];

assign tmp_fu_1258_p3 = r_V_fu_1246_p2[32'd24];

assign tmp_s_fu_617_p3 = {{select_ln429_1_fu_605_p3}, {2'd0}};

assign trunc_ln454_1_fu_946_p1 = add_ln454_2_fu_928_p2[10:0];

assign trunc_ln454_fu_934_p1 = add_ln454_2_fu_928_p2[8:0];

assign trunc_ln478_fu_1053_p1 = select_ln474_fu_1037_p3[6:0];

assign ush_fu_1230_p3 = ((isNeg_fu_1212_p3[0:0] == 1'b1) ? sext_ln1311_fu_1226_p1 : add_ln341_fu_1206_p2);

assign val_fu_1280_p3 = ((isNeg_fu_1212_p3[0:0] == 1'b1) ? zext_ln662_fu_1266_p1 : tmp_68_fu_1270_p4);

assign xor_ln429_fu_631_p2 = (icmp_ln432_fu_591_p2 ^ 1'd1);

assign xor_ln443_fu_792_p2 = (icmp_ln446_fu_748_p2 ^ 1'd1);

assign xor_ln446_fu_872_p2 = (icmp_ln449_fu_810_p2 ^ 1'd1);

assign zext_ln15_fu_1198_p1 = mantissa_fu_1188_p4;

assign zext_ln341_fu_1202_p1 = tmp_69_fu_1174_p4;

assign zext_ln437_1_fu_677_p1 = select_ln432_1_fu_669_p3;

assign zext_ln437_2_fu_695_p1 = select_ln432_fu_661_p3;

assign zext_ln437_3_fu_705_p1 = add_ln437_2_fu_699_p2;

assign zext_ln437_fu_613_p1 = select_ln429_1_fu_605_p3;

assign zext_ln449_fu_868_p1 = tmp_65_fu_860_p3;

assign zext_ln454_1_fu_782_p1 = tmp_44_fu_774_p3;

assign zext_ln454_2_fu_850_p1 = select_ln446_1_fu_842_p3;

assign zext_ln454_3_fu_924_p1 = select_ln449_1_fu_916_p3;

assign zext_ln454_4_fu_964_p1 = select_ln449_fu_908_p3;

assign zext_ln454_5_fu_974_p1 = add_ln454_3_fu_968_p2;

assign zext_ln454_fu_770_p1 = select_ln443_1_fu_762_p3;

assign zext_ln478_1_fu_1065_p1 = tmp_46_fu_1057_p3;

assign zext_ln478_2_fu_1104_p1 = tmp_66_fu_1096_p3;

assign zext_ln478_fu_1087_p1 = select_ln474_reg_1466;

assign zext_ln479_fu_1121_p1 = or_ln479_fu_1115_p2;

assign zext_ln662_fu_1266_p1 = tmp_fu_1258_p3;

endmodule //makePatches_ShadowQuilt_fromEdges
