#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct 30 18:34:47 2025
# Process ID: 3020
# Current directory: C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marti/Documents/RealTimeAudioSystemCode/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marti/Documents/RealTimeAudioSystemCode/fir.prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.dcp' for cell 'system_i/buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/system_fir_0_0.dcp' for cell 'system_i/fir_left'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/system_fir_0_1.dcp' for cell 'system_i/fir_right'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.dcp' for cell 'system_i/leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/switch'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_zybo_audio_ctrl_0_0/system_zybo_audio_ctrl_0_0.dcp' for cell 'system_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.442840 which will be rounded to 2.443 to ensure it is an integer multiple of 1 picosecond [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/switch/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/switch/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/switch/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/switch/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/constrs_1/imports/RealTimeAudioSystemCode/zybo_audio_constraints.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal BCLK cannot be placed on K18 (IOB_X0Y75) because the pad is already occupied by terminal btns_4bits_tri_i[0] possibly due to user constraint [C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/constrs_1/imports/RealTimeAudioSystemCode/zybo_audio_constraints.xdc:3]
Finished Parsing XDC File [C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.srcs/constrs_1/imports/RealTimeAudioSystemCode/zybo_audio_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 557.457 ; gain = 296.512
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 566.098 ; gain = 8.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16aa3a692

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 80 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22662f8fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 122 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a89828c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 191 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a89828c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a89828c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1012.715 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a89828c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1012.715 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ad62a59e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1012.715 ; gain = 0.000
37 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.715 ; gain = 455.258
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1012.715 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148e5a4fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1012.715 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1012.715 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17524a333

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.016 ; gain = 1.301

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 191fe2c94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 191fe2c94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648
Phase 1 Placer Initialization | Checksum: 191fe2c94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 9a3becdc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a3becdc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ee8f0438

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bbd47ee7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e460ac29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12bb2fd21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14a7a60a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 152b9c26b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 152b9c26b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.363 ; gain = 8.648
Phase 3 Detail Placement | Checksum: 152b9c26b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1021.363 ; gain = 8.648

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 205568fe9

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 205568fe9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.187. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 177f841af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523
Phase 4.1 Post Commit Optimization | Checksum: 177f841af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 177f841af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 177f841af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10de42bf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10de42bf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523
Ending Placer Task | Checksum: b0515f15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.238 ; gain = 23.523
56 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1036.418 ; gain = 0.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1042.625 ; gain = 2.137
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1042.625 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1042.625 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 601c94ac ConstDB: 0 ShapeSum: 5034ca69 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d43f0044

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.879 ; gain = 77.449

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d43f0044

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.879 ; gain = 77.449

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d43f0044

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.879 ; gain = 77.449

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d43f0044

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.879 ; gain = 77.449
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10c9ab95f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.918 ; gain = 81.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.237 | TNS=0.000  | WHS=-0.157 | THS=-30.868|

Phase 2 Router Initialization | Checksum: 17c309fe3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ce6616a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.455 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20121b87c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.455 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16eaba09a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355
Phase 4 Rip-up And Reroute | Checksum: 16eaba09a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16eaba09a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16eaba09a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355
Phase 5 Delay and Skew Optimization | Checksum: 16eaba09a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18a98b38e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.570 | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 113717bcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355
Phase 6 Post Hold Fix | Checksum: 113717bcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04716 %
  Global Horizontal Routing Utilization  = 1.36098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c578e5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c578e5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16a197fc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.570 | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16a197fc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.785 ; gain = 93.355

Routing Is Done.
69 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.785 ; gain = 96.160
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1138.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/marti/Documents/RealTimeAudioSystemCode/audio/audio.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 18:35:22 2025...
