###############################################################
#  Generated by:      Cadence Innovus 16.12-s051_1
#  OS:                Linux x86_64(Host ID ecegrid-thin6.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 16:02:18 2018
#  Design:            shabang
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix shabang_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/rollover_flag_reg/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.237
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.869
- Arrival Time                 10.090
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    0.779 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    0.779 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    0.934 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    1.936 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.064 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.072 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    3.345 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    3.345 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    3.484 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    3.484 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    3.582 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    3.583 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    3.751 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    3.754 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    3.938 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    3.938 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.036 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.037 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    4.238 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    4.242 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    4.428 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    4.429 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    4.528 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    4.529 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    4.693 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    4.694 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    4.885 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    4.886 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    4.976 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.196 |    4.976 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.487 |    5.267 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    5.279 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    5.495 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    5.496 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    5.599 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    5.600 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    5.783 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    5.786 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    6.274 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    6.276 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    6.740 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    6.742 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    6.988 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    6.988 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.714 |    7.494 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    7.504 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    7.740 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    7.745 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.038 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.041 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    8.257 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    8.257 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    8.585 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    8.591 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    8.783 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    8.785 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |    9.601 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.010 |   8.832 |    9.611 | 
     | 3/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.477 |   9.309 |   10.088 | 
     | 3/Y                                                |      | e_84/B[6]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U1 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.003 |   9.312 |   10.091 | 
     | 7/A                                                |      | e_84/B[6]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U1 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n1 | OAI21X1 | 0.133 |   9.445 |   10.224 | 
     | 7/Y                                                |      | 9                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U1 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n1 | OAI21X1 | 0.001 |   9.446 |   10.225 | 
     | 6/C                                                |      | 9                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U1 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n8 | OAI21X1 | 0.174 |   9.620 |   10.399 | 
     | 6/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U1 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n8 | OAI21X1 | 0.001 |   9.621 |   10.401 | 
     | 5/C                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U1 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | OAI21X1 | 0.105 |   9.726 |   10.506 | 
     | 5/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U8 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | OAI21X1 | 0.001 |   9.727 |   10.506 | 
     | /C                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U8 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n4 | OAI21X1 | 0.120 |   9.847 |   10.626 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U7 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n4 | NAND2X1 | 0.000 |   9.847 |   10.626 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U7 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NAND2X1 | 0.097 |   9.944 |   10.723 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | OAI21X1 | 0.001 |   9.945 |   10.724 | 
     | /C                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n8 | OAI21X1 | 0.145 |  10.090 |   10.869 | 
     | /Y                                                 |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/ro |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n8 | DFFSR   | 0.000 |  10.090 |   10.869 | 
     | llover_flag_reg/D                                  |      | 1                                                  |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -0.779 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -0.779 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -0.625 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/ro |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    0.377 | 
     | llover_flag_reg/CLK                                |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/
rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rollover_flag_reg/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.104
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                11.002
- Arrival Time                  9.775
= Slack Time                    1.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.228 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.228 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.382 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.384 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.512 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.520 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    3.793 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    3.794 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    3.933 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    3.933 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.030 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.031 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.199 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.202 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.386 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.386 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.485 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.485 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    4.687 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    4.690 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    4.877 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    4.877 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    4.977 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    4.977 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.141 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.142 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.333 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.335 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.424 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.196 |    5.424 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.487 |    5.715 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    5.727 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    5.943 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    5.944 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.047 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.048 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.232 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.234 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    6.722 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    6.724 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  v   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.447 |   5.944 |    7.171 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  v   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.945 |    7.173 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.195 |   6.140 |    7.368 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.141 |    7.368 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  v   | I0/fifo_ready                                      | OR2X1   | 0.523 |   6.664 |    7.891 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.674 |    7.901 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X1  | 0.477 |   7.151 |    8.378 | 
     | I0/USB_output/TX/Controller/U63/A                  |  v   | I0/USB_output/send_data                            | INVX1   | 0.004 |   7.155 |    8.383 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  ^   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.271 |   7.426 |    8.653 | 
     | I0/USB_output/TX/Controller/U56/A                  |  ^   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.428 |    8.656 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  v   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.096 |   7.524 |    8.752 | 
     | I0/USB_output/TX/Controller/U52/B                  |  v   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.525 |    8.753 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.386 |   7.911 |    9.139 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/B            |  ^   | I0/USB_output/TX/Tim_rst                           | OR2X1   | 0.004 |   7.916 |    9.143 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/Y            |  ^   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X1   | 0.398 |   8.313 |    9.541 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | NOR2X1  | 0.001 |   8.314 |    9.542 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | NOR2X1  | 0.217 |   8.532 |    9.759 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | INVX1   | 0.002 |   8.533 |    9.761 | 
     | /A                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | INVX1   | 0.450 |   8.984 |   10.211 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U26 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OAI22X1 | 0.005 |   8.989 |   10.216 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U26 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.188 |   9.177 |   10.404 | 
     | /Y                                                 |      | t_count[0]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U15 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.002 |   9.179 |   10.406 | 
     | /D                                                 |      | t_count[0]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U15 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n19 | OAI22X1 | 0.152 |   9.331 |   10.558 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U14 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n19 | INVX1   | 0.001 |   9.331 |   10.559 | 
     | /A                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U14 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n18 | INVX1   | 0.151 |   9.482 |   10.709 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U13 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n18 | OAI21X1 | 0.001 |   9.483 |   10.710 | 
     | /C                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U13 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n1  | OAI21X1 | 0.176 |   9.659 |   10.886 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U8/ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n1  | OAI21X1 | 0.002 |   9.660 |   10.888 | 
     | A                                                  |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U8/ |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI21X1 | 0.114 |   9.774 |   11.002 | 
     | Y                                                  |      | t_flag                                             |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rol |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | DFFSR   | 0.000 |   9.775 |   11.002 | 
     | lover_flag_reg/D                                   |      | t_flag                                             |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.228 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.228 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.073 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rol |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.071 | 
     | lover_flag_reg/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/rollover_flag_
reg/D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.233
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.873
- Arrival Time                  9.313
= Slack Time                    1.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.560 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.560 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.714 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.717 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.844 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.852 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.125 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.126 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.265 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.265 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.363 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.363 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.532 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.534 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.718 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.718 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.817 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.818 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.019 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.022 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.209 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.210 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.309 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.310 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.473 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.475 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.666 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.667 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.756 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.757 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.048 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.060 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.276 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.277 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.380 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.380 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.564 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.566 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.055 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.056 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.521 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.522 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.768 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.769 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.275 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.284 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.521 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.525 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.819 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.822 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.037 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.038 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.365 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.007 |   7.812 |    9.372 | 
     | /U47/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.207 |   8.019 |    9.579 | 
     | /U47/Y                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.002 |   8.021 |    9.581 | 
     | /U46/A                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.452 |   8.473 |   10.033 | 
     | /U46/Y                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.008 |   8.481 |   10.041 | 
     | /U17/B                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.327 |   8.808 |   10.368 | 
     | /U17/Y                                             |      | /next_count[3]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.002 |   8.809 |   10.369 | 
     | /U15/B                                             |      | /next_count[3]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.108 |   8.918 |   10.478 | 
     | /U15/Y                                             |      | /n19                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.000 |   8.918 |   10.478 | 
     | /U14/A                                             |      | /n19                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.116 |   9.034 |   10.594 | 
     | /U14/Y                                             |      | /n18                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.001 |   9.035 |   10.595 | 
     | /U13/C                                             |      | /n18                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.145 |   9.180 |   10.740 | 
     | /U13/Y                                             |      | /n1                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.002 |   9.182 |   10.742 | 
     | /U8/A                                              |      | /n1                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.131 |   9.313 |   10.873 | 
     | /U8/Y                                              |      | /next_flag                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.001 |   9.313 |   10.873 | 
     | /rollover_flag_reg/D                               |      | /next_flag                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.560 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.560 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.406 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.403 | 
     | /rollover_flag_reg/CLK                             |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[6]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[6]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.214
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.893
- Arrival Time                  9.311
= Slack Time                    1.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.581 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.581 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.736 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.738 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.866 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.874 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.147 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.148 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.286 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.286 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.384 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.385 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.553 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.556 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.740 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.740 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.838 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.839 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.040 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.044 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.230 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.231 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.331 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.331 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.495 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.496 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.687 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.689 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.778 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.778 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.069 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.081 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.297 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.298 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.401 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.402 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.585 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.588 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.076 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.078 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.542 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.544 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.790 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.790 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.296 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.306 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.543 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.547 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.840 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.843 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.059 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.060 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.387 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.393 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.585 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.587 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.403 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.010 |   8.832 |   10.413 | 
     | 3/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.477 |   9.309 |   10.890 | 
     | 3/Y                                                |      | e_84/B[6]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.003 |   9.311 |   10.893 | 
     | unt_out_reg[6]/D                                   |      | e_84/B[6]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.581 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.581 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.427 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.425 | 
     | unt_out_reg[6]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[7]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[7]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.214
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.893
- Arrival Time                  9.305
= Slack Time                    1.587
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.587 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.587 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.742 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.744 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.872 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.880 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.152 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.153 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.292 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.292 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.390 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.390 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.559 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.562 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.746 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.746 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.844 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.845 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.046 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.050 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.236 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.237 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.336 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.337 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.500 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.502 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.693 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.694 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.784 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.784 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.075 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.087 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.303 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.304 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.407 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.407 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.591 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.593 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.082 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.084 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.548 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.549 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.795 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.796 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.302 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.311 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.548 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.552 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.846 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.849 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.064 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.065 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.392 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.399 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.591 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.593 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.409 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.004 |   8.826 |   10.413 | 
     | 1/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.476 |   9.302 |   10.889 | 
     | 1/Y                                                |      | e_84/B[7]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.004 |   9.305 |   10.893 | 
     | unt_out_reg[7]/D                                   |      | e_84/B[7]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.587 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.587 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.433 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.430 | 
     | unt_out_reg[7]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[2]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.233
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.874
- Arrival Time                  9.187
= Slack Time                    1.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.687 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.687 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.842 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.844 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.972 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.980 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.252 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.253 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.392 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.392 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.490 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.490 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.659 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.662 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.846 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.846 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.944 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.945 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.146 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.150 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.336 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.337 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.436 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.437 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.600 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.602 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.793 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.794 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.884 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.884 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.175 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.187 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.403 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.404 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.507 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.507 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.691 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.693 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.182 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.184 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.648 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.649 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.895 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.896 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.402 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.411 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.648 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.652 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.946 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.949 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.164 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.165 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.492 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.499 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.691 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.693 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.509 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.018 |   8.840 |   10.527 | 
     | 1/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.346 |   9.186 |   10.873 | 
     | 1/Y                                                |      | e_84/B[2]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   9.187 |   10.874 | 
     | unt_out_reg[2]/D                                   |      | e_84/B[2]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.687 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.687 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.533 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.530 | 
     | unt_out_reg[2]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[3]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[3]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.233
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.874
- Arrival Time                  9.184
= Slack Time                    1.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.690 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.690 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.844 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.846 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.974 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.982 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.255 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.256 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.395 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.395 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.492 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.493 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.661 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.664 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.848 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.848 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.947 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.947 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.149 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.152 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.339 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.339 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.439 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.439 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.603 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.604 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.795 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.797 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.886 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.886 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.177 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.189 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.405 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.406 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.509 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.510 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.694 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.696 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.184 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.186 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.651 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.652 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.898 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.898 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.404 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.414 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.651 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.655 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.948 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.951 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.167 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.168 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.495 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.501 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.694 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.695 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.512 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.016 |   8.838 |   10.528 | 
     | 9/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.344 |   9.183 |   10.872 | 
     | 9/Y                                                |      | e_84/B[3]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   9.184 |   10.874 | 
     | unt_out_reg[3]/D                                   |      | e_84/B[3]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.690 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.690 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.535 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.533 | 
     | unt_out_reg[3]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[4]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[4]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.234
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.873
- Arrival Time                  9.180
= Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.694 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.694 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.848 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.850 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.978 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.986 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.259 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.260 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.399 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.399 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.496 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.497 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.665 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.668 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.852 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.852 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.951 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.951 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.153 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.156 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.343 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.343 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.443 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.443 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.607 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.608 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.799 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.801 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.890 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.890 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.181 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.193 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.409 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.410 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.513 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.514 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.698 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.700 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.188 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.190 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.654 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.656 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.902 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.902 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.408 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.418 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.655 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.659 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.952 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.955 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.171 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.172 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.499 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.505 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.698 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.699 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.515 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.015 |   8.837 |   10.531 | 
     | 7/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.341 |   9.179 |   10.872 | 
     | 7/Y                                                |      | e_84/B[4]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   9.180 |   10.873 | 
     | unt_out_reg[4]/D                                   |      | e_84/B[4]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.694 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.694 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.539 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.537 | 
     | unt_out_reg[4]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[1]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.234
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.872
- Arrival Time                  9.178
= Slack Time                    1.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.695 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.695 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.849 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.852 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.979 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.987 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.260 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.261 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.400 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.400 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.497 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.498 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.667 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.669 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.853 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.853 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.952 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.952 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.154 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.157 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.344 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.344 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.444 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.445 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.608 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.610 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.801 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.802 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.891 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.891 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.182 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.194 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.410 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.412 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.515 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.515 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.699 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.701 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.190 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.191 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.656 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.657 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.903 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.904 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.409 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.419 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.656 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.660 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.953 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.956 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.172 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.173 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.500 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.506 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.699 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.700 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.517 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.020 |   8.842 |   10.536 | 
     | 3/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.335 |   9.177 |   10.872 | 
     | 3/Y                                                |      | e_84/B[1]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   9.178 |   10.872 | 
     | unt_out_reg[1]/D                                   |      | e_84/B[1]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.695 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.695 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.540 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.538 | 
     | unt_out_reg[1]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[5]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[5]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.234
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.873
- Arrival Time                  9.176
= Slack Time                    1.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.697 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.697 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.852 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.854 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.982 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.990 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.263 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.263 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.402 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.402 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.500 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.501 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.669 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.672 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.856 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.856 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.954 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.955 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.156 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.160 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.346 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.347 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.446 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.447 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.611 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.612 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.803 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.804 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.894 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.894 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.185 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.197 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.413 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.414 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.517 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.518 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.701 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.704 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.192 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.194 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.658 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.660 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.906 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.906 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.412 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.422 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.658 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.663 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.956 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.959 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.175 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.175 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.503 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.509 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.701 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.703 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.519 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.013 |   8.835 |   10.532 | 
     | 5/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.340 |   9.175 |   10.872 | 
     | 5/Y                                                |      | e_84/B[5]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   9.176 |   10.873 | 
     | unt_out_reg[5]/D                                   |      | e_84/B[5]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.697 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.697 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.543 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.541 | 
     | unt_out_reg[5]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[0]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[0]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.236
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.871
- Arrival Time                  9.168
= Slack Time                    1.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.703 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.703 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.858 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.860 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.996 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.269 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.269 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.408 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.408 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.506 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.506 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.675 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.678 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.862 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.862 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.960 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.961 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.162 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.166 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.352 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.353 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.452 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.453 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.616 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.618 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.809 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.810 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.900 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.900 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.191 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.203 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.419 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.420 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.523 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.524 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.707 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.709 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.198 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.200 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.664 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.665 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.911 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.912 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.418 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.428 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.664 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.669 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    8.962 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    8.965 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.181 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.181 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.508 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.006 |   7.812 |    9.515 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U6 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | NOR2X1  | 0.193 |   8.004 |    9.707 | 
     | 0/Y                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n3 | INVX1   | 0.001 |   8.005 |    9.709 | 
     | 9/A                                                |      | 8                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | INVX1   | 0.816 |   8.822 |   10.525 | 
     | 9/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.020 |   8.842 |   10.545 | 
     | 5/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.326 |   9.167 |   10.871 | 
     | 5/Y                                                |      | e_84/B[0]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.000 |   9.168 |   10.871 | 
     | unt_out_reg[0]/D                                   |      | e_84/B[0]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.703 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.703 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.549 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.546 | 
     | unt_out_reg[0]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/USB_output/TX/Pipeline/bit_stuffer/ones_
counter/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/rollover_flag_
reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.112
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.995
- Arrival Time                  9.292
= Slack Time                    1.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.703 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.703 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.858 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.860 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    3.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    3.996 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.269 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.269 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.408 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.408 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.506 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.507 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.675 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.678 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.862 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.862 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    4.960 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    4.961 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.162 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.166 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.352 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.353 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.452 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.453 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.617 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.618 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.809 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.810 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.900 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.900 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.191 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.203 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.419 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.420 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.523 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.524 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.707 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.710 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.198 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.200 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  v   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.447 |   5.944 |    7.647 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  v   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.945 |    7.648 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.195 |   6.140 |    7.844 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.141 |    7.844 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  v   | I0/fifo_ready                                      | OR2X1   | 0.523 |   6.664 |    8.367 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.674 |    8.377 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X1  | 0.477 |   7.151 |    8.854 | 
     | I0/USB_output/TX/Controller/U63/A                  |  v   | I0/USB_output/send_data                            | INVX1   | 0.004 |   7.155 |    8.858 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  ^   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.271 |   7.426 |    9.129 | 
     | I0/USB_output/TX/Controller/U57/A                  |  ^   | I0/USB_output/TX/Controller/n28                    | NAND3X1 | 0.003 |   7.428 |    9.132 | 
     | I0/USB_output/TX/Controller/U57/Y                  |  v   | I0/USB_output/TX/Tim_en                            | NAND3X1 | 0.208 |   7.636 |    9.340 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/B         |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.002 |   7.638 |    9.341 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/Y         |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NAND2X1 | 0.267 |   7.905 |    9.608 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NOR2X1  | 0.002 |   7.907 |    9.610 | 
     | /U29/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NOR2X1  | 0.336 |   8.243 |    9.946 | 
     | /U29/Y                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.003 |   8.246 |    9.949 | 
     | /U21/A                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.287 |   8.533 |   10.236 | 
     | /U21/Y                                             |      | /n27                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.001 |   8.534 |   10.237 | 
     | /U20/C                                             |      | /n27                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.162 |   8.696 |   10.400 | 
     | /U20/Y                                             |      | /next_count[1]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI22X1 | 0.002 |   8.698 |   10.402 | 
     | /U15/D                                             |      | /next_count[1]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI22X1 | 0.149 |   8.847 |   10.551 | 
     | /U15/Y                                             |      | /n17                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | INVX1   | 0.001 |   8.848 |   10.551 | 
     | /U14/A                                             |      | /n17                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | INVX1   | 0.143 |   8.991 |   10.695 | 
     | /U14/Y                                             |      | /n16                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.001 |   8.992 |   10.696 | 
     | /U13/C                                             |      | /n16                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.156 |   9.148 |   10.852 | 
     | /U13/Y                                             |      | /n1                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | MUX2X1  | 0.001 |   9.150 |   10.853 | 
     | /U7/B                                              |      | /n1                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | MUX2X1  | 0.141 |   9.291 |   10.994 | 
     | /U7/Y                                              |      | /next_flag                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | DFFSR   | 0.001 |   9.292 |   10.995 | 
     | /rollover_flag_reg/D                               |      | /next_flag                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.703 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.703 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.549 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.547 | 
     | /rollover_flag_reg/CLK                             |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Bit_
Counter/count_out_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[2]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.149
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.958
- Arrival Time                  9.199
= Slack Time                    1.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.759 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.759 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.913 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.915 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.043 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.051 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.324 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.325 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.464 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.464 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.561 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.562 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.730 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.733 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.917 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.917 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.016 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.016 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.218 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.221 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.408 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.408 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.508 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.508 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.672 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.673 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.864 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.866 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.955 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.955 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.246 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.258 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.474 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.475 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.578 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.579 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.763 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.765 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.253 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.255 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  v   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.447 |   5.944 |    7.702 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  v   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.945 |    7.704 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.195 |   6.140 |    7.899 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.141 |    7.899 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  v   | I0/fifo_ready                                      | OR2X1   | 0.523 |   6.664 |    8.422 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.674 |    8.432 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X1  | 0.477 |   7.151 |    8.909 | 
     | I0/USB_output/TX/Controller/U63/A                  |  v   | I0/USB_output/send_data                            | INVX1   | 0.004 |   7.155 |    8.914 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  ^   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.271 |   7.426 |    9.184 | 
     | I0/USB_output/TX/Controller/U56/A                  |  ^   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.428 |    9.187 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  v   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.096 |   7.524 |    9.283 | 
     | I0/USB_output/TX/Controller/U52/B                  |  v   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.525 |    9.284 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.386 |   7.911 |    9.670 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/B            |  ^   | I0/USB_output/TX/Tim_rst                           | OR2X1   | 0.004 |   7.916 |    9.674 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/Y            |  ^   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X1   | 0.398 |   8.313 |   10.072 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | NOR2X1  | 0.001 |   8.314 |   10.073 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | NOR2X1  | 0.217 |   8.532 |   10.290 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | INVX1   | 0.002 |   8.533 |   10.292 | 
     | /A                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | INVX1   | 0.450 |   8.984 |   10.742 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U19 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OAI22X1 | 0.001 |   8.985 |   10.743 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U19 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.212 |   9.197 |   10.955 | 
     | /Y                                                 |      | t_count[2]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | DFFSR   | 0.002 |   9.199 |   10.958 | 
     | nt_out_reg[2]/D                                    |      | t_count[2]                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.759 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.759 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.604 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.602 | 
     | nt_out_reg[2]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Bit_
Counter/count_out_reg[3]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[3]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.231
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.876
- Arrival Time                  9.101
= Slack Time                    1.775
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.775 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.775 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.930 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.932 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.060 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.068 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.341 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.341 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.480 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.480 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.578 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.578 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.747 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.750 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.934 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.934 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.032 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.033 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.234 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.238 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.424 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.425 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.524 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.525 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.688 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.690 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.881 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.882 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.972 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.972 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.263 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.275 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.491 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.492 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.595 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.596 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.779 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.781 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.270 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.272 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.736 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.737 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.983 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.984 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.490 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.500 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.736 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.741 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.034 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.037 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.253 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.253 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.580 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/B            |  v   | I0/USB_output/TX/Tim_rst                           | OR2X1   | 0.004 |   7.809 |    9.585 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/Y            |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X1   | 0.268 |   8.077 |    9.852 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | NOR2X1  | 0.001 |   8.078 |    9.853 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | NOR2X1  | 0.172 |   8.250 |   10.025 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | INVX1   | 0.002 |   8.251 |   10.027 | 
     | /A                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | INVX1   | 0.504 |   8.756 |   10.531 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U17 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OAI22X1 | 0.005 |   8.760 |   10.535 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U17 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.339 |   9.099 |   10.874 | 
     | /Y                                                 |      | t_count[3]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | DFFSR   | 0.002 |   9.101 |   10.876 | 
     | nt_out_reg[3]/D                                    |      | t_count[3]                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.775 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.775 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.621 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.618 | 
     | nt_out_reg[3]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Bit_
Counter/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[1]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.232
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.875
- Arrival Time                  9.097
= Slack Time                    1.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.778 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.778 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.933 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.935 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.063 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.071 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.343 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.344 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.483 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.483 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.581 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.581 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.750 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.753 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.937 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.937 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.035 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.036 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.237 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.241 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.427 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.428 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.527 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.528 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.691 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.693 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.884 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.885 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.975 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.975 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.266 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.278 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.494 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.495 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.598 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.598 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.782 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.784 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.273 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.275 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.739 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.740 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.986 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.987 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.493 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.502 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.739 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.743 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.037 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.040 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.255 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.256 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.583 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/B            |  v   | I0/USB_output/TX/Tim_rst                           | OR2X1   | 0.004 |   7.809 |    9.588 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/Y            |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X1   | 0.268 |   8.077 |    9.855 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | NOR2X1  | 0.001 |   8.078 |    9.856 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | NOR2X1  | 0.172 |   8.250 |   10.028 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | INVX1   | 0.002 |   8.251 |   10.029 | 
     | /A                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | INVX1   | 0.504 |   8.756 |   10.534 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U23 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OAI22X1 | 0.006 |   8.762 |   10.540 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U23 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.334 |   9.096 |   10.874 | 
     | /Y                                                 |      | t_count[1]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | DFFSR   | 0.001 |   9.097 |   10.875 | 
     | nt_out_reg[1]/D                                    |      | t_count[1]                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.778 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.778 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.624 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.621 | 
     | nt_out_reg[1]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Bit_
Counter/count_out_reg[0]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/count_out_reg[0]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.232
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.875
- Arrival Time                  9.096
= Slack Time                    1.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.779 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.779 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    1.934 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    2.936 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.064 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.072 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.345 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.345 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.484 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.484 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.582 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.583 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    4.751 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    4.754 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    4.938 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    4.938 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.036 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.037 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.238 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.242 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.428 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.429 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.528 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.529 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.693 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.694 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    5.885 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    5.886 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    5.976 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    5.976 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.267 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.279 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.495 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.496 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.599 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.600 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    6.783 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    6.786 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.274 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.276 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    7.740 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    7.742 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    7.988 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    7.988 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.494 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.504 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    8.740 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    8.745 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.038 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.041 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.257 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.257 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.585 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/B            |  v   | I0/USB_output/TX/Tim_rst                           | OR2X1   | 0.004 |   7.809 |    9.589 | 
     | I0/USB_output/TX/Pipeline/TX_timer/U3/Y            |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X1   | 0.268 |   8.077 |    9.856 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | NOR2X1  | 0.001 |   8.078 |    9.857 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U47 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | NOR2X1  | 0.172 |   8.250 |   10.029 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n5  | INVX1   | 0.002 |   8.251 |   10.031 | 
     | /A                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U46 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | INVX1   | 0.504 |   8.756 |   10.535 | 
     | /Y                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U26 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OAI22X1 | 0.005 |   8.761 |   10.540 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U26 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.333 |   9.094 |   10.873 | 
     | /Y                                                 |      | t_count[0]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | DFFSR   | 0.002 |   9.096 |   10.875 | 
     | nt_out_reg[0]/D                                    |      | t_count[0]                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.779 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.779 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.625 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/cou |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.623 | 
     | nt_out_reg[0]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/
empty_flag_r_reg/CLK 
Endpoint:   I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_flag_r_reg/D (^) 
checked with  leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.223
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.883
- Arrival Time                  8.998
= Slack Time                    1.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.885 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.885 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.039 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK       |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.042 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q         |  ^   | I0/USB_output/TX/Controller/state[3]               | DFFSR   | 0.566 |   1.723 |    3.608 | 
     | I0/USB_output/TX/Controller/U105/A                 |  ^   | I0/USB_output/TX/Controller/state[3]               | INVX1   | 0.001 |   1.724 |    3.609 | 
     | I0/USB_output/TX/Controller/U105/Y                 |  v   | I0/USB_output/TX/Controller/n88                    | INVX1   | 0.229 |   1.953 |    3.838 | 
     | I0/USB_output/TX/Controller/U99/B                  |  v   | I0/USB_output/TX/Controller/n88                    | NOR2X1  | 0.000 |   1.953 |    3.838 | 
     | I0/USB_output/TX/Controller/U99/Y                  |  ^   | I0/USB_output/TX/Controller/n83                    | NOR2X1  | 0.301 |   2.254 |    4.139 | 
     | I0/USB_output/TX/Controller/U98/B                  |  ^   | I0/USB_output/TX/Controller/n83                    | NAND2X1 | 0.002 |   2.255 |    4.141 | 
     | I0/USB_output/TX/Controller/U98/Y                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND2X1 | 0.305 |   2.560 |    4.445 | 
     | I0/USB_output/TX/Controller/U94/A                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND3X1 | 0.004 |   2.564 |    4.449 | 
     | I0/USB_output/TX/Controller/U94/Y                  |  ^   | I0/USB_output/TX/select[1]                         | NAND3X1 | 0.530 |   3.094 |    4.979 | 
     | I0/USB_output/TX/Controller/U93/B                  |  ^   | I0/USB_output/TX/select[1]                         | NOR2X1  | 0.003 |   3.097 |    4.982 | 
     | I0/USB_output/TX/Controller/U93/Y                  |  v   | I0/USB_output/TX/Controller/n14                    | NOR2X1  | 0.461 |   3.559 |    5.444 | 
     | I0/USB_output/TX/Controller/U86/B                  |  v   | I0/USB_output/TX/Controller/n14                    | NAND3X1 | 0.005 |   3.563 |    5.448 | 
     | I0/USB_output/TX/Controller/U86/Y                  |  ^   | I0/USB_output/TX/Controller/n81                    | NAND3X1 | 0.273 |   3.836 |    5.721 | 
     | I0/USB_output/TX/Controller/U79/A                  |  ^   | I0/USB_output/TX/Controller/n81                    | NOR2X1  | 0.001 |   3.837 |    5.722 | 
     | I0/USB_output/TX/Controller/U79/Y                  |  v   | I0/USB_output/TX/Controller/n72                    | NOR2X1  | 0.260 |   4.097 |    5.982 | 
     | I0/USB_output/TX/Controller/U61/B                  |  v   | I0/USB_output/TX/Controller/n72                    | NAND2X1 | 0.002 |   4.099 |    5.984 | 
     | I0/USB_output/TX/Controller/U61/Y                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | NAND2X1 | 0.382 |   4.481 |    6.366 | 
     | I0/USB_output/TX/Controller/U60/A                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | INVX1   | 0.002 |   4.483 |    6.368 | 
     | I0/USB_output/TX/Controller/U60/Y                  |  v   | I0/USB_output/TX/Controller/n71                    | INVX1   | 0.170 |   4.653 |    6.538 | 
     | I0/USB_output/TX/Controller/U59/B                  |  v   | I0/USB_output/TX/Controller/n71                    | NAND2X1 | 0.001 |   4.653 |    6.538 | 
     | I0/USB_output/TX/Controller/U59/Y                  |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | NAND2X1 | 0.130 |   4.783 |    6.669 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/A   |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | BUFX2   | 0.001 |   4.784 |    6.669 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/Y   |  ^   | nis_txing                                          | BUFX2   | 0.678 |   5.462 |    7.347 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/A             |  ^   | nis_txing                                          | INVX1   | 0.066 |   5.528 |    7.413 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | INVX1   | 0.338 |   5.866 |    7.751 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/A             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | AOI21X1 | 0.002 |   5.867 |    7.753 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/Y             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | AOI21X1 | 0.185 |   6.052 |    7.937 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/B             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | NOR2X1  | 0.001 |   6.053 |    7.938 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | NOR2X1  | 0.187 |   6.240 |    8.125 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/B             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | OAI21X1 | 0.000 |   6.240 |    8.125 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/Y             |  ^   | I0/USB_output/RX/read_rcv_fifo                     | OAI21X1 | 0.179 |   6.419 |    8.305 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/A   |  ^   | I0/USB_output/RX/read_rcv_fifo                     | INVX1   | 0.001 |   6.421 |    8.306 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | INVX1   | 0.148 |   6.569 |    8.454 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | NOR2X1  | 0.000 |   6.569 |    8.454 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NOR2X1  | 0.285 |   6.854 |    8.739 | 
     |                                                    |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NAND3X1 | 0.004 |   6.858 |    8.743 | 
     | 8/C                                                |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND3X1 | 0.059 |   6.917 |    8.803 | 
     | 8/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.001 |   6.918 |    8.803 | 
     | 7/A                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.216 |   7.134 |    9.019 | 
     | 7/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND2X1 | 0.001 |   7.135 |    9.020 | 
     | 3/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n9 | NAND2X1 | 0.150 |   7.286 |    9.171 | 
     | 3/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n9 | XNOR2X1 | 0.001 |   7.287 |    9.172 | 
     | 2/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XNOR2X1 | 0.512 |   7.799 |    9.684 | 
     | 2/Y                                                |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.008 |   7.808 |    9.693 | 
     | 1/A                                                |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.387 |   8.194 |   10.080 | 
     | 1/Y                                                |      | t[2]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U20/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.003 |   8.198 |   10.083 | 
     |                                                    |      | t[2]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U20/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/gray_rp | XOR2X1  | 0.370 |   8.567 |   10.452 | 
     |                                                    |      | tr[2]                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U19/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/gray_rp | XOR2X1  | 0.003 |   8.570 |   10.455 | 
     |                                                    |      | tr[2]                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U19/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n17     | XOR2X1  | 0.217 |   8.788 |   10.673 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U18/B   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n17     | NAND2X1 | 0.001 |   8.788 |   10.673 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U18/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n3      | NAND2X1 | 0.112 |   8.900 |   10.785 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U17/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n3      | NOR2X1  | 0.001 |   8.901 |   10.786 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U17/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/N3      | NOR2X1  | 0.096 |   8.998 |   10.883 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_f |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/N3      | DFFSR   | 0.001 |   8.998 |   10.883 | 
     | lag_r_reg/D                                        |      |                                                    |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.885 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.885 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.731 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_f |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.728 | 
     | lag_r_reg/CLK                                      |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[4]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[4]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.927
= Slack Time                    1.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    1.934 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    1.934 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.089 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.091 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    3.903 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    3.910 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.315 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.316 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.509 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.509 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.192 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.205 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.694 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.285 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.142 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.159 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.539 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.545 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.318 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U814/D                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.147 |   6.531 |    8.465 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U814/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n785                    | OAI22X1 | 0.214 |   6.744 |    8.679 | 
     | I0/Ethernet_input/FIFO/MEM/U816/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n785                    | NOR2X1  | 0.001 |   6.746 |    8.680 | 
     | I0/Ethernet_input/FIFO/MEM/U816/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n799                    | NOR2X1  | 0.202 |   6.948 |    8.883 | 
     | I0/Ethernet_input/FIFO/MEM/U830/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n799                    | AOI22X1 | 0.002 |   6.951 |    8.885 | 
     | I0/Ethernet_input/FIFO/MEM/U830/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n817                    | AOI22X1 | 0.323 |   7.273 |    9.208 | 
     | I0/Ethernet_input/FIFO/MEM/U848/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n817                    | NAND2X1 | 0.009 |   7.283 |    9.217 | 
     | I0/Ethernet_input/FIFO/MEM/U848/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n818                    | NAND2X1 | 0.272 |   7.554 |    9.489 | 
     | I0/Ethernet_input/FIFO/MEM/U849/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n818                    | OAI21X1 | 0.001 |   7.556 |    9.490 | 
     | I0/Ethernet_input/FIFO/MEM/U849/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n891                    | OAI21X1 | 0.312 |   7.868 |    9.803 | 
     | I0/Ethernet_input/FIFO/MEM/U921/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n891                    | NAND2X1 | 0.006 |   7.875 |    9.809 | 
     | I0/Ethernet_input/FIFO/MEM/U921/Y                  |  ^   | I0/r_data[4]                                       | NAND2X1 | 0.408 |   8.282 |   10.217 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U12/C      |  ^   | I0/r_data[4]                                       | AOI22X1 | 0.005 |   8.287 |   10.221 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U12/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n11        | AOI22X1 | 0.151 |   8.438 |   10.372 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U10/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n11        | NAND2X1 | 0.002 |   8.440 |   10.374 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U10/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[4 | NAND2X1 | 0.202 |   8.641 |   10.576 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[4 | INVX1   | 0.000 |   8.641 |   10.576 | 
     | 22/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.152 |   8.793 |   10.728 | 
     | 22/Y                                               |      | 18                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   8.794 |   10.728 | 
     | 20/B                                               |      | 18                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.133 |   8.927 |   10.861 | 
     | 20/Y                                               |      | 33                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.000 |   8.927 |   10.862 | 
     | mp_reg_reg[4]/D                                    |      | 33                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -1.934 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -1.934 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.780 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.777 | 
     | mp_reg_reg[4]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/serial_out_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/serial_out_reg/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.857
= Slack Time                    2.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.005 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.005 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.159 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.161 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    3.973 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    3.980 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.385 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.386 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.580 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.580 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.263 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.275 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.765 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.355 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.212 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.230 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.609 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.616 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.388 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U238/D                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.147 |   6.530 |    8.535 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U238/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n213                    | OAI22X1 | 0.220 |   6.750 |    8.755 | 
     | I0/Ethernet_input/FIFO/MEM/U240/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n213                    | NOR2X1  | 0.002 |   6.752 |    8.756 | 
     | I0/Ethernet_input/FIFO/MEM/U240/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n229                    | NOR2X1  | 0.178 |   6.930 |    8.934 | 
     | I0/Ethernet_input/FIFO/MEM/U256/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n229                    | AOI22X1 | 0.002 |   6.932 |    8.936 | 
     | I0/Ethernet_input/FIFO/MEM/U256/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n249                    | AOI22X1 | 0.279 |   7.211 |    9.215 | 
     | I0/Ethernet_input/FIFO/MEM/U276/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n249                    | NAND2X1 | 0.007 |   7.218 |    9.223 | 
     | I0/Ethernet_input/FIFO/MEM/U276/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n250                    | NAND2X1 | 0.249 |   7.467 |    9.472 | 
     | I0/Ethernet_input/FIFO/MEM/U277/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n250                    | OAI21X1 | 0.001 |   7.468 |    9.473 | 
     | I0/Ethernet_input/FIFO/MEM/U277/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n323                    | OAI21X1 | 0.309 |   7.777 |    9.782 | 
     | I0/Ethernet_input/FIFO/MEM/U349/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n323                    | NAND2X1 | 0.006 |   7.783 |    9.788 | 
     | I0/Ethernet_input/FIFO/MEM/U349/Y                  |  ^   | I0/r_data[0]                                       | NAND2X1 | 0.441 |   8.224 |   10.229 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U26/C      |  ^   | I0/r_data[0]                                       | AOI22X1 | 0.005 |   8.229 |   10.234 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U26/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n19        | AOI22X1 | 0.139 |   8.368 |   10.373 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U22/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n19        | NAND2X1 | 0.002 |   8.369 |   10.374 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U22/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[0 | NAND2X1 | 0.199 |   8.569 |   10.573 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[0 | INVX1   | 0.000 |   8.569 |   10.573 | 
     | 36/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.155 |   8.723 |   10.728 | 
     | 36/Y                                               |      | 26                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   8.725 |   10.729 | 
     | 32/B                                               |      | 26                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.132 |   8.857 |   10.861 | 
     | 32/Y                                               |      | 29                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/s |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   8.857 |   10.862 | 
     | erial_out_reg/D                                    |      | 29                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.005 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.005 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.850 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/s |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.848 | 
     | erial_out_reg/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[1]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.830
= Slack Time                    2.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.032 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.032 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.186 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.188 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    4.000 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    4.007 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.412 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.413 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.607 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.607 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.290 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.302 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.792 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.382 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.239 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.257 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.636 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.643 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.415 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U402/D                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.115 |   6.499 |    8.530 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U402/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n375                    | OAI22X1 | 0.228 |   6.727 |    8.758 | 
     | I0/Ethernet_input/FIFO/MEM/U404/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n375                    | NOR2X1  | 0.002 |   6.728 |    8.760 | 
     | I0/Ethernet_input/FIFO/MEM/U404/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n389                    | NOR2X1  | 0.233 |   6.961 |    8.993 | 
     | I0/Ethernet_input/FIFO/MEM/U418/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n389                    | AOI22X1 | 0.003 |   6.964 |    8.996 | 
     | I0/Ethernet_input/FIFO/MEM/U418/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n390                    | AOI22X1 | 0.295 |   7.259 |    9.291 | 
     | I0/Ethernet_input/FIFO/MEM/U419/B                  |  v   | I0/Ethernet_input/FIFO/MEM/n390                    | NAND2X1 | 0.004 |   7.264 |    9.295 | 
     | I0/Ethernet_input/FIFO/MEM/U419/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n392                    | NAND2X1 | 0.226 |   7.490 |    9.522 | 
     | I0/Ethernet_input/FIFO/MEM/U420/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n392                    | OAI21X1 | 0.001 |   7.491 |    9.523 | 
     | I0/Ethernet_input/FIFO/MEM/U420/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n465                    | OAI21X1 | 0.334 |   7.825 |    9.856 | 
     | I0/Ethernet_input/FIFO/MEM/U492/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n465                    | NAND2X1 | 0.007 |   7.832 |    9.863 | 
     | I0/Ethernet_input/FIFO/MEM/U492/Y                  |  ^   | I0/r_data[1]                                       | NAND2X1 | 0.424 |   8.256 |   10.287 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U21/C      |  ^   | I0/r_data[1]                                       | AOI22X1 | 0.005 |   8.260 |   10.292 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U21/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n17        | AOI22X1 | 0.102 |   8.363 |   10.394 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U19/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n17        | NAND2X1 | 0.000 |   8.363 |   10.395 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U19/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[1 | NAND2X1 | 0.192 |   8.556 |   10.587 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[1 | INVX1   | 0.000 |   8.556 |   10.588 | 
     | 31/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.142 |   8.698 |   10.730 | 
     | 31/Y                                               |      | 24                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   8.699 |   10.731 | 
     | 29/B                                               |      | 24                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.130 |   8.829 |   10.861 | 
     | 29/Y                                               |      | 30                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   8.830 |   10.862 | 
     | mp_reg_reg[1]/D                                    |      | 30                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.032 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.032 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.877 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.875 | 
     | mp_reg_reg[1]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[5]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[5]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.818
= Slack Time                    2.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.043 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.043 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.198 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.200 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    4.012 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    4.019 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.424 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.425 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.619 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.619 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.302 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.314 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.803 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.394 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.251 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.269 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.648 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.655 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.427 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U974/D                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.095 |   6.479 |    8.523 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U974/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n943                    | OAI22X1 | 0.240 |   6.719 |    8.762 | 
     | I0/Ethernet_input/FIFO/MEM/U976/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n943                    | NOR2X1  | 0.002 |   6.720 |    8.764 | 
     | I0/Ethernet_input/FIFO/MEM/U976/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n957                    | NOR2X1  | 0.198 |   6.919 |    8.962 | 
     | I0/Ethernet_input/FIFO/MEM/U990/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n957                    | AOI22X1 | 0.002 |   6.921 |    8.964 | 
     | I0/Ethernet_input/FIFO/MEM/U990/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n958                    | AOI22X1 | 0.298 |   7.219 |    9.262 | 
     | I0/Ethernet_input/FIFO/MEM/U991/B                  |  v   | I0/Ethernet_input/FIFO/MEM/n958                    | NAND2X1 | 0.004 |   7.223 |    9.266 | 
     | I0/Ethernet_input/FIFO/MEM/U991/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n960                    | NAND2X1 | 0.266 |   7.488 |    9.532 | 
     | I0/Ethernet_input/FIFO/MEM/U992/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n960                    | OAI21X1 | 0.002 |   7.490 |    9.534 | 
     | I0/Ethernet_input/FIFO/MEM/U992/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n1033                   | OAI21X1 | 0.318 |   7.808 |    9.852 | 
     | I0/Ethernet_input/FIFO/MEM/U1064/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1033                   | NAND2X1 | 0.007 |   7.815 |    9.859 | 
     | I0/Ethernet_input/FIFO/MEM/U1064/Y                 |  ^   | I0/r_data[5]                                       | NAND2X1 | 0.397 |   8.212 |   10.256 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U9/C       |  ^   | I0/r_data[5]                                       | AOI22X1 | 0.004 |   8.216 |   10.260 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U9/Y       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n9         | AOI22X1 | 0.126 |   8.343 |   10.386 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U7/A       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n9         | NAND2X1 | 0.001 |   8.344 |   10.387 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U7/Y       |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[5 | NAND2X1 | 0.208 |   8.552 |   10.595 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[5 | INVX1   | 0.001 |   8.552 |   10.596 | 
     | 19/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.140 |   8.692 |   10.735 | 
     | 19/Y                                               |      | 16                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.000 |   8.692 |   10.736 | 
     | 17/B                                               |      | 16                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.126 |   8.818 |   10.861 | 
     | 17/Y                                               |      | 34                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.000 |   8.818 |   10.862 | 
     | mp_reg_reg[5]/D                                    |      | 34                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.043 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.043 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.889 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.887 | 
     | mp_reg_reg[5]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/count_out_reg[0]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[0]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.232
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.875
- Arrival Time                  8.816
= Slack Time                    2.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.059 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.059 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.214 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.216 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.344 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.352 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.625 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.626 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.764 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.764 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.862 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.863 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.031 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.034 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.218 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.218 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.316 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.317 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.518 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.522 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.708 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.709 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.809 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.809 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.973 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.974 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.165 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.167 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.256 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    6.256 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.547 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.559 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.775 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.776 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.879 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.880 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.063 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.066 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.554 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.556 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    8.020 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    8.022 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    8.268 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    8.268 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.774 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.784 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    9.021 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    9.025 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.318 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.321 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.537 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.538 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.865 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.007 |   7.812 |    9.871 | 
     | /U47/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.207 |   8.019 |   10.079 | 
     | /U47/Y                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.002 |   8.021 |   10.080 | 
     | /U46/A                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.452 |   8.473 |   10.532 | 
     | /U46/Y                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.011 |   8.483 |   10.543 | 
     | /U26/B                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.330 |   8.813 |   10.872 | 
     | /U26/Y                                             |      | /next_count[0]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.002 |   8.816 |   10.875 | 
     | /count_out_reg[0]/D                                |      | /next_count[0]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.059 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.059 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.905 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.903 | 
     | /count_out_reg[0]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/count_out_reg[3]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[3]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.232
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.875
- Arrival Time                  8.809
= Slack Time                    2.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.066 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.066 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.220 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.223 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.350 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.358 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.631 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.632 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.771 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.771 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.868 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.869 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.038 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.040 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.224 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.224 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.323 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.323 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.525 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.528 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.715 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.715 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.815 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.816 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.979 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.981 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.172 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.173 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.262 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    6.262 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.553 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.565 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.781 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.783 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.886 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.886 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.070 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.072 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.561 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.562 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    8.027 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    8.028 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    8.274 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    8.275 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.780 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.790 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    9.027 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    9.031 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.324 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.327 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.543 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.544 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.871 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.007 |   7.812 |    9.878 | 
     | /U47/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.207 |   8.019 |   10.085 | 
     | /U47/Y                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.002 |   8.021 |   10.087 | 
     | /U46/A                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.452 |   8.473 |   10.538 | 
     | /U46/Y                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.008 |   8.481 |   10.546 | 
     | /U17/B                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.327 |   8.808 |   10.873 | 
     | /U17/Y                                             |      | /next_count[3]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.001 |   8.809 |   10.875 | 
     | /count_out_reg[3]/D                                |      | /next_count[3]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.066 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.066 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.911 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.909 | 
     | /count_out_reg[3]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/count_out_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[2]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.233
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.874
- Arrival Time                  8.803
= Slack Time                    2.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.072 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.072 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.226 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.228 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.356 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.364 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.637 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.638 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.777 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.777 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.874 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.875 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.043 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.046 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.230 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.230 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.329 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.329 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.531 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.534 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.721 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.721 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.821 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.821 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.985 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.986 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.177 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.179 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.268 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    6.268 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.559 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.571 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.787 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.788 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.891 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.892 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.076 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.078 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.566 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.568 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    8.032 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    8.034 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    8.280 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    8.280 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.786 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.796 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    9.033 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    9.037 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.330 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.333 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.549 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.550 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.877 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.007 |   7.812 |    9.884 | 
     | /U47/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.207 |   8.019 |   10.091 | 
     | /U47/Y                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.002 |   8.021 |   10.092 | 
     | /U46/A                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.452 |   8.473 |   10.544 | 
     | /U46/Y                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.004 |   8.476 |   10.548 | 
     | /U19/B                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.325 |   8.801 |   10.873 | 
     | /U19/Y                                             |      | /next_count[2]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.002 |   8.803 |   10.874 | 
     | /count_out_reg[2]/D                                |      | /next_count[2]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.072 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.072 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.917 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.915 | 
     | /count_out_reg[2]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[1]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.234
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.872
- Arrival Time                  8.799
= Slack Time                    2.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.073 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.073 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.228 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.230 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.358 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.366 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.638 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.639 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.778 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.778 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    4.876 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    4.876 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.045 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.048 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.232 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.232 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.330 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.331 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.532 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.536 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.722 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.723 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.822 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.823 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    5.986 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    5.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.179 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.180 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.270 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    6.270 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.561 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.573 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.789 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.790 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    6.893 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    6.893 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.077 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.079 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.568 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.570 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.464 |   5.961 |    8.034 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  ^   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.962 |    8.035 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.246 |   6.208 |    8.281 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.209 |    8.282 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  ^   | I0/fifo_ready                                      | OR2X1   | 0.506 |   6.715 |    8.788 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.724 |    8.797 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X1  | 0.237 |   6.961 |    9.034 | 
     | I0/USB_output/TX/Controller/U63/A                  |  ^   | I0/USB_output/send_data                            | INVX1   | 0.004 |   6.965 |    9.038 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  v   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.293 |   7.259 |    9.332 | 
     | I0/USB_output/TX/Controller/U56/A                  |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.003 |   7.262 |    9.335 | 
     | I0/USB_output/TX/Controller/U56/Y                  |  ^   | I0/USB_output/TX/Controller/n67                    | NAND2X1 | 0.216 |   7.477 |    9.550 | 
     | I0/USB_output/TX/Controller/U52/B                  |  ^   | I0/USB_output/TX/Controller/n67                    | OAI21X1 | 0.001 |   7.478 |    9.551 | 
     | I0/USB_output/TX/Controller/U52/Y                  |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.327 |   7.805 |    9.878 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_rst                           | NOR2X1  | 0.007 |   7.812 |    9.885 | 
     | /U47/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.207 |   8.019 |   10.093 | 
     | /U47/Y                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.002 |   8.021 |   10.094 | 
     | /U46/A                                             |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX1   | 0.452 |   8.473 |   10.546 | 
     | /U46/Y                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.012 |   8.484 |   10.557 | 
     | /U23/B                                             |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI22X1 | 0.313 |   8.798 |   10.871 | 
     | /U23/Y                                             |      | /next_count[1]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.002 |   8.799 |   10.872 | 
     | /count_out_reg[1]/D                                |      | /next_count[1]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.073 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.073 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.919 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.916 | 
     | /count_out_reg[1]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[3]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[3]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.783
= Slack Time                    2.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.078 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.078 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.233 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.235 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    4.047 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    4.054 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.459 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.460 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.653 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.653 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.336 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.349 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.838 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.428 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.286 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.303 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.683 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.689 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.462 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U688/D                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.109 |   6.493 |    8.571 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U688/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n659                    | OAI22X1 | 0.220 |   6.713 |    8.791 | 
     | I0/Ethernet_input/FIFO/MEM/U690/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n659                    | NOR2X1  | 0.002 |   6.714 |    8.792 | 
     | I0/Ethernet_input/FIFO/MEM/U690/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n673                    | NOR2X1  | 0.216 |   6.930 |    9.008 | 
     | I0/Ethernet_input/FIFO/MEM/U704/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n673                    | AOI22X1 | 0.003 |   6.932 |    9.010 | 
     | I0/Ethernet_input/FIFO/MEM/U704/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n674                    | AOI22X1 | 0.268 |   7.200 |    9.278 | 
     | I0/Ethernet_input/FIFO/MEM/U705/B                  |  v   | I0/Ethernet_input/FIFO/MEM/n674                    | NAND2X1 | 0.003 |   7.203 |    9.281 | 
     | I0/Ethernet_input/FIFO/MEM/U705/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n676                    | NAND2X1 | 0.251 |   7.454 |    9.532 | 
     | I0/Ethernet_input/FIFO/MEM/U706/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n676                    | OAI21X1 | 0.002 |   7.456 |    9.534 | 
     | I0/Ethernet_input/FIFO/MEM/U706/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n749                    | OAI21X1 | 0.332 |   7.787 |    9.866 | 
     | I0/Ethernet_input/FIFO/MEM/U778/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n749                    | NAND2X1 | 0.006 |   7.794 |    9.872 | 
     | I0/Ethernet_input/FIFO/MEM/U778/Y                  |  ^   | I0/r_data[3]                                       | NAND2X1 | 0.416 |   8.210 |   10.288 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U15/C      |  ^   | I0/r_data[3]                                       | AOI22X1 | 0.005 |   8.215 |   10.293 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U15/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n13        | AOI22X1 | 0.103 |   8.318 |   10.396 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U13/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n13        | NAND2X1 | 0.000 |   8.319 |   10.397 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U13/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[3 | NAND2X1 | 0.193 |   8.511 |   10.590 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[3 | INVX1   | 0.000 |   8.511 |   10.590 | 
     | 25/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.139 |   8.650 |   10.728 | 
     | 25/Y                                               |      | 20                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.000 |   8.650 |   10.728 | 
     | 23/B                                               |      | 20                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.133 |   8.783 |   10.861 | 
     | 23/Y                                               |      | 32                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   8.783 |   10.862 | 
     | mp_reg_reg[3]/D                                    |      | 32                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.078 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.078 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.924 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.921 | 
     | mp_reg_reg[3]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[2]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.782
= Slack Time                    2.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.080 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.080 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.234 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.237 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    4.049 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    4.055 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.461 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.462 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.655 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.655 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.338 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.351 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.840 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.430 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.287 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.305 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.684 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.691 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.464 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U528/D                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.147 |   6.531 |    8.611 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U528/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n501                    | OAI22X1 | 0.209 |   6.740 |    8.820 | 
     | I0/Ethernet_input/FIFO/MEM/U530/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n501                    | NOR2X1  | 0.001 |   6.742 |    8.821 | 
     | I0/Ethernet_input/FIFO/MEM/U530/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n515                    | NOR2X1  | 0.212 |   6.953 |    9.033 | 
     | I0/Ethernet_input/FIFO/MEM/U544/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n515                    | AOI22X1 | 0.003 |   6.956 |    9.036 | 
     | I0/Ethernet_input/FIFO/MEM/U544/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n533                    | AOI22X1 | 0.284 |   7.240 |    9.320 | 
     | I0/Ethernet_input/FIFO/MEM/U562/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n533                    | NAND2X1 | 0.008 |   7.248 |    9.328 | 
     | I0/Ethernet_input/FIFO/MEM/U562/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n534                    | NAND2X1 | 0.253 |   7.501 |    9.581 | 
     | I0/Ethernet_input/FIFO/MEM/U563/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n534                    | OAI21X1 | 0.002 |   7.503 |    9.582 | 
     | I0/Ethernet_input/FIFO/MEM/U563/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n607                    | OAI21X1 | 0.307 |   7.810 |    9.889 | 
     | I0/Ethernet_input/FIFO/MEM/U635/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n607                    | NAND2X1 | 0.006 |   7.816 |    9.896 | 
     | I0/Ethernet_input/FIFO/MEM/U635/Y                  |  ^   | I0/r_data[2]                                       | NAND2X1 | 0.389 |   8.205 |   10.285 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U18/C      |  ^   | I0/r_data[2]                                       | AOI22X1 | 0.005 |   8.210 |   10.290 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U18/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n15        | AOI22X1 | 0.104 |   8.314 |   10.394 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U16/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n15        | NAND2X1 | 0.001 |   8.314 |   10.394 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U16/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[2 | NAND2X1 | 0.188 |   8.502 |   10.582 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[2 | INVX1   | 0.000 |   8.502 |   10.582 | 
     | 28/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.142 |   8.644 |   10.724 | 
     | 28/Y                                               |      | 22                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   8.645 |   10.725 | 
     | 26/B                                               |      | 22                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.136 |   8.781 |   10.861 | 
     | 26/Y                                               |      | 31                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   8.782 |   10.862 | 
     | mp_reg_reg[2]/D                                    |      | 31                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.080 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.080 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.925 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.923 | 
     | mp_reg_reg[2]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[6]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[6]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.244
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.781
= Slack Time                    2.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.081 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.081 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.236 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.238 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    4.050 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    4.057 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.462 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.463 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.656 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.656 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.339 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.352 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.841 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.432 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.289 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.306 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.686 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.692 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.465 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U1117/D                 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.116 |   6.499 |    8.581 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U1117/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1085                   | OAI22X1 | 0.192 |   6.691 |    8.773 | 
     | I0/Ethernet_input/FIFO/MEM/U1119/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1085                   | NOR2X1  | 0.001 |   6.693 |    8.774 | 
     | I0/Ethernet_input/FIFO/MEM/U1119/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1099                   | NOR2X1  | 0.226 |   6.919 |    9.000 | 
     | I0/Ethernet_input/FIFO/MEM/U1133/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1099                   | AOI22X1 | 0.004 |   6.923 |    9.004 | 
     | I0/Ethernet_input/FIFO/MEM/U1133/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1100                   | AOI22X1 | 0.262 |   7.185 |    9.266 | 
     | I0/Ethernet_input/FIFO/MEM/U1134/B                 |  v   | I0/Ethernet_input/FIFO/MEM/n1100                   | NAND2X1 | 0.003 |   7.188 |    9.270 | 
     | I0/Ethernet_input/FIFO/MEM/U1134/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1102                   | NAND2X1 | 0.240 |   7.429 |    9.510 | 
     | I0/Ethernet_input/FIFO/MEM/U1135/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1102                   | OAI21X1 | 0.002 |   7.430 |    9.511 | 
     | I0/Ethernet_input/FIFO/MEM/U1135/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1175                   | OAI21X1 | 0.320 |   7.750 |    9.832 | 
     | I0/Ethernet_input/FIFO/MEM/U1207/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1175                   | NAND2X1 | 0.007 |   7.757 |    9.838 | 
     | I0/Ethernet_input/FIFO/MEM/U1207/Y                 |  ^   | I0/r_data[6]                                       | NAND2X1 | 0.395 |   8.152 |   10.233 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U6/C       |  ^   | I0/r_data[6]                                       | AOI22X1 | 0.004 |   8.156 |   10.238 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U6/Y       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n7         | AOI22X1 | 0.154 |   8.310 |   10.391 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U4/A       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n7         | NAND2X1 | 0.002 |   8.312 |   10.393 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U4/Y       |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[6 | NAND2X1 | 0.207 |   8.519 |   10.600 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[6 | INVX1   | 0.000 |   8.520 |   10.601 | 
     | 16/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.140 |   8.660 |   10.741 | 
     | 16/Y                                               |      | 14                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.000 |   8.660 |   10.741 | 
     | 14/B                                               |      | 14                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.121 |   8.781 |   10.862 | 
     | 14/Y                                               |      | 35                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.000 |   8.781 |   10.862 | 
     | mp_reg_reg[6]/D                                    |      | 35                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.081 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.081 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -1.927 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -0.924 | 
     | mp_reg_reg[6]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[7]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[7]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.245
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.862
- Arrival Time                  8.662
= Slack Time                    2.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.199 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.199 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.354 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.356 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | DFFSR   | 0.812 |   1.969 |    4.168 | 
     | I0/Ethernet_input/FIFO/MEM/U185/A                  |  ^   | I0/Ethernet_input/FIFO/r_count[1]                  | NOR2X1  | 0.007 |   1.976 |    4.175 | 
     | I0/Ethernet_input/FIFO/MEM/U185/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NOR2X1  | 0.405 |   2.381 |    4.580 | 
     | I0/Ethernet_input/FIFO/MEM/U186/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n177                    | NAND2X1 | 0.001 |   2.382 |    4.581 | 
     | I0/Ethernet_input/FIFO/MEM/U186/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | NAND2X1 | 0.193 |   2.575 |    4.774 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/n2341                   | INVX1   | 0.000 |   2.575 |    4.774 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC63_n2341/Y        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX1   | 0.683 |   3.258 |    5.457 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/A        |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN64_n2341          | INVX8   | 0.013 |   3.271 |    5.470 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC65_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | INVX8   | 0.489 |   3.760 |    5.959 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN66_n2341          | BUFX2   | 0.590 |   4.350 |    6.550 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC66_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.857 |   5.208 |    7.407 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/A        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN67_n2341          | BUFX2   | 0.017 |   5.225 |    7.424 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC67_n2341/Y        |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX2   | 0.379 |   5.605 |    7.804 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN68_n2341          | BUFX4   | 0.007 |   5.611 |    7.810 | 
     | 1/A                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC124_FE_OFN68_n234 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | BUFX4   | 0.773 |   6.384 |    8.583 | 
     | 1/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U1273/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN125_FE_OFN68_n234 | OAI22X1 | 0.179 |   6.563 |    8.762 | 
     |                                                    |      | 1                                                  |         |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/U1273/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2261                   | OAI22X1 | 0.115 |   6.678 |    8.877 | 
     | I0/Ethernet_input/FIFO/MEM/U1274/B                 |  v   | I0/Ethernet_input/FIFO/MEM/n2261                   | NOR2X1  | 0.001 |   6.678 |    8.878 | 
     | I0/Ethernet_input/FIFO/MEM/U1274/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2272                   | NOR2X1  | 0.169 |   6.848 |    9.047 | 
     | I0/Ethernet_input/FIFO/MEM/U1284/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2272                   | AOI22X1 | 0.001 |   6.849 |    9.048 | 
     | I0/Ethernet_input/FIFO/MEM/U1284/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2274                   | AOI22X1 | 0.192 |   7.041 |    9.240 | 
     | I0/Ethernet_input/FIFO/MEM/U1285/B                 |  v   | I0/Ethernet_input/FIFO/MEM/n2274                   | NAND2X1 | 0.001 |   7.042 |    9.241 | 
     | I0/Ethernet_input/FIFO/MEM/U1285/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2276                   | NAND2X1 | 0.195 |   7.237 |    9.437 | 
     | I0/Ethernet_input/FIFO/MEM/U1286/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2276                   | OAI21X1 | 0.001 |   7.239 |    9.438 | 
     | I0/Ethernet_input/FIFO/MEM/U1286/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2365                   | OAI21X1 | 0.318 |   7.556 |    9.755 | 
     | I0/Ethernet_input/FIFO/MEM/U1358/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2365                   | NAND2X1 | 0.006 |   7.562 |    9.762 | 
     | I0/Ethernet_input/FIFO/MEM/U1358/Y                 |  ^   | I0/r_data[7]                                       | NAND2X1 | 0.468 |   8.030 |   10.229 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U3/C       |  ^   | I0/r_data[7]                                       | AOI22X1 | 0.006 |   8.036 |   10.235 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U3/Y       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n1         | AOI22X1 | 0.140 |   8.176 |   10.375 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U1/A       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n1         | NAND2X1 | 0.002 |   8.177 |   10.377 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U1/Y       |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[7 | NAND2X1 | 0.203 |   8.380 |   10.580 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[7 | INVX1   | 0.000 |   8.381 |   10.580 | 
     | 13/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX1   | 0.149 |   8.529 |   10.729 | 
     | 13/Y                                               |      | 10                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   8.530 |   10.730 | 
     | 11/B                                               |      | 10                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.131 |   8.662 |   10.861 | 
     | 11/Y                                               |      | 36                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   8.662 |   10.862 | 
     | mp_reg_reg[7]/D                                    |      | 36                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.199 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.199 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.045 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.042 | 
     | mp_reg_reg[7]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/USB_output/TX/Pipeline/bit_stuffer/ones_
counter/count_out_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[2]/
D (v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.129
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.977
- Arrival Time                  8.739
= Slack Time                    2.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.238 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.238 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.393 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.395 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.523 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.531 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.803 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.804 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.943 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.943 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    5.041 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    5.041 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.210 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.213 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.397 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.397 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.495 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.496 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.697 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.701 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.887 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.888 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.987 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    6.151 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    6.153 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.344 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.345 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.435 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    6.435 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.726 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.738 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.954 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.955 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    7.058 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    7.058 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.242 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.244 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.733 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.735 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  v   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.447 |   5.944 |    8.182 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  v   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.945 |    8.183 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.195 |   6.140 |    8.379 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.141 |    8.379 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  v   | I0/fifo_ready                                      | OR2X1   | 0.523 |   6.664 |    8.902 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.674 |    8.912 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X1  | 0.477 |   7.151 |    9.389 | 
     | I0/USB_output/TX/Controller/U63/A                  |  v   | I0/USB_output/send_data                            | INVX1   | 0.004 |   7.155 |    9.393 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  ^   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.271 |   7.426 |    9.664 | 
     | I0/USB_output/TX/Controller/U57/A                  |  ^   | I0/USB_output/TX/Controller/n28                    | NAND3X1 | 0.003 |   7.428 |    9.667 | 
     | I0/USB_output/TX/Controller/U57/Y                  |  v   | I0/USB_output/TX/Tim_en                            | NAND3X1 | 0.208 |   7.636 |    9.874 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/B         |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.002 |   7.638 |    9.876 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/Y         |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NAND2X1 | 0.267 |   7.905 |   10.143 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NOR2X1  | 0.002 |   7.907 |   10.145 | 
     | /U29/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NOR2X1  | 0.336 |   8.243 |   10.481 | 
     | /U29/Y                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.002 |   8.245 |   10.483 | 
     | /U18/A                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.305 |   8.550 |   10.788 | 
     | /U18/Y                                             |      | /n21                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.001 |   8.551 |   10.789 | 
     | /U17/C                                             |      | /n21                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.186 |   8.737 |   10.975 | 
     | /U17/Y                                             |      | /next_count[2]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | DFFSR   | 0.002 |   8.739 |   10.977 | 
     | /count_out_reg[2]/D                                |      | /next_count[2]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.238 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.238 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.084 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.081 | 
     | /count_out_reg[2]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/USB_output/TX/Pipeline/bit_stuffer/ones_
counter/count_out_reg[0]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[0]/
D (v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.134
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.973
- Arrival Time                  8.729
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.245 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.245 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.399 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.401 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.529 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.537 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.810 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.811 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.950 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.950 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    5.047 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    5.048 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.216 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.219 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.403 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.403 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.502 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.502 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.704 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.707 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.894 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.894 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    5.994 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    5.994 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    6.158 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    6.159 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.350 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.352 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.441 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.196 |    6.441 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.487 |    6.732 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.744 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.960 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.961 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    7.064 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    7.065 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.249 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.251 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.739 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.741 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  v   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.447 |   5.944 |    8.188 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  v   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.945 |    8.190 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.195 |   6.140 |    8.385 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.141 |    8.386 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  v   | I0/fifo_ready                                      | OR2X1   | 0.523 |   6.664 |    8.909 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.674 |    8.918 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X1  | 0.477 |   7.151 |    9.395 | 
     | I0/USB_output/TX/Controller/U63/A                  |  v   | I0/USB_output/send_data                            | INVX1   | 0.004 |   7.155 |    9.400 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  ^   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.271 |   7.426 |    9.670 | 
     | I0/USB_output/TX/Controller/U57/A                  |  ^   | I0/USB_output/TX/Controller/n28                    | NAND3X1 | 0.003 |   7.428 |    9.673 | 
     | I0/USB_output/TX/Controller/U57/Y                  |  v   | I0/USB_output/TX/Tim_en                            | NAND3X1 | 0.208 |   7.636 |    9.881 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/B         |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.002 |   7.638 |    9.883 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/Y         |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NAND2X1 | 0.267 |   7.905 |   10.150 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | INVX1   | 0.002 |   7.907 |   10.151 | 
     | /U27/A                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | INVX1   | 0.362 |   8.269 |   10.514 | 
     | /U27/Y                                             |      | /n14                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.005 |   8.273 |   10.518 | 
     | /U26/A                                             |      | /n14                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.283 |   8.557 |   10.801 | 
     | /U26/Y                                             |      | /n31                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.001 |   8.558 |   10.802 | 
     | /U25/C                                             |      | /n31                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.168 |   8.726 |   10.971 | 
     | /U25/Y                                             |      | /next_count[0]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | DFFSR   | 0.003 |   8.729 |   10.973 | 
     | /count_out_reg[0]/D                                |      | /next_count[0]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.245 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.245 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.090 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.088 | 
     | /count_out_reg[0]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/USB_output/TX/Pipeline/bit_stuffer/ones_
counter/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[1]/
D (v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.126
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.981
- Arrival Time                  8.698
= Slack Time                    2.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.283 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.283 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.437 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.439 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | DFFSR   | 1.128 |   2.284 |    4.567 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/A             |  v   | I0/Ethernet_input/FIFO/w_count[1]                  | INVX2   | 0.008 |   2.292 |    4.575 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U12/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | INVX2   | 0.273 |   2.565 |    4.848 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/A             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n12               | AOI21X1 | 0.001 |   2.566 |    4.849 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U24/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | AOI21X1 | 0.139 |   2.705 |    4.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/A             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n24               | INVX2   | 0.000 |   2.705 |    4.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U10/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | INVX2   | 0.098 |   2.803 |    5.085 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n10               | OAI21X1 | 0.001 |   2.803 |    5.086 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U23/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.169 |   2.972 |    5.254 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | OAI21X1 | 0.003 |   2.974 |    5.257 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U22/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | OAI21X1 | 0.184 |   3.158 |    5.441 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n22               | INVX2   | 0.000 |   3.158 |    5.441 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U8/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | INVX2   | 0.099 |   3.257 |    5.540 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n8                | AOI21X1 | 0.001 |   3.258 |    5.540 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U21/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.201 |   3.459 |    5.742 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n19               | AOI21X1 | 0.003 |   3.462 |    5.745 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U20/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | AOI21X1 | 0.187 |   3.649 |    5.932 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n20               | INVX2   | 0.001 |   3.650 |    5.932 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U7/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | INVX2   | 0.099 |   3.749 |    6.032 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n7                | OAI21X1 | 0.001 |   3.750 |    6.032 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U19/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.164 |   3.913 |    6.196 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/B             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n17               | OAI21X1 | 0.001 |   3.915 |    6.197 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U18/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | OAI21X1 | 0.191 |   4.106 |    6.388 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/A              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n18               | INVX2   | 0.001 |   4.107 |    6.390 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U5/Y              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | INVX2   | 0.089 |   4.196 |    6.479 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/C             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n5                | AOI21X1 | 0.000 |   4.197 |    6.479 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U17/Y             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.291 |   4.488 |    6.770 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/B             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n15               | AOI21X1 | 0.012 |   4.500 |    6.782 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U16/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | AOI21X1 | 0.216 |   4.716 |    6.998 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/A              |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n16               | INVX2   | 0.001 |   4.717 |    6.999 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U4/Y              |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | INVX2   | 0.103 |   4.820 |    7.102 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/C             |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/n4                | OAI21X1 | 0.001 |   4.820 |    7.103 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U15/Y             |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | OAI21X1 | 0.184 |   5.004 |    7.287 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[6]          | FAX1    | 0.002 |   5.006 |    7.289 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_6/YC           |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.489 |   5.495 |    7.777 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/C            |  v   | I0/Ethernet_input/FIFO/FL/sub_52/carry[7]          | FAX1    | 0.002 |   5.496 |    7.779 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/U2_7/YS           |  v   | I0/Ethernet_input/FIFO/FL/N2                       | FAX1    | 0.447 |   5.944 |    8.226 | 
     | I0/Ethernet_input/FIFO/FL/U30/B                    |  v   | I0/Ethernet_input/FIFO/FL/N2                       | OR2X1   | 0.001 |   5.945 |    8.228 | 
     | I0/Ethernet_input/FIFO/FL/U30/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.195 |   6.140 |    8.423 | 
     | I0/Ethernet_input/FIFO/FL/U29/B                    |  v   | I0/Ethernet_input/FIFO/FL/n27                      | OR2X1   | 0.001 |   6.141 |    8.423 | 
     | I0/Ethernet_input/FIFO/FL/U29/Y                    |  v   | I0/fifo_ready                                      | OR2X1   | 0.523 |   6.664 |    8.946 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X1  | 0.010 |   6.674 |    8.956 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X1  | 0.477 |   7.151 |    9.433 | 
     | I0/USB_output/TX/Controller/U63/A                  |  v   | I0/USB_output/send_data                            | INVX1   | 0.004 |   7.155 |    9.438 | 
     | I0/USB_output/TX/Controller/U63/Y                  |  ^   | I0/USB_output/TX/Controller/n28                    | INVX1   | 0.271 |   7.426 |    9.708 | 
     | I0/USB_output/TX/Controller/U57/A                  |  ^   | I0/USB_output/TX/Controller/n28                    | NAND3X1 | 0.003 |   7.428 |    9.711 | 
     | I0/USB_output/TX/Controller/U57/Y                  |  v   | I0/USB_output/TX/Tim_en                            | NAND3X1 | 0.208 |   7.636 |    9.919 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/B         |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.002 |   7.638 |    9.921 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/Y         |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NAND2X1 | 0.267 |   7.905 |   10.188 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NOR2X1  | 0.002 |   7.907 |   10.189 | 
     | /U29/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NOR2X1  | 0.336 |   8.243 |   10.525 | 
     | /U29/Y                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.003 |   8.246 |   10.528 | 
     | /U21/A                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.287 |   8.533 |   10.816 | 
     | /U21/Y                                             |      | /n27                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.001 |   8.534 |   10.817 | 
     | /U20/C                                             |      | /n27                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.162 |   8.696 |   10.979 | 
     | /U20/Y                                             |      | /next_count[1]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | DFFSR   | 0.002 |   8.698 |   10.981 | 
     | /count_out_reg[1]/D                                |      | /next_count[1]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.283 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.283 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.128 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.126 | 
     | /count_out_reg[1]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/
raddr_reg[2]/CLK 
Endpoint:   I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[2]/D (^) 
checked with  leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q                (^) 
triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.227
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.880
- Arrival Time                  8.564
= Slack Time                    2.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.316 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.316 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.470 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK       |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.473 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q         |  ^   | I0/USB_output/TX/Controller/state[3]               | DFFSR   | 0.566 |   1.723 |    4.038 | 
     | I0/USB_output/TX/Controller/U105/A                 |  ^   | I0/USB_output/TX/Controller/state[3]               | INVX1   | 0.001 |   1.724 |    4.039 | 
     | I0/USB_output/TX/Controller/U105/Y                 |  v   | I0/USB_output/TX/Controller/n88                    | INVX1   | 0.229 |   1.953 |    4.269 | 
     | I0/USB_output/TX/Controller/U99/B                  |  v   | I0/USB_output/TX/Controller/n88                    | NOR2X1  | 0.000 |   1.953 |    4.269 | 
     | I0/USB_output/TX/Controller/U99/Y                  |  ^   | I0/USB_output/TX/Controller/n83                    | NOR2X1  | 0.301 |   2.254 |    4.569 | 
     | I0/USB_output/TX/Controller/U98/B                  |  ^   | I0/USB_output/TX/Controller/n83                    | NAND2X1 | 0.002 |   2.255 |    4.571 | 
     | I0/USB_output/TX/Controller/U98/Y                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND2X1 | 0.305 |   2.560 |    4.876 | 
     | I0/USB_output/TX/Controller/U94/A                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND3X1 | 0.004 |   2.564 |    4.880 | 
     | I0/USB_output/TX/Controller/U94/Y                  |  ^   | I0/USB_output/TX/select[1]                         | NAND3X1 | 0.530 |   3.094 |    5.409 | 
     | I0/USB_output/TX/Controller/U93/B                  |  ^   | I0/USB_output/TX/select[1]                         | NOR2X1  | 0.003 |   3.097 |    5.413 | 
     | I0/USB_output/TX/Controller/U93/Y                  |  v   | I0/USB_output/TX/Controller/n14                    | NOR2X1  | 0.461 |   3.559 |    5.874 | 
     | I0/USB_output/TX/Controller/U86/B                  |  v   | I0/USB_output/TX/Controller/n14                    | NAND3X1 | 0.005 |   3.563 |    5.879 | 
     | I0/USB_output/TX/Controller/U86/Y                  |  ^   | I0/USB_output/TX/Controller/n81                    | NAND3X1 | 0.273 |   3.836 |    6.152 | 
     | I0/USB_output/TX/Controller/U79/A                  |  ^   | I0/USB_output/TX/Controller/n81                    | NOR2X1  | 0.001 |   3.837 |    6.153 | 
     | I0/USB_output/TX/Controller/U79/Y                  |  v   | I0/USB_output/TX/Controller/n72                    | NOR2X1  | 0.260 |   4.097 |    6.413 | 
     | I0/USB_output/TX/Controller/U61/B                  |  v   | I0/USB_output/TX/Controller/n72                    | NAND2X1 | 0.002 |   4.099 |    6.415 | 
     | I0/USB_output/TX/Controller/U61/Y                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | NAND2X1 | 0.382 |   4.481 |    6.797 | 
     | I0/USB_output/TX/Controller/U60/A                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | INVX1   | 0.002 |   4.483 |    6.799 | 
     | I0/USB_output/TX/Controller/U60/Y                  |  v   | I0/USB_output/TX/Controller/n71                    | INVX1   | 0.170 |   4.653 |    6.968 | 
     | I0/USB_output/TX/Controller/U59/B                  |  v   | I0/USB_output/TX/Controller/n71                    | NAND2X1 | 0.001 |   4.653 |    6.969 | 
     | I0/USB_output/TX/Controller/U59/Y                  |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | NAND2X1 | 0.130 |   4.783 |    7.099 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/A   |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | BUFX2   | 0.001 |   4.784 |    7.100 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/Y   |  ^   | nis_txing                                          | BUFX2   | 0.678 |   5.462 |    7.777 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/A             |  ^   | nis_txing                                          | INVX1   | 0.066 |   5.528 |    7.843 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | INVX1   | 0.338 |   5.866 |    8.182 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/A             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | AOI21X1 | 0.002 |   5.867 |    8.183 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/Y             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | AOI21X1 | 0.185 |   6.052 |    8.368 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/B             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | NOR2X1  | 0.001 |   6.053 |    8.369 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | NOR2X1  | 0.187 |   6.240 |    8.556 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/B             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | OAI21X1 | 0.000 |   6.240 |    8.556 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/Y             |  ^   | I0/USB_output/RX/read_rcv_fifo                     | OAI21X1 | 0.179 |   6.419 |    8.735 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/A   |  ^   | I0/USB_output/RX/read_rcv_fifo                     | INVX1   | 0.001 |   6.421 |    8.737 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | INVX1   | 0.148 |   6.569 |    8.885 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | NOR2X1  | 0.000 |   6.569 |    8.885 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NOR2X1  | 0.285 |   6.854 |    9.170 | 
     |                                                    |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NAND3X1 | 0.004 |   6.858 |    9.174 | 
     | 8/C                                                |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND3X1 | 0.059 |   6.917 |    9.233 | 
     | 8/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.001 |   6.918 |    9.234 | 
     | 7/A                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.216 |   7.134 |    9.450 | 
     | 7/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND2X1 | 0.001 |   7.135 |    9.451 | 
     | 3/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n9 | NAND2X1 | 0.150 |   7.286 |    9.601 | 
     | 3/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n9 | XNOR2X1 | 0.001 |   7.287 |    9.603 | 
     | 2/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XNOR2X1 | 0.512 |   7.799 |   10.115 | 
     | 2/Y                                                |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.008 |   7.808 |   10.123 | 
     | 1/A                                                |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.387 |   8.194 |   10.510 | 
     | 1/Y                                                |      | t[2]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U20/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.003 |   8.198 |   10.513 | 
     |                                                    |      | t[2]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U20/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/gray_rp | XOR2X1  | 0.363 |   8.561 |   10.877 | 
     |                                                    |      | tr[2]                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_r |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/gray_rp | DFFSR   | 0.003 |   8.564 |   10.880 | 
     | eg[2]/D                                            |      | tr[2]                                              |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.316 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.316 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.161 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_r |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.159 | 
     | eg[2]/CLK                                          |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[67][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[67][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  8.001
= Slack Time                    2.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.711 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.711 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.865 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.868 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.950 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.960 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.935 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.027 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.832 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.542 |    7.252 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.960 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.966 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.424 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.196 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.278 | 
     | I0/Ethernet_input/FIFO/MEM/U2521/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.052 |   7.619 |   10.330 | 
     | I0/Ethernet_input/FIFO/MEM/U2521/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3017                 | MUX2X1   | 0.250 |   7.869 |   10.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2520/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3017                 | INVX1    | 0.001 |   7.870 |   10.581 | 
     | I0/Ethernet_input/FIFO/MEM/U2520/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1700                 | INVX1    | 0.131 |   8.001 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[67][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1700                 | DFFPOSX1 | 0.001 |   8.001 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.711 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.711 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.557 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[67][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.554 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[69][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[69][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.997
= Slack Time                    2.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.716 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.716 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.870 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.873 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.955 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.965 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.940 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.032 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.837 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.542 |    7.257 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.965 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.971 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.429 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.201 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.283 | 
     | I0/Ethernet_input/FIFO/MEM/U2555/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.056 |   7.623 |   10.339 | 
     | I0/Ethernet_input/FIFO/MEM/U2555/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3035                 | MUX2X1   | 0.243 |   7.867 |   10.582 | 
     | I0/Ethernet_input/FIFO/MEM/U2554/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3035                 | INVX1    | 0.000 |   7.867 |   10.583 | 
     | I0/Ethernet_input/FIFO/MEM/U2554/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1684                 | INVX1    | 0.129 |   7.996 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[69][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1684                 | DFFPOSX1 | 0.000 |   7.997 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.716 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.716 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.561 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[69][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.559 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[71][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[71][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.995
= Slack Time                    2.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.717 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.717 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.871 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.874 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.956 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.966 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.942 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.033 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.838 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.259 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.966 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.972 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.430 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.202 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.284 | 
     | I0/Ethernet_input/FIFO/MEM/U2589/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.055 |   7.622 |   10.339 | 
     | I0/Ethernet_input/FIFO/MEM/U2589/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3053                 | MUX2X1   | 0.241 |   7.863 |   10.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2588/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3053                 | INVX1    | 0.000 |   7.864 |   10.581 | 
     | I0/Ethernet_input/FIFO/MEM/U2588/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1668                 | INVX1    | 0.131 |   7.995 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[71][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1668                 | DFFPOSX1 | 0.001 |   7.995 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.717 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.717 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.563 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[71][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.560 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[85][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[85][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.721
- Arrival Time                  8.001
= Slack Time                    2.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.719 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.719 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.874 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.876 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.958 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.968 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.944 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.035 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.840 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.542 |    7.261 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.968 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.975 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.432 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.204 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.286 | 
     | I0/Ethernet_input/FIFO/MEM/U2829/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.039 |   7.606 |   10.325 | 
     | I0/Ethernet_input/FIFO/MEM/U2829/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3182                 | MUX2X1   | 0.238 |   7.844 |   10.563 | 
     | I0/Ethernet_input/FIFO/MEM/U2828/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3182                 | INVX1    | 0.000 |   7.844 |   10.564 | 
     | I0/Ethernet_input/FIFO/MEM/U2828/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1556                 | INVX1    | 0.156 |   8.000 |   10.720 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[85][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1556                 | DFFPOSX1 | 0.001 |   8.001 |   10.721 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.719 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.719 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.565 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[85][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.562 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[83][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[83][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.717
- Arrival Time                  7.990
= Slack Time                    2.727
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.727 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.727 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.882 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.884 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.966 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.977 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.952 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.043 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.849 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.269 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.976 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.983 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.440 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.213 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.295 | 
     | I0/Ethernet_input/FIFO/MEM/U2795/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.034 |   7.601 |   10.328 | 
     | I0/Ethernet_input/FIFO/MEM/U2795/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3164                 | MUX2X1   | 0.238 |   7.838 |   10.566 | 
     | I0/Ethernet_input/FIFO/MEM/U2794/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3164                 | INVX1    | 0.000 |   7.839 |   10.566 | 
     | I0/Ethernet_input/FIFO/MEM/U2794/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1572                 | INVX1    | 0.150 |   7.989 |   10.716 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[83][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1572                 | DFFPOSX1 | 0.001 |   7.990 |   10.717 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.727 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.727 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.573 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[83][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.571 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/
RPU1/gray_r_reg[2]/CLK 
Endpoint:   I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gray_r_reg[2]/D (^) 
checked with  leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q                      (^) 
triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.235
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.871
- Arrival Time                  8.144
= Slack Time                    2.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.728 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.728 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    2.882 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK       |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    3.885 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q         |  ^   | I0/USB_output/TX/Controller/state[3]               | DFFSR   | 0.566 |   1.723 |    4.450 | 
     | I0/USB_output/TX/Controller/U105/A                 |  ^   | I0/USB_output/TX/Controller/state[3]               | INVX1   | 0.001 |   1.724 |    4.452 | 
     | I0/USB_output/TX/Controller/U105/Y                 |  v   | I0/USB_output/TX/Controller/n88                    | INVX1   | 0.229 |   1.953 |    4.681 | 
     | I0/USB_output/TX/Controller/U99/B                  |  v   | I0/USB_output/TX/Controller/n88                    | NOR2X1  | 0.000 |   1.953 |    4.681 | 
     | I0/USB_output/TX/Controller/U99/Y                  |  ^   | I0/USB_output/TX/Controller/n83                    | NOR2X1  | 0.301 |   2.254 |    4.982 | 
     | I0/USB_output/TX/Controller/U98/B                  |  ^   | I0/USB_output/TX/Controller/n83                    | NAND2X1 | 0.002 |   2.255 |    4.983 | 
     | I0/USB_output/TX/Controller/U98/Y                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND2X1 | 0.305 |   2.560 |    5.288 | 
     | I0/USB_output/TX/Controller/U94/A                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND3X1 | 0.004 |   2.564 |    5.292 | 
     | I0/USB_output/TX/Controller/U94/Y                  |  ^   | I0/USB_output/TX/select[1]                         | NAND3X1 | 0.530 |   3.094 |    5.821 | 
     | I0/USB_output/TX/Controller/U93/B                  |  ^   | I0/USB_output/TX/select[1]                         | NOR2X1  | 0.003 |   3.097 |    5.825 | 
     | I0/USB_output/TX/Controller/U93/Y                  |  v   | I0/USB_output/TX/Controller/n14                    | NOR2X1  | 0.461 |   3.559 |    6.286 | 
     | I0/USB_output/TX/Controller/U86/B                  |  v   | I0/USB_output/TX/Controller/n14                    | NAND3X1 | 0.005 |   3.563 |    6.291 | 
     | I0/USB_output/TX/Controller/U86/Y                  |  ^   | I0/USB_output/TX/Controller/n81                    | NAND3X1 | 0.273 |   3.836 |    6.564 | 
     | I0/USB_output/TX/Controller/U79/A                  |  ^   | I0/USB_output/TX/Controller/n81                    | NOR2X1  | 0.001 |   3.837 |    6.565 | 
     | I0/USB_output/TX/Controller/U79/Y                  |  v   | I0/USB_output/TX/Controller/n72                    | NOR2X1  | 0.260 |   4.097 |    6.825 | 
     | I0/USB_output/TX/Controller/U61/B                  |  v   | I0/USB_output/TX/Controller/n72                    | NAND2X1 | 0.002 |   4.099 |    6.827 | 
     | I0/USB_output/TX/Controller/U61/Y                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | NAND2X1 | 0.382 |   4.481 |    7.209 | 
     | I0/USB_output/TX/Controller/U60/A                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | INVX1   | 0.002 |   4.483 |    7.211 | 
     | I0/USB_output/TX/Controller/U60/Y                  |  v   | I0/USB_output/TX/Controller/n71                    | INVX1   | 0.170 |   4.653 |    7.381 | 
     | I0/USB_output/TX/Controller/U59/B                  |  v   | I0/USB_output/TX/Controller/n71                    | NAND2X1 | 0.001 |   4.653 |    7.381 | 
     | I0/USB_output/TX/Controller/U59/Y                  |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | NAND2X1 | 0.130 |   4.783 |    7.511 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/A   |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | BUFX2   | 0.001 |   4.784 |    7.512 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/Y   |  ^   | nis_txing                                          | BUFX2   | 0.678 |   5.462 |    8.189 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/A             |  ^   | nis_txing                                          | INVX1   | 0.066 |   5.528 |    8.255 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | INVX1   | 0.338 |   5.866 |    8.594 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/A             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | AOI21X1 | 0.002 |   5.867 |    8.595 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/Y             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | AOI21X1 | 0.185 |   6.052 |    8.780 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/B             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | NOR2X1  | 0.001 |   6.053 |    8.781 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | NOR2X1  | 0.187 |   6.240 |    8.968 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/B             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | OAI21X1 | 0.000 |   6.240 |    8.968 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/Y             |  ^   | I0/USB_output/RX/read_rcv_fifo                     | OAI21X1 | 0.179 |   6.419 |    9.147 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/A   |  ^   | I0/USB_output/RX/read_rcv_fifo                     | INVX1   | 0.001 |   6.421 |    9.149 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | INVX1   | 0.148 |   6.569 |    9.297 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | NOR2X1  | 0.000 |   6.569 |    9.297 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NOR2X1  | 0.285 |   6.854 |    9.582 | 
     |                                                    |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NAND3X1 | 0.004 |   6.858 |    9.586 | 
     | 8/C                                                |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND3X1 | 0.059 |   6.917 |    9.645 | 
     | 8/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.001 |   6.918 |    9.646 | 
     | 7/A                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.216 |   7.134 |    9.862 | 
     | 7/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND2X1 | 0.001 |   7.135 |    9.863 | 
     | 3/B                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n9 | NAND2X1 | 0.150 |   7.286 |   10.014 | 
     | 3/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n9 | XNOR2X1 | 0.001 |   7.287 |   10.015 | 
     | 2/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XNOR2X1 | 0.512 |   7.799 |   10.527 | 
     | 2/Y                                                |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.008 |   7.808 |   10.535 | 
     | 1/A                                                |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.333 |   8.140 |   10.868 | 
     | 1/Y                                                |      | t[2]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gr |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | DFFSR   | 0.003 |   8.144 |   10.871 | 
     | ay_r_reg[2]/D                                      |      | t[2]                                               |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.728 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.728 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.573 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/gr |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.571 | 
     | ay_r_reg[2]/CLK                                    |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[65][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[65][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.983
= Slack Time                    2.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.729 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.729 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.883 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.886 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.968 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.978 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.953 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.045 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.850 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.270 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.978 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.984 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.442 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.214 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.296 | 
     | I0/Ethernet_input/FIFO/MEM/U2487/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.051 |   7.618 |   10.347 | 
     | I0/Ethernet_input/FIFO/MEM/U2487/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2999                 | MUX2X1   | 0.234 |   7.852 |   10.581 | 
     | I0/Ethernet_input/FIFO/MEM/U2486/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2999                 | INVX1    | 0.000 |   7.852 |   10.581 | 
     | I0/Ethernet_input/FIFO/MEM/U2486/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1716                 | INVX1    | 0.130 |   7.983 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[65][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1716                 | DFFPOSX1 | 0.001 |   7.983 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.729 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.729 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.574 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[65][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.572 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.980
= Slack Time                    2.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.732 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.732 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.887 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.889 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.971 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.981 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.957 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.048 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.853 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.542 |    7.274 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.981 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.988 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.445 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.217 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.299 | 
     | I0/Ethernet_input/FIFO/MEM/U2761/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.042 |   7.609 |   10.341 | 
     | I0/Ethernet_input/FIFO/MEM/U2761/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3146                 | MUX2X1   | 0.238 |   7.847 |   10.579 | 
     | I0/Ethernet_input/FIFO/MEM/U2760/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3146                 | INVX1    | 0.000 |   7.847 |   10.579 | 
     | I0/Ethernet_input/FIFO/MEM/U2760/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1588                 | INVX1    | 0.132 |   7.979 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1588                 | DFFPOSX1 | 0.001 |   7.980 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.732 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.732 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.578 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.575 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[87][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[87][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.974
= Slack Time                    2.738
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.738 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.738 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.892 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.895 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.977 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.987 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.963 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.054 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.859 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.280 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.987 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.993 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.451 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.223 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.305 | 
     | I0/Ethernet_input/FIFO/MEM/U2863/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.040 |   7.607 |   10.345 | 
     | I0/Ethernet_input/FIFO/MEM/U2863/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3200                 | MUX2X1   | 0.236 |   7.842 |   10.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2862/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3200                 | INVX1    | 0.000 |   7.842 |   10.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2862/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1540                 | INVX1    | 0.131 |   7.973 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[87][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1540                 | DFFPOSX1 | 0.001 |   7.974 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.738 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.738 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.584 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[87][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.581 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[99][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[99][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.714
- Arrival Time                  7.975
= Slack Time                    2.739
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.739 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.739 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.893 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.896 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.978 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.988 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.963 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.055 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.860 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.542 |    7.280 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.988 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    7.994 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.452 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.224 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.306 | 
     | I0/Ethernet_input/FIFO/MEM/U3070/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.026 |   7.593 |   10.331 | 
     | I0/Ethernet_input/FIFO/MEM/U3070/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3310                 | MUX2X1   | 0.241 |   7.834 |   10.573 | 
     | I0/Ethernet_input/FIFO/MEM/U3069/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3310                 | INVX1    | 0.001 |   7.835 |   10.574 | 
     | I0/Ethernet_input/FIFO/MEM/U3069/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1444                 | INVX1    | 0.140 |   7.974 |   10.713 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[99][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1444                 | DFFPOSX1 | 0.001 |   7.975 |   10.714 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.739 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.739 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.584 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[99][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.582 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[100][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[100][4]/D                      
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.967
= Slack Time                    2.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.745 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.745 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.900 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.902 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.984 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.995 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.970 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.061 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.867 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.287 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.994 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    8.001 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.458 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.231 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.313 | 
     | I0/Ethernet_input/FIFO/MEM/U3087/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.017 |   7.584 |   10.330 | 
     | I0/Ethernet_input/FIFO/MEM/U3087/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3319                 | MUX2X1   | 0.253 |   7.838 |   10.583 | 
     | I0/Ethernet_input/FIFO/MEM/U3086/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3319                 | INVX1    | 0.001 |   7.839 |   10.584 | 
     | I0/Ethernet_input/FIFO/MEM/U3086/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1436                 | INVX1    | 0.128 |   7.966 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[100][4]/D     |  v   | I0/Ethernet_input/FIFO/MEM/n1436                 | DFFPOSX1 | 0.000 |   7.967 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                  |      |      |          |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                              |  ^   | clk  |          |       |   0.000 |   -2.745 | 
     | U5/YPAD                                          |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.745 | 
     | U5/DI                                            |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.591 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[100][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.589 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[97][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[97][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.714
- Arrival Time                  7.965
= Slack Time                    2.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.749 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.749 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.904 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.906 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.988 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    4.998 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.225 |    5.974 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.065 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.870 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.542 |    7.291 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    7.998 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    8.005 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.462 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.234 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.316 | 
     | I0/Ethernet_input/FIFO/MEM/U3036/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.021 |   7.588 |   10.337 | 
     | I0/Ethernet_input/FIFO/MEM/U3036/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3292                 | MUX2X1   | 0.235 |   7.823 |   10.572 | 
     | I0/Ethernet_input/FIFO/MEM/U3035/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3292                 | INVX1    | 0.000 |   7.823 |   10.572 | 
     | I0/Ethernet_input/FIFO/MEM/U3035/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1460                 | INVX1    | 0.142 |   7.964 |   10.713 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[97][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1460                 | DFFPOSX1 | 0.001 |   7.965 |   10.714 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.749 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.749 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.595 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[97][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.592 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[98][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[98][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.957
= Slack Time                    2.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.755 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.755 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.910 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.912 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.994 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    5.005 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.980 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.071 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.877 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.297 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    8.004 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    8.011 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.468 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.241 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.323 | 
     | I0/Ethernet_input/FIFO/MEM/U3053/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.021 |   7.589 |   10.344 | 
     | I0/Ethernet_input/FIFO/MEM/U3053/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3301                 | MUX2X1   | 0.235 |   7.823 |   10.579 | 
     | I0/Ethernet_input/FIFO/MEM/U3052/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3301                 | INVX1    | 0.000 |   7.823 |   10.579 | 
     | I0/Ethernet_input/FIFO/MEM/U3052/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1452                 | INVX1    | 0.133 |   7.956 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[98][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1452                 | DFFPOSX1 | 0.001 |   7.957 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.755 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.755 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.601 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[98][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.599 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[102][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[102][4]/D                      
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.955
= Slack Time                    2.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.757 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.757 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.912 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.914 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.996 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    5.006 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.982 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.073 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.878 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.299 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    8.006 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    8.012 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.470 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.242 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.324 | 
     | I0/Ethernet_input/FIFO/MEM/U3121/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.016 |   7.583 |   10.340 | 
     | I0/Ethernet_input/FIFO/MEM/U3121/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3337                 | MUX2X1   | 0.246 |   7.829 |   10.586 | 
     | I0/Ethernet_input/FIFO/MEM/U3120/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3337                 | INVX1    | 0.001 |   7.830 |   10.587 | 
     | I0/Ethernet_input/FIFO/MEM/U3120/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1420                 | INVX1    | 0.125 |   7.955 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[102][4]/D     |  v   | I0/Ethernet_input/FIFO/MEM/n1420                 | DFFPOSX1 | 0.000 |   7.955 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                  |      |      |          |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                              |  ^   | clk  |          |       |   0.000 |   -2.757 | 
     | U5/YPAD                                          |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.757 | 
     | U5/DI                                            |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.603 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[102][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.600 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_reg[96][4]/
CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[96][4]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.712
- Arrival Time                  7.954
= Slack Time                    2.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |    2.758 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |    2.758 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    2.912 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    3.915 | 
     | _stp/parallel_out_reg[4]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | DFFSR    | 1.082 |   2.239 |    4.997 | 
     | _stp/parallel_out_reg[4]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/A |  v   | I0/Ethernet_input/E_Data_Bus[4]                  | BUFX2    | 0.010 |   2.249 |    5.007 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC27_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX2    | 0.975 |   3.224 |    5.982 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN28_E_Data_Bus_4 | BUFX4    | 0.091 |   3.316 |    6.074 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC28_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | BUFX4    | 0.805 |   4.121 |    6.879 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN29_E_Data_Bus_4 | INVX1    | 0.420 |   4.541 |    7.299 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC29_E_Data_Bus_4/Y |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX1    | 0.707 |   5.249 |    8.007 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/A |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN30_E_Data_Bus_4 | INVX8    | 0.006 |   5.255 |    8.013 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC31_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | INVX8    | 0.457 |   5.713 |    8.471 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN32_E_Data_Bus_4 | BUFX2    | 0.772 |   6.485 |    9.243 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC32_E_Data_Bus_4/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | BUFX2    | 1.082 |   7.567 |   10.325 | 
     | I0/Ethernet_input/FIFO/MEM/U3019/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN33_E_Data_Bus_4 | MUX2X1   | 0.022 |   7.589 |   10.347 | 
     | I0/Ethernet_input/FIFO/MEM/U3019/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3282                 | MUX2X1   | 0.235 |   7.824 |   10.582 | 
     | I0/Ethernet_input/FIFO/MEM/U3018/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3282                 | INVX1    | 0.000 |   7.824 |   10.582 | 
     | I0/Ethernet_input/FIFO/MEM/U3018/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1468                 | INVX1    | 0.129 |   7.954 |   10.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[96][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1468                 | DFFPOSX1 | 0.001 |   7.954 |   10.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |   -2.758 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |   -2.758 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |   -2.603 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[96][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |   -1.601 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   is_txing                                   (^) checked with  
leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: osu05
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                 8.950
- Arrival Time                  6.173
= Slack Time                    2.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                      Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                  |      |                                                |         |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------------------------+---------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                            |         |       |   0.000 |    2.777 | 
     | U5/YPAD                                          |  ^   | clk                                            | PADINC  | 0.000 |   0.000 |    2.777 | 
     | U5/DI                                            |  ^   | nclk                                           | PADINC  | 0.154 |   0.154 |    2.931 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK     |  ^   | nclk                                           | DFFSR   | 1.002 |   1.157 |    3.933 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q       |  ^   | I0/USB_output/TX/Controller/state[3]           | DFFSR   | 0.566 |   1.723 |    4.499 | 
     | I0/USB_output/TX/Controller/U105/A               |  ^   | I0/USB_output/TX/Controller/state[3]           | INVX1   | 0.001 |   1.724 |    4.500 | 
     | I0/USB_output/TX/Controller/U105/Y               |  v   | I0/USB_output/TX/Controller/n88                | INVX1   | 0.229 |   1.953 |    4.729 | 
     | I0/USB_output/TX/Controller/U99/B                |  v   | I0/USB_output/TX/Controller/n88                | NOR2X1  | 0.000 |   1.953 |    4.730 | 
     | I0/USB_output/TX/Controller/U99/Y                |  ^   | I0/USB_output/TX/Controller/n83                | NOR2X1  | 0.301 |   2.254 |    5.030 | 
     | I0/USB_output/TX/Controller/U98/B                |  ^   | I0/USB_output/TX/Controller/n83                | NAND2X1 | 0.002 |   2.256 |    5.032 | 
     | I0/USB_output/TX/Controller/U98/Y                |  v   | I0/USB_output/TX/Controller/n35                | NAND2X1 | 0.305 |   2.560 |    5.337 | 
     | I0/USB_output/TX/Controller/U94/A                |  v   | I0/USB_output/TX/Controller/n35                | NAND3X1 | 0.004 |   2.564 |    5.341 | 
     | I0/USB_output/TX/Controller/U94/Y                |  ^   | I0/USB_output/TX/select[1]                     | NAND3X1 | 0.530 |   3.094 |    5.870 | 
     | I0/USB_output/TX/Controller/U93/B                |  ^   | I0/USB_output/TX/select[1]                     | NOR2X1  | 0.003 |   3.097 |    5.874 | 
     | I0/USB_output/TX/Controller/U93/Y                |  v   | I0/USB_output/TX/Controller/n14                | NOR2X1  | 0.461 |   3.559 |    6.335 | 
     | I0/USB_output/TX/Controller/U86/B                |  v   | I0/USB_output/TX/Controller/n14                | NAND3X1 | 0.005 |   3.563 |    6.340 | 
     | I0/USB_output/TX/Controller/U86/Y                |  ^   | I0/USB_output/TX/Controller/n81                | NAND3X1 | 0.273 |   3.836 |    6.613 | 
     | I0/USB_output/TX/Controller/U79/A                |  ^   | I0/USB_output/TX/Controller/n81                | NOR2X1  | 0.001 |   3.837 |    6.614 | 
     | I0/USB_output/TX/Controller/U79/Y                |  v   | I0/USB_output/TX/Controller/n72                | NOR2X1  | 0.260 |   4.097 |    6.874 | 
     | I0/USB_output/TX/Controller/U61/B                |  v   | I0/USB_output/TX/Controller/n72                | NAND2X1 | 0.002 |   4.099 |    6.876 | 
     | I0/USB_output/TX/Controller/U61/Y                |  ^   | I0/USB_output/TX/FSM_byte[1]                   | NAND2X1 | 0.382 |   4.481 |    7.258 | 
     | I0/USB_output/TX/Controller/U60/A                |  ^   | I0/USB_output/TX/FSM_byte[1]                   | INVX1   | 0.002 |   4.483 |    7.260 | 
     | I0/USB_output/TX/Controller/U60/Y                |  v   | I0/USB_output/TX/Controller/n71                | INVX1   | 0.170 |   4.653 |    7.429 | 
     | I0/USB_output/TX/Controller/U59/B                |  v   | I0/USB_output/TX/Controller/n71                | NAND2X1 | 0.001 |   4.653 |    7.430 | 
     | I0/USB_output/TX/Controller/U59/Y                |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing | NAND2X1 | 0.130 |   4.784 |    7.560 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/A |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing | BUFX2   | 0.001 |   4.784 |    7.561 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/Y |  ^   | nis_txing                                      | BUFX2   | 0.678 |   5.462 |    8.238 | 
     | U1/DO                                            |  ^   | nis_txing                                      | PADOUT  | 0.097 |   5.559 |    8.335 | 
     | U1/YPAD                                          |  ^   | is_txing                                       | PADOUT  | 0.615 |   6.173 |    8.950 | 
     | is_txing                                         |  ^   | is_txing                                       | shabang | 0.000 |   6.173 |    8.950 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/
raddr_reg[1]/CLK 
Endpoint:   I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_reg[1]/D (^) 
checked with  leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q                (^) 
triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.213
+ Phase Shift                  10.000
- Uncertainty                   0.050
= Required Time                10.894
- Arrival Time                  7.953
= Slack Time                    2.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |    2.941 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |    2.941 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    3.095 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK       |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    4.098 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q         |  ^   | I0/USB_output/TX/Controller/state[3]               | DFFSR   | 0.566 |   1.723 |    4.663 | 
     | I0/USB_output/TX/Controller/U105/A                 |  ^   | I0/USB_output/TX/Controller/state[3]               | INVX1   | 0.001 |   1.724 |    4.664 | 
     | I0/USB_output/TX/Controller/U105/Y                 |  v   | I0/USB_output/TX/Controller/n88                    | INVX1   | 0.229 |   1.953 |    4.894 | 
     | I0/USB_output/TX/Controller/U99/B                  |  v   | I0/USB_output/TX/Controller/n88                    | NOR2X1  | 0.000 |   1.953 |    4.894 | 
     | I0/USB_output/TX/Controller/U99/Y                  |  ^   | I0/USB_output/TX/Controller/n83                    | NOR2X1  | 0.301 |   2.254 |    5.194 | 
     | I0/USB_output/TX/Controller/U98/B                  |  ^   | I0/USB_output/TX/Controller/n83                    | NAND2X1 | 0.002 |   2.256 |    5.196 | 
     | I0/USB_output/TX/Controller/U98/Y                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND2X1 | 0.305 |   2.560 |    5.501 | 
     | I0/USB_output/TX/Controller/U94/A                  |  v   | I0/USB_output/TX/Controller/n35                    | NAND3X1 | 0.004 |   2.564 |    5.505 | 
     | I0/USB_output/TX/Controller/U94/Y                  |  ^   | I0/USB_output/TX/select[1]                         | NAND3X1 | 0.530 |   3.094 |    6.034 | 
     | I0/USB_output/TX/Controller/U93/B                  |  ^   | I0/USB_output/TX/select[1]                         | NOR2X1  | 0.003 |   3.097 |    6.038 | 
     | I0/USB_output/TX/Controller/U93/Y                  |  v   | I0/USB_output/TX/Controller/n14                    | NOR2X1  | 0.461 |   3.559 |    6.499 | 
     | I0/USB_output/TX/Controller/U86/B                  |  v   | I0/USB_output/TX/Controller/n14                    | NAND3X1 | 0.005 |   3.563 |    6.504 | 
     | I0/USB_output/TX/Controller/U86/Y                  |  ^   | I0/USB_output/TX/Controller/n81                    | NAND3X1 | 0.273 |   3.836 |    6.777 | 
     | I0/USB_output/TX/Controller/U79/A                  |  ^   | I0/USB_output/TX/Controller/n81                    | NOR2X1  | 0.001 |   3.837 |    6.778 | 
     | I0/USB_output/TX/Controller/U79/Y                  |  v   | I0/USB_output/TX/Controller/n72                    | NOR2X1  | 0.260 |   4.097 |    7.038 | 
     | I0/USB_output/TX/Controller/U61/B                  |  v   | I0/USB_output/TX/Controller/n72                    | NAND2X1 | 0.002 |   4.099 |    7.040 | 
     | I0/USB_output/TX/Controller/U61/Y                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | NAND2X1 | 0.382 |   4.481 |    7.422 | 
     | I0/USB_output/TX/Controller/U60/A                  |  ^   | I0/USB_output/TX/FSM_byte[1]                       | INVX1   | 0.002 |   4.483 |    7.424 | 
     | I0/USB_output/TX/Controller/U60/Y                  |  v   | I0/USB_output/TX/Controller/n71                    | INVX1   | 0.170 |   4.653 |    7.593 | 
     | I0/USB_output/TX/Controller/U59/B                  |  v   | I0/USB_output/TX/Controller/n71                    | NAND2X1 | 0.001 |   4.653 |    7.594 | 
     | I0/USB_output/TX/Controller/U59/Y                  |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | NAND2X1 | 0.130 |   4.784 |    7.724 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/A   |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | BUFX2   | 0.001 |   4.784 |    7.725 | 
     | I0/USB_output/TX/Controller/FE_OFC11_nis_txing/Y   |  ^   | nis_txing                                          | BUFX2   | 0.678 |   5.462 |    8.402 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/A             |  ^   | nis_txing                                          | INVX1   | 0.066 |   5.528 |    8.468 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U67/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | INVX1   | 0.338 |   5.866 |    8.807 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/A             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n14               | AOI21X1 | 0.002 |   5.868 |    8.808 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U13/Y             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | AOI21X1 | 0.185 |   6.052 |    8.993 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/B             |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/n13               | NOR2X1  | 0.001 |   6.053 |    8.994 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U12/Y             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | NOR2X1  | 0.187 |   6.240 |    9.181 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/B             |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/n10               | OAI21X1 | 0.000 |   6.240 |    9.181 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U11/Y             |  ^   | I0/USB_output/RX/read_rcv_fifo                     | OAI21X1 | 0.179 |   6.420 |    9.360 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/A   |  ^   | I0/USB_output/RX/read_rcv_fifo                     | INVX1   | 0.001 |   6.421 |    9.362 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U16/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | INVX1   | 0.148 |   6.569 |    9.510 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/B   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/n1      | NOR2X1  | 0.000 |   6.569 |    9.510 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U15/Y   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NOR2X1  | 0.285 |   6.854 |    9.795 | 
     |                                                    |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | NAND3X1 | 0.004 |   6.858 |    9.799 | 
     | 8/C                                                |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | NAND3X1 | 0.059 |   6.918 |    9.858 | 
     | 8/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.001 |   6.918 |    9.859 | 
     | 7/A                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | INVX1   | 0.216 |   7.134 |   10.075 | 
     | 7/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/n1 | XOR2X1  | 0.002 |   7.137 |   10.077 | 
     | 6/A                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/bi | XOR2X1  | 0.376 |   7.513 |   10.454 | 
     | 6/Y                                                |      | nary_nxt[2]                                        |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/bi | XOR2X1  | 0.004 |   7.517 |   10.458 | 
     | 4/A                                                |      | nary_nxt[2]                                        |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/U1 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | XOR2X1  | 0.427 |   7.945 |   10.885 | 
     | 4/Y                                                |      | t[1]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_r |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | DFFSR   | 0.009 |   7.953 |   10.894 | 
     | eg[1]/D                                            |      | t[1]                                               |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |   -2.941 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |   -2.941 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |   -2.786 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/raddr_r |  ^   | nclk | DFFSR  | 1.002 |   1.157 |   -1.784 | 
     | eg[1]/CLK                                          |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 

