evBL6.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devBL6 : device CLMA
{
    parameter
    (
        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "LUT6"
    );
    port
    (
        input B0,
        input B1,
        input B2,
        input B3,
        input B4,
        input B5,
        output Y1
    );
}; // end of device devBL6


structure netlist of devBL6
{

    wire        ntB5       ;
    wire        ntB4       ;
    wire        ntB3       ;
    wire        ntB2       ;
    wire        ntB1       ;
    wire        ntB0       ;
    wire        ntL6B      ;
    
    ntB5        <= B5      ;
    ntB4        <= B4      ;
    ntB3        <= B3      ;
    ntB2        <= B2      ;
    ntB1        <= B1      ;
    ntB0        <= B0      ;
    Y1          <= ntL6B   ;

    device LUT6 FYB
    parameter map
    (
        CP_INIT         =>     CP_INITB,
        CP_MODE         =>     CP_MODEB
    )
    port map
    (
        A0              =>     ntB0,
        A1              =>     ntB1,
        A2              =>     ntB2,
        A3              =>     ntB3,
        A4              =>     ntB4,
        A5              =>     ntB5,
        L6              =>     ntL6B
    );

}; // end of structure netlist of devBL6



