vhdtdtfi -lib work C:/Xilinx/ARITHMETIC_UNIT/alu2.v -lang verilog -prj ARITHMETIC_UNIT -o alu2.spl -module alu2 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 alu2.spl C:/Xilinx/ARITHMETIC_UNIT/alu2.sym 
xst -intstyle ise -ifn "C:/Xilinx/ARITHMETIC_UNIT/alu2.xst" -ofn "C:/Xilinx/ARITHMETIC_UNIT/alu2.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx4-tqg144-3 alu2.ngc alu2.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o alu2_map.ncd alu2.ngd alu2.pcf 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim alu2.ngc alu2_synthesis.v 
