
ARC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dbc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f48  08008f48  08008f48  00018f48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e90  08009e90  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  08009e90  08009e90  00019e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e98  08009e98  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e98  08009e98  00019e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e9c  08009e9c  00019e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  08009ea0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020110  2**0
                  CONTENTS
 10 .bss          00005984  20000110  20000110  00020110  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005a94  20005a94  00020110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 13 .debug_info   000193d9  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000387b  00000000  00000000  00039519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b8  00000000  00000000  0003cd98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001468  00000000  00000000  0003e350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000228bb  00000000  00000000  0003f7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b162  00000000  00000000  00062073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca9ea  00000000  00000000  0007d1d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00147bbf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060fc  00000000  00000000  00147c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000110 	.word	0x20000110
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008f2c 	.word	0x08008f2c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000114 	.word	0x20000114
 80001c4:	08008f2c 	.word	0x08008f2c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_uldivmod>:
 8000b80:	b953      	cbnz	r3, 8000b98 <__aeabi_uldivmod+0x18>
 8000b82:	b94a      	cbnz	r2, 8000b98 <__aeabi_uldivmod+0x18>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bf08      	it	eq
 8000b88:	2800      	cmpeq	r0, #0
 8000b8a:	bf1c      	itt	ne
 8000b8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b90:	f04f 30ff 	movne.w	r0, #4294967295
 8000b94:	f000 b974 	b.w	8000e80 <__aeabi_idiv0>
 8000b98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba0:	f000 f806 	bl	8000bb0 <__udivmoddi4>
 8000ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bac:	b004      	add	sp, #16
 8000bae:	4770      	bx	lr

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9d08      	ldr	r5, [sp, #32]
 8000bb6:	4604      	mov	r4, r0
 8000bb8:	468e      	mov	lr, r1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d14d      	bne.n	8000c5a <__udivmoddi4+0xaa>
 8000bbe:	428a      	cmp	r2, r1
 8000bc0:	4694      	mov	ip, r2
 8000bc2:	d969      	bls.n	8000c98 <__udivmoddi4+0xe8>
 8000bc4:	fab2 f282 	clz	r2, r2
 8000bc8:	b152      	cbz	r2, 8000be0 <__udivmoddi4+0x30>
 8000bca:	fa01 f302 	lsl.w	r3, r1, r2
 8000bce:	f1c2 0120 	rsb	r1, r2, #32
 8000bd2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bd6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bda:	ea41 0e03 	orr.w	lr, r1, r3
 8000bde:	4094      	lsls	r4, r2
 8000be0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be4:	0c21      	lsrs	r1, r4, #16
 8000be6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bea:	fa1f f78c 	uxth.w	r7, ip
 8000bee:	fb08 e316 	mls	r3, r8, r6, lr
 8000bf2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bf6:	fb06 f107 	mul.w	r1, r6, r7
 8000bfa:	4299      	cmp	r1, r3
 8000bfc:	d90a      	bls.n	8000c14 <__udivmoddi4+0x64>
 8000bfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000c02:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c06:	f080 811f 	bcs.w	8000e48 <__udivmoddi4+0x298>
 8000c0a:	4299      	cmp	r1, r3
 8000c0c:	f240 811c 	bls.w	8000e48 <__udivmoddi4+0x298>
 8000c10:	3e02      	subs	r6, #2
 8000c12:	4463      	add	r3, ip
 8000c14:	1a5b      	subs	r3, r3, r1
 8000c16:	b2a4      	uxth	r4, r4
 8000c18:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c1c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c24:	fb00 f707 	mul.w	r7, r0, r7
 8000c28:	42a7      	cmp	r7, r4
 8000c2a:	d90a      	bls.n	8000c42 <__udivmoddi4+0x92>
 8000c2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c30:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c34:	f080 810a 	bcs.w	8000e4c <__udivmoddi4+0x29c>
 8000c38:	42a7      	cmp	r7, r4
 8000c3a:	f240 8107 	bls.w	8000e4c <__udivmoddi4+0x29c>
 8000c3e:	4464      	add	r4, ip
 8000c40:	3802      	subs	r0, #2
 8000c42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c46:	1be4      	subs	r4, r4, r7
 8000c48:	2600      	movs	r6, #0
 8000c4a:	b11d      	cbz	r5, 8000c54 <__udivmoddi4+0xa4>
 8000c4c:	40d4      	lsrs	r4, r2
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e9c5 4300 	strd	r4, r3, [r5]
 8000c54:	4631      	mov	r1, r6
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d909      	bls.n	8000c72 <__udivmoddi4+0xc2>
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	f000 80ef 	beq.w	8000e42 <__udivmoddi4+0x292>
 8000c64:	2600      	movs	r6, #0
 8000c66:	e9c5 0100 	strd	r0, r1, [r5]
 8000c6a:	4630      	mov	r0, r6
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	fab3 f683 	clz	r6, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d14a      	bne.n	8000d10 <__udivmoddi4+0x160>
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d302      	bcc.n	8000c84 <__udivmoddi4+0xd4>
 8000c7e:	4282      	cmp	r2, r0
 8000c80:	f200 80f9 	bhi.w	8000e76 <__udivmoddi4+0x2c6>
 8000c84:	1a84      	subs	r4, r0, r2
 8000c86:	eb61 0303 	sbc.w	r3, r1, r3
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	469e      	mov	lr, r3
 8000c8e:	2d00      	cmp	r5, #0
 8000c90:	d0e0      	beq.n	8000c54 <__udivmoddi4+0xa4>
 8000c92:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c96:	e7dd      	b.n	8000c54 <__udivmoddi4+0xa4>
 8000c98:	b902      	cbnz	r2, 8000c9c <__udivmoddi4+0xec>
 8000c9a:	deff      	udf	#255	; 0xff
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	f040 8092 	bne.w	8000dca <__udivmoddi4+0x21a>
 8000ca6:	eba1 010c 	sub.w	r1, r1, ip
 8000caa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cae:	fa1f fe8c 	uxth.w	lr, ip
 8000cb2:	2601      	movs	r6, #1
 8000cb4:	0c20      	lsrs	r0, r4, #16
 8000cb6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cba:	fb07 1113 	mls	r1, r7, r3, r1
 8000cbe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cc2:	fb0e f003 	mul.w	r0, lr, r3
 8000cc6:	4288      	cmp	r0, r1
 8000cc8:	d908      	bls.n	8000cdc <__udivmoddi4+0x12c>
 8000cca:	eb1c 0101 	adds.w	r1, ip, r1
 8000cce:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0x12a>
 8000cd4:	4288      	cmp	r0, r1
 8000cd6:	f200 80cb 	bhi.w	8000e70 <__udivmoddi4+0x2c0>
 8000cda:	4643      	mov	r3, r8
 8000cdc:	1a09      	subs	r1, r1, r0
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce4:	fb07 1110 	mls	r1, r7, r0, r1
 8000ce8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cec:	fb0e fe00 	mul.w	lr, lr, r0
 8000cf0:	45a6      	cmp	lr, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x156>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x154>
 8000cfe:	45a6      	cmp	lr, r4
 8000d00:	f200 80bb 	bhi.w	8000e7a <__udivmoddi4+0x2ca>
 8000d04:	4608      	mov	r0, r1
 8000d06:	eba4 040e 	sub.w	r4, r4, lr
 8000d0a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d0e:	e79c      	b.n	8000c4a <__udivmoddi4+0x9a>
 8000d10:	f1c6 0720 	rsb	r7, r6, #32
 8000d14:	40b3      	lsls	r3, r6
 8000d16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d1e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d22:	fa01 f306 	lsl.w	r3, r1, r6
 8000d26:	431c      	orrs	r4, r3
 8000d28:	40f9      	lsrs	r1, r7
 8000d2a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d2e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d32:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d36:	0c20      	lsrs	r0, r4, #16
 8000d38:	fa1f fe8c 	uxth.w	lr, ip
 8000d3c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d40:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d44:	fb08 f00e 	mul.w	r0, r8, lr
 8000d48:	4288      	cmp	r0, r1
 8000d4a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d4e:	d90b      	bls.n	8000d68 <__udivmoddi4+0x1b8>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d58:	f080 8088 	bcs.w	8000e6c <__udivmoddi4+0x2bc>
 8000d5c:	4288      	cmp	r0, r1
 8000d5e:	f240 8085 	bls.w	8000e6c <__udivmoddi4+0x2bc>
 8000d62:	f1a8 0802 	sub.w	r8, r8, #2
 8000d66:	4461      	add	r1, ip
 8000d68:	1a09      	subs	r1, r1, r0
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d70:	fb09 1110 	mls	r1, r9, r0, r1
 8000d74:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d7c:	458e      	cmp	lr, r1
 8000d7e:	d908      	bls.n	8000d92 <__udivmoddi4+0x1e2>
 8000d80:	eb1c 0101 	adds.w	r1, ip, r1
 8000d84:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d88:	d26c      	bcs.n	8000e64 <__udivmoddi4+0x2b4>
 8000d8a:	458e      	cmp	lr, r1
 8000d8c:	d96a      	bls.n	8000e64 <__udivmoddi4+0x2b4>
 8000d8e:	3802      	subs	r0, #2
 8000d90:	4461      	add	r1, ip
 8000d92:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d96:	fba0 9402 	umull	r9, r4, r0, r2
 8000d9a:	eba1 010e 	sub.w	r1, r1, lr
 8000d9e:	42a1      	cmp	r1, r4
 8000da0:	46c8      	mov	r8, r9
 8000da2:	46a6      	mov	lr, r4
 8000da4:	d356      	bcc.n	8000e54 <__udivmoddi4+0x2a4>
 8000da6:	d053      	beq.n	8000e50 <__udivmoddi4+0x2a0>
 8000da8:	b15d      	cbz	r5, 8000dc2 <__udivmoddi4+0x212>
 8000daa:	ebb3 0208 	subs.w	r2, r3, r8
 8000dae:	eb61 010e 	sbc.w	r1, r1, lr
 8000db2:	fa01 f707 	lsl.w	r7, r1, r7
 8000db6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dba:	40f1      	lsrs	r1, r6
 8000dbc:	431f      	orrs	r7, r3
 8000dbe:	e9c5 7100 	strd	r7, r1, [r5]
 8000dc2:	2600      	movs	r6, #0
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	f1c2 0320 	rsb	r3, r2, #32
 8000dce:	40d8      	lsrs	r0, r3
 8000dd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dd4:	fa21 f303 	lsr.w	r3, r1, r3
 8000dd8:	4091      	lsls	r1, r2
 8000dda:	4301      	orrs	r1, r0
 8000ddc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000de8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dec:	0c0b      	lsrs	r3, r1, #16
 8000dee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000df2:	fb00 f60e 	mul.w	r6, r0, lr
 8000df6:	429e      	cmp	r6, r3
 8000df8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x260>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e06:	d22f      	bcs.n	8000e68 <__udivmoddi4+0x2b8>
 8000e08:	429e      	cmp	r6, r3
 8000e0a:	d92d      	bls.n	8000e68 <__udivmoddi4+0x2b8>
 8000e0c:	3802      	subs	r0, #2
 8000e0e:	4463      	add	r3, ip
 8000e10:	1b9b      	subs	r3, r3, r6
 8000e12:	b289      	uxth	r1, r1
 8000e14:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e18:	fb07 3316 	mls	r3, r7, r6, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb06 f30e 	mul.w	r3, r6, lr
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d908      	bls.n	8000e3a <__udivmoddi4+0x28a>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e30:	d216      	bcs.n	8000e60 <__udivmoddi4+0x2b0>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d914      	bls.n	8000e60 <__udivmoddi4+0x2b0>
 8000e36:	3e02      	subs	r6, #2
 8000e38:	4461      	add	r1, ip
 8000e3a:	1ac9      	subs	r1, r1, r3
 8000e3c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e40:	e738      	b.n	8000cb4 <__udivmoddi4+0x104>
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e705      	b.n	8000c54 <__udivmoddi4+0xa4>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e3      	b.n	8000c14 <__udivmoddi4+0x64>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6f8      	b.n	8000c42 <__udivmoddi4+0x92>
 8000e50:	454b      	cmp	r3, r9
 8000e52:	d2a9      	bcs.n	8000da8 <__udivmoddi4+0x1f8>
 8000e54:	ebb9 0802 	subs.w	r8, r9, r2
 8000e58:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7a3      	b.n	8000da8 <__udivmoddi4+0x1f8>
 8000e60:	4646      	mov	r6, r8
 8000e62:	e7ea      	b.n	8000e3a <__udivmoddi4+0x28a>
 8000e64:	4620      	mov	r0, r4
 8000e66:	e794      	b.n	8000d92 <__udivmoddi4+0x1e2>
 8000e68:	4640      	mov	r0, r8
 8000e6a:	e7d1      	b.n	8000e10 <__udivmoddi4+0x260>
 8000e6c:	46d0      	mov	r8, sl
 8000e6e:	e77b      	b.n	8000d68 <__udivmoddi4+0x1b8>
 8000e70:	3b02      	subs	r3, #2
 8000e72:	4461      	add	r1, ip
 8000e74:	e732      	b.n	8000cdc <__udivmoddi4+0x12c>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e709      	b.n	8000c8e <__udivmoddi4+0xde>
 8000e7a:	4464      	add	r4, ip
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	e742      	b.n	8000d06 <__udivmoddi4+0x156>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <FIFO_GPIO_init>:
};

#define IMG_WIDTH  cam_sizes[cam_framesize].width
#define IMG_HEIGHT cam_sizes[cam_framesize].height

static void FIFO_GPIO_init(void) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60bb      	str	r3, [r7, #8]
 8000e8e:	4b38      	ldr	r3, [pc, #224]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	4a37      	ldr	r2, [pc, #220]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9a:	4b35      	ldr	r3, [pc, #212]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
 8000eaa:	4b31      	ldr	r3, [pc, #196]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	4a30      	ldr	r2, [pc, #192]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000eb0:	f043 0302 	orr.w	r3, r3, #2
 8000eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb6:	4b2e      	ldr	r3, [pc, #184]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	603b      	str	r3, [r7, #0]
 8000ec6:	4b2a      	ldr	r3, [pc, #168]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a29      	ldr	r2, [pc, #164]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000ecc:	f043 0304 	orr.w	r3, r3, #4
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b27      	ldr	r3, [pc, #156]	; (8000f70 <FIFO_GPIO_init+0xec>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pin = OV7725_OE_PIN;
 8000ee6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000eea:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(OV7725_OE_PORT, &GPIO_InitStructure);
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4820      	ldr	r0, [pc, #128]	; (8000f74 <FIFO_GPIO_init+0xf0>)
 8000ef4:	f004 f9c4 	bl	8005280 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = OV7725_WRST_PIN;
 8000ef8:	2310      	movs	r3, #16
 8000efa:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(OV7725_WRST_PORT, &GPIO_InitStructure);
 8000efc:	f107 030c 	add.w	r3, r7, #12
 8000f00:	4619      	mov	r1, r3
 8000f02:	481c      	ldr	r0, [pc, #112]	; (8000f74 <FIFO_GPIO_init+0xf0>)
 8000f04:	f004 f9bc 	bl	8005280 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = OV7725_RRST_PIN;
 8000f08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f0c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(OV7725_RRST_PORT, &GPIO_InitStructure);
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	4619      	mov	r1, r3
 8000f14:	4817      	ldr	r0, [pc, #92]	; (8000f74 <FIFO_GPIO_init+0xf0>)
 8000f16:	f004 f9b3 	bl	8005280 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = OV7725_RCLK_PIN;
 8000f1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f1e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(OV7725_RCLK_PORT, &GPIO_InitStructure);
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	4619      	mov	r1, r3
 8000f26:	4814      	ldr	r0, [pc, #80]	; (8000f78 <FIFO_GPIO_init+0xf4>)
 8000f28:	f004 f9aa 	bl	8005280 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = OV7725_WE_PIN;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(OV7725_WE_PORT, &GPIO_InitStructure);
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	4619      	mov	r1, r3
 8000f36:	4810      	ldr	r0, [pc, #64]	; (8000f78 <FIFO_GPIO_init+0xf4>)
 8000f38:	f004 f9a2 	bl	8005280 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = OV7725_D0_PIN | OV7725_D1_PIN | OV7725_D2_PIN | OV7725_D3_PIN | OV7725_D4_PIN
 8000f3c:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8000f40:	60fb      	str	r3, [r7, #12]
							 | OV7725_D5_PIN | OV7725_D6_PIN | OV7725_D7_PIN;
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(OV7725_DATA_PORT, &GPIO_InitStructure);
 8000f4e:	f107 030c 	add.w	r3, r7, #12
 8000f52:	4619      	mov	r1, r3
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <FIFO_GPIO_init+0xf8>)
 8000f56:	f004 f993 	bl	8005280 <HAL_GPIO_Init>

	FIFO_OE_L;
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <FIFO_GPIO_init+0xf0>)
 8000f5c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000f60:	619a      	str	r2, [r3, #24]
	FIFO_WE_H;
 8000f62:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <FIFO_GPIO_init+0xf4>)
 8000f64:	2202      	movs	r2, #2
 8000f66:	619a      	str	r2, [r3, #24]
}
 8000f68:	bf00      	nop
 8000f6a:	3720      	adds	r7, #32
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020000 	.word	0x40020000
 8000f78:	40020400 	.word	0x40020400
 8000f7c:	40020800 	.word	0x40020800

08000f80 <VSYNC_GPIO_init>:

static void VSYNC_GPIO_init(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	603b      	str	r3, [r7, #0]
 8000f8a:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <VSYNC_GPIO_init+0x58>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a12      	ldr	r2, [pc, #72]	; (8000fd8 <VSYNC_GPIO_init+0x58>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <VSYNC_GPIO_init+0x58>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStructure.Pin = OV7725_VSYNC_PIN;
 8000fa2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fa6:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8000fa8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000fac:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(OV7725_VSYNC_PORT, &GPIO_InitStructure);
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4808      	ldr	r0, [pc, #32]	; (8000fdc <VSYNC_GPIO_init+0x5c>)
 8000fbc:	f004 f960 	bl	8005280 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(OV7725_VSYNC_EXTI_IRQ, 0, 3);
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	2028      	movs	r0, #40	; 0x28
 8000fc6:	f003 fd92 	bl	8004aee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OV7725_VSYNC_EXTI_IRQ);
 8000fca:	2028      	movs	r0, #40	; 0x28
 8000fcc:	f003 fdab 	bl	8004b26 <HAL_NVIC_EnableIRQ>
}
 8000fd0:	bf00      	nop
 8000fd2:	3718      	adds	r7, #24
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40020400 	.word	0x40020400

08000fe0 <camera_GPIO_init>:

void camera_GPIO_init(void) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	SCCB_GPIO_init();
 8000fe4:	f002 fc88 	bl	80038f8 <SCCB_GPIO_init>
	FIFO_GPIO_init();
 8000fe8:	f7ff ff4c 	bl	8000e84 <FIFO_GPIO_init>
	VSYNC_GPIO_init();
 8000fec:	f7ff ffc8 	bl	8000f80 <VSYNC_GPIO_init>
}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <camera_init_internal>:

static CameraState camera_init_internal(void) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
	uint8_t dev_id = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	71fb      	strb	r3, [r7, #7]

	if (SCCB_send_byte(REG_COM7, COM7_REGISTER_RESET) == SCCB_FAIL) {
 8000ffe:	2180      	movs	r1, #128	; 0x80
 8001000:	2012      	movs	r0, #18
 8001002:	f002 fe01 	bl	8003c08 <SCCB_send_byte>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <camera_init_internal+0x1c>
		return CAM_NOT_FOUND;
 800100c:	2302      	movs	r3, #2
 800100e:	e035      	b.n	800107c <camera_init_internal+0x88>
	}

	if (SCCB_read_byte(REG_VER, &dev_id, 1) == SCCB_FAIL) {
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	200b      	movs	r0, #11
 8001018:	f002 fe25 	bl	8003c66 <SCCB_read_byte>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <camera_init_internal+0x32>
		return CAM_NOT_FOUND;
 8001022:	2302      	movs	r3, #2
 8001024:	e02a      	b.n	800107c <camera_init_internal+0x88>
	}

	if (dev_id == OV7725_ID) {
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	2b21      	cmp	r3, #33	; 0x21
 800102a:	d124      	bne.n	8001076 <camera_init_internal+0x82>
		for (volatile uint16_t i = 0; i < INIT_REG_NUM; ++i) {
 800102c:	2300      	movs	r3, #0
 800102e:	80bb      	strh	r3, [r7, #4]
 8001030:	e01a      	b.n	8001068 <camera_init_internal+0x74>
			if (SCCB_send_byte(init_config[i].address, init_config[i].value) == SCCB_FAIL) {
 8001032:	88bb      	ldrh	r3, [r7, #4]
 8001034:	b29b      	uxth	r3, r3
 8001036:	461a      	mov	r2, r3
 8001038:	4b12      	ldr	r3, [pc, #72]	; (8001084 <camera_init_internal+0x90>)
 800103a:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 800103e:	b29a      	uxth	r2, r3
 8001040:	88bb      	ldrh	r3, [r7, #4]
 8001042:	b29b      	uxth	r3, r3
 8001044:	490f      	ldr	r1, [pc, #60]	; (8001084 <camera_init_internal+0x90>)
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	440b      	add	r3, r1
 800104a:	785b      	ldrb	r3, [r3, #1]
 800104c:	4619      	mov	r1, r3
 800104e:	4610      	mov	r0, r2
 8001050:	f002 fdda 	bl	8003c08 <SCCB_send_byte>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d101      	bne.n	800105e <camera_init_internal+0x6a>
				return CAM_INIT_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e00e      	b.n	800107c <camera_init_internal+0x88>
		for (volatile uint16_t i = 0; i < INIT_REG_NUM; ++i) {
 800105e:	88bb      	ldrh	r3, [r7, #4]
 8001060:	b29b      	uxth	r3, r3
 8001062:	3301      	adds	r3, #1
 8001064:	b29b      	uxth	r3, r3
 8001066:	80bb      	strh	r3, [r7, #4]
 8001068:	234d      	movs	r3, #77	; 0x4d
 800106a:	b29a      	uxth	r2, r3
 800106c:	88bb      	ldrh	r3, [r7, #4]
 800106e:	b29b      	uxth	r3, r3
 8001070:	429a      	cmp	r2, r3
 8001072:	d8de      	bhi.n	8001032 <camera_init_internal+0x3e>
 8001074:	e001      	b.n	800107a <camera_init_internal+0x86>
			}
		}
	} else {
		return CAM_NOT_FOUND;
 8001076:	2302      	movs	r3, #2
 8001078:	e000      	b.n	800107c <camera_init_internal+0x88>
	}
	return CAM_CONFIGURED;
 800107a:	2303      	movs	r3, #3
}
 800107c:	4618      	mov	r0, r3
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000000 	.word	0x20000000

08001088 <camera_init>:

CameraState camera_init(void) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
	volatile uint8_t retry = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	71fb      	strb	r3, [r7, #7]
	while (camera_init_internal() != CAM_CONFIGURED) {
 8001092:	e00a      	b.n	80010aa <camera_init+0x22>
		++retry;
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	b2db      	uxtb	r3, r3
 8001098:	3301      	adds	r3, #1
 800109a:	b2db      	uxtb	r3, r3
 800109c:	71fb      	strb	r3, [r7, #7]
		if (retry > 5) {
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b05      	cmp	r3, #5
 80010a4:	d901      	bls.n	80010aa <camera_init+0x22>
			return CAM_NOT_INITED;
 80010a6:	2300      	movs	r3, #0
 80010a8:	e029      	b.n	80010fe <camera_init+0x76>
	while (camera_init_internal() != CAM_CONFIGURED) {
 80010aa:	f7ff ffa3 	bl	8000ff4 <camera_init_internal>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d1ef      	bne.n	8001094 <camera_init+0xc>
		}
	}

	cam_set_effect(CAM_FX_NORMAL);
 80010b4:	2000      	movs	r0, #0
 80010b6:	f000 fa2d 	bl	8001514 <cam_set_effect>
	cam_set_lightmode(CAM_LIGHT_HOME);
 80010ba:	2004      	movs	r0, #4
 80010bc:	f000 f900 	bl	80012c0 <cam_set_lightmode>
	cam_set_saturation(0);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f000 f9e7 	bl	8001494 <cam_set_saturation>
	cam_set_brightness(0);
 80010c6:	2000      	movs	r0, #0
 80010c8:	f000 f996 	bl	80013f8 <cam_set_brightness>
	cam_set_contrast(2);
 80010cc:	2002      	movs	r0, #2
 80010ce:	f000 fa05 	bl	80014dc <cam_set_contrast>
	// cam_set_frameoffset((240 - 120) / 2, (320 - 160) / 2);
	// cam_set_framesize(QQVGA_120x160);
	cam_set_window(IMG_WIDTH / 2, IMG_HEIGHT / 2, cam_framesize);
 80010d2:	4b0d      	ldr	r3, [pc, #52]	; (8001108 <camera_init+0x80>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <camera_init+0x84>)
 80010da:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80010de:	085b      	lsrs	r3, r3, #1
 80010e0:	b298      	uxth	r0, r3
 80010e2:	4b09      	ldr	r3, [pc, #36]	; (8001108 <camera_init+0x80>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	4a09      	ldr	r2, [pc, #36]	; (800110c <camera_init+0x84>)
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	885b      	ldrh	r3, [r3, #2]
 80010ee:	085b      	lsrs	r3, r3, #1
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	4a05      	ldr	r2, [pc, #20]	; (8001108 <camera_init+0x80>)
 80010f4:	7812      	ldrb	r2, [r2, #0]
 80010f6:	4619      	mov	r1, r3
 80010f8:	f000 f82c 	bl	8001154 <cam_set_window>

	return CAM_CONFIGURED;
 80010fc:	2303      	movs	r3, #3
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	2000009b 	.word	0x2000009b
 800110c:	08008fa4 	.word	0x08008fa4

08001110 <cam_set_state>:
void cam_set_state(CameraState state) { cam_state = state; }
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	4a04      	ldr	r2, [pc, #16]	; (800112c <cam_set_state+0x1c>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	7013      	strb	r3, [r2, #0]
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	2000012c 	.word	0x2000012c

08001130 <cam_set_colormode>:

void cam_set_colormode(CamColorMode mode) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
	// if (SCCB_send_byte(REG_COM7, cam_color_mode[mode]))
	// 	;
	cam_set_effect(CAM_FX_BW);
 800113a:	2001      	movs	r0, #1
 800113c:	f000 f9ea 	bl	8001514 <cam_set_effect>
	cam_colormode = mode;
 8001140:	4a03      	ldr	r2, [pc, #12]	; (8001150 <cam_set_colormode+0x20>)
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	7013      	strb	r3, [r2, #0]
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000009a 	.word	0x2000009a

08001154 <cam_set_window>:
	SCCB_send_byte(REG_HREF, temp);

	SCCB_send_byte(REG_DSPAuto, 0xff);
}

void cam_set_window(uint16_t off_x, uint16_t off_y, CamFrameSize size) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	80fb      	strh	r3, [r7, #6]
 800115e:	460b      	mov	r3, r1
 8001160:	80bb      	strh	r3, [r7, #4]
 8001162:	4613      	mov	r3, r2
 8001164:	70fb      	strb	r3, [r7, #3]
	uint8_t reg_raw, cal_temp;
	uint16_t width = cam_sizes[size].width;
 8001166:	78fb      	ldrb	r3, [r7, #3]
 8001168:	4a53      	ldr	r2, [pc, #332]	; (80012b8 <cam_set_window+0x164>)
 800116a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800116e:	81fb      	strh	r3, [r7, #14]
	uint16_t height = cam_sizes[size].height;
 8001170:	78fb      	ldrb	r3, [r7, #3]
 8001172:	4a51      	ldr	r2, [pc, #324]	; (80012b8 <cam_set_window+0x164>)
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	885b      	ldrh	r3, [r3, #2]
 800117a:	81bb      	strh	r3, [r7, #12]

	SCCB_send_byte(REG_COM7, COM7_SELECT_QVGA | COM7_FORMAT_RGB565 | COM7_OUTPUT_RGB);
 800117c:	2146      	movs	r1, #70	; 0x46
 800117e:	2012      	movs	r0, #18
 8001180:	f002 fd42 	bl	8003c08 <SCCB_send_byte>

	SCCB_read_byte(REG_HSTART, &reg_raw, 1);
 8001184:	f107 030a 	add.w	r3, r7, #10
 8001188:	2201      	movs	r2, #1
 800118a:	4619      	mov	r1, r3
 800118c:	2017      	movs	r0, #23
 800118e:	f002 fd6a 	bl	8003c66 <SCCB_read_byte>
	// MSB 8 bit stored in HSTART, LSB 2 bit stored in HREF
	cal_temp = (reg_raw + (off_x >> 2));
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	089b      	lsrs	r3, r3, #2
 8001196:	b29b      	uxth	r3, r3
 8001198:	b2da      	uxtb	r2, r3
 800119a:	7abb      	ldrb	r3, [r7, #10]
 800119c:	4413      	add	r3, r2
 800119e:	72fb      	strb	r3, [r7, #11]
	SCCB_send_byte(REG_HSTART, cal_temp);
 80011a0:	7afb      	ldrb	r3, [r7, #11]
 80011a2:	4619      	mov	r1, r3
 80011a4:	2017      	movs	r0, #23
 80011a6:	f002 fd2f 	bl	8003c08 <SCCB_send_byte>

	SCCB_read_byte(REG_VSTRT, &reg_raw, 1);
 80011aa:	f107 030a 	add.w	r3, r7, #10
 80011ae:	2201      	movs	r2, #1
 80011b0:	4619      	mov	r1, r3
 80011b2:	2019      	movs	r0, #25
 80011b4:	f002 fd57 	bl	8003c66 <SCCB_read_byte>
	// MSB 8 bit stored in VSTART, LSB 1 bit stored in HREF
	cal_temp = (reg_raw + (off_y >> 1));
 80011b8:	88bb      	ldrh	r3, [r7, #4]
 80011ba:	085b      	lsrs	r3, r3, #1
 80011bc:	b29b      	uxth	r3, r3
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	7abb      	ldrb	r3, [r7, #10]
 80011c2:	4413      	add	r3, r2
 80011c4:	72fb      	strb	r3, [r7, #11]
	SCCB_send_byte(REG_VSTRT, cal_temp);
 80011c6:	7afb      	ldrb	r3, [r7, #11]
 80011c8:	4619      	mov	r1, r3
 80011ca:	2019      	movs	r0, #25
 80011cc:	f002 fd1c 	bl	8003c08 <SCCB_send_byte>

	// horizontal sensor width, MSB 8 bit stored in HSIZE, LSB 2bit stored in HREF
	SCCB_send_byte(REG_HSIZE, width >> 2);
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	4619      	mov	r1, r3
 80011da:	2018      	movs	r0, #24
 80011dc:	f002 fd14 	bl	8003c08 <SCCB_send_byte>
	// vertical sensor height, MSB 8 bit stored in VSIZE, LSB 1 bit stored in HREF
	SCCB_send_byte(REG_VSIZE, height >> 1);
 80011e0:	89bb      	ldrh	r3, [r7, #12]
 80011e2:	085b      	lsrs	r3, r3, #1
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	4619      	mov	r1, r3
 80011ea:	201a      	movs	r0, #26
 80011ec:	f002 fd0c 	bl	8003c08 <SCCB_send_byte>

	SCCB_read_byte(REG_HREF, &reg_raw, 1);
 80011f0:	f107 030a 	add.w	r3, r7, #10
 80011f4:	2201      	movs	r2, #1
 80011f6:	4619      	mov	r1, r3
 80011f8:	2032      	movs	r0, #50	; 0x32
 80011fa:	f002 fd34 	bl	8003c66 <SCCB_read_byte>
	// store width LSB, height LSB, offset x LSB, offset y LSB in HREF
	cal_temp = (reg_raw | (width & 0x03) | ((height & 0x01) << 2) | ((off_x & 0x03) << 4) | ((off_y & 0x01) << 6));
 80011fe:	89fb      	ldrh	r3, [r7, #14]
 8001200:	b25b      	sxtb	r3, r3
 8001202:	f003 0303 	and.w	r3, r3, #3
 8001206:	b25a      	sxtb	r2, r3
 8001208:	7abb      	ldrb	r3, [r7, #10]
 800120a:	b25b      	sxtb	r3, r3
 800120c:	4313      	orrs	r3, r2
 800120e:	b25a      	sxtb	r2, r3
 8001210:	89bb      	ldrh	r3, [r7, #12]
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	b25b      	sxtb	r3, r3
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	b25b      	sxtb	r3, r3
 800121c:	4313      	orrs	r3, r2
 800121e:	b25a      	sxtb	r2, r3
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	011b      	lsls	r3, r3, #4
 8001224:	b25b      	sxtb	r3, r3
 8001226:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800122a:	b25b      	sxtb	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b25a      	sxtb	r2, r3
 8001230:	88bb      	ldrh	r3, [r7, #4]
 8001232:	019b      	lsls	r3, r3, #6
 8001234:	b25b      	sxtb	r3, r3
 8001236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800123a:	b25b      	sxtb	r3, r3
 800123c:	4313      	orrs	r3, r2
 800123e:	b25b      	sxtb	r3, r3
 8001240:	72fb      	strb	r3, [r7, #11]
	SCCB_send_byte(REG_HREF, cal_temp);
 8001242:	7afb      	ldrb	r3, [r7, #11]
 8001244:	4619      	mov	r1, r3
 8001246:	2032      	movs	r0, #50	; 0x32
 8001248:	f002 fcde 	bl	8003c08 <SCCB_send_byte>

	// output size
	SCCB_send_byte(REG_HOutSize, width >> 2);
 800124c:	89fb      	ldrh	r3, [r7, #14]
 800124e:	089b      	lsrs	r3, r3, #2
 8001250:	b29b      	uxth	r3, r3
 8001252:	b2db      	uxtb	r3, r3
 8001254:	4619      	mov	r1, r3
 8001256:	2029      	movs	r0, #41	; 0x29
 8001258:	f002 fcd6 	bl	8003c08 <SCCB_send_byte>
	SCCB_send_byte(REG_VOutSize, height >> 1);
 800125c:	89bb      	ldrh	r3, [r7, #12]
 800125e:	085b      	lsrs	r3, r3, #1
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	4619      	mov	r1, r3
 8001266:	202c      	movs	r0, #44	; 0x2c
 8001268:	f002 fcce 	bl	8003c08 <SCCB_send_byte>
	SCCB_read_byte(REG_EXHCH, &reg_raw, 1);
 800126c:	f107 030a 	add.w	r3, r7, #10
 8001270:	2201      	movs	r2, #1
 8001272:	4619      	mov	r1, r3
 8001274:	202a      	movs	r0, #42	; 0x2a
 8001276:	f002 fcf6 	bl	8003c66 <SCCB_read_byte>
	cal_temp = (reg_raw | (width & 0x03) | ((height & 0x01) << 2));
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	b25b      	sxtb	r3, r3
 800127e:	f003 0303 	and.w	r3, r3, #3
 8001282:	b25a      	sxtb	r2, r3
 8001284:	7abb      	ldrb	r3, [r7, #10]
 8001286:	b25b      	sxtb	r3, r3
 8001288:	4313      	orrs	r3, r2
 800128a:	b25a      	sxtb	r2, r3
 800128c:	89bb      	ldrh	r3, [r7, #12]
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	b25b      	sxtb	r3, r3
 8001292:	f003 0304 	and.w	r3, r3, #4
 8001296:	b25b      	sxtb	r3, r3
 8001298:	4313      	orrs	r3, r2
 800129a:	b25b      	sxtb	r3, r3
 800129c:	72fb      	strb	r3, [r7, #11]

	SCCB_send_byte(REG_EXHCH, cal_temp);
 800129e:	7afb      	ldrb	r3, [r7, #11]
 80012a0:	4619      	mov	r1, r3
 80012a2:	202a      	movs	r0, #42	; 0x2a
 80012a4:	f002 fcb0 	bl	8003c08 <SCCB_send_byte>

	cam_framesize = size;
 80012a8:	4a04      	ldr	r2, [pc, #16]	; (80012bc <cam_set_window+0x168>)
 80012aa:	78fb      	ldrb	r3, [r7, #3]
 80012ac:	7013      	strb	r3, [r2, #0]
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	08008fa4 	.word	0x08008fa4
 80012bc:	2000009b 	.word	0x2000009b

080012c0 <cam_set_lightmode>:
	SCCB_send_byte(REG_EDGE1, EDGE1_THRESHOLD(thresh));
	SCCB_send_byte(REG_EDGE2, upperlim);
	SCCB_send_byte(REG_EDGE3, lowerlim);
}

void cam_set_lightmode(CamLightMode mode) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	2b05      	cmp	r3, #5
 80012ce:	f200 808d 	bhi.w	80013ec <cam_set_lightmode+0x12c>
 80012d2:	a201      	add	r2, pc, #4	; (adr r2, 80012d8 <cam_set_lightmode+0x18>)
 80012d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012d8:	080012f1 	.word	0x080012f1
 80012dc:	08001313 	.word	0x08001313
 80012e0:	08001345 	.word	0x08001345
 80012e4:	08001377 	.word	0x08001377
 80012e8:	080013a9 	.word	0x080013a9
 80012ec:	080013db 	.word	0x080013db
		case CAM_LIGHT_AUTO:				// Auto
			SCCB_send_byte(REG_COM8, 0xff); // AWB on
 80012f0:	21ff      	movs	r1, #255	; 0xff
 80012f2:	2013      	movs	r0, #19
 80012f4:	f002 fc88 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_COM5, 0x65);
 80012f8:	2165      	movs	r1, #101	; 0x65
 80012fa:	200e      	movs	r0, #14
 80012fc:	f002 fc84 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFL, 0x00);
 8001300:	2100      	movs	r1, #0
 8001302:	202d      	movs	r0, #45	; 0x2d
 8001304:	f002 fc80 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFH, 0x00);
 8001308:	2100      	movs	r1, #0
 800130a:	202e      	movs	r0, #46	; 0x2e
 800130c:	f002 fc7c 	bl	8003c08 <SCCB_send_byte>
			break;
 8001310:	e06d      	b.n	80013ee <cam_set_lightmode+0x12e>
		case CAM_LIGHT_SUNNY:				// sunny
			SCCB_send_byte(REG_COM8, 0xfd); // AWB off
 8001312:	21fd      	movs	r1, #253	; 0xfd
 8001314:	2013      	movs	r0, #19
 8001316:	f002 fc77 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_BLUE, 0x5a);
 800131a:	215a      	movs	r1, #90	; 0x5a
 800131c:	2001      	movs	r0, #1
 800131e:	f002 fc73 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_RED, 0x5c);
 8001322:	215c      	movs	r1, #92	; 0x5c
 8001324:	2002      	movs	r0, #2
 8001326:	f002 fc6f 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_COM5, 0x65);
 800132a:	2165      	movs	r1, #101	; 0x65
 800132c:	200e      	movs	r0, #14
 800132e:	f002 fc6b 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFL, 0x00);
 8001332:	2100      	movs	r1, #0
 8001334:	202d      	movs	r0, #45	; 0x2d
 8001336:	f002 fc67 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFH, 0x00);
 800133a:	2100      	movs	r1, #0
 800133c:	202e      	movs	r0, #46	; 0x2e
 800133e:	f002 fc63 	bl	8003c08 <SCCB_send_byte>
			break;
 8001342:	e054      	b.n	80013ee <cam_set_lightmode+0x12e>
		case CAM_LIGHT_CLOUDY:				// cloudy
			SCCB_send_byte(REG_COM8, 0xfd); // AWB off
 8001344:	21fd      	movs	r1, #253	; 0xfd
 8001346:	2013      	movs	r0, #19
 8001348:	f002 fc5e 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_BLUE, 0x58);
 800134c:	2158      	movs	r1, #88	; 0x58
 800134e:	2001      	movs	r0, #1
 8001350:	f002 fc5a 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_RED, 0x60);
 8001354:	2160      	movs	r1, #96	; 0x60
 8001356:	2002      	movs	r0, #2
 8001358:	f002 fc56 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_COM5, 0x65);
 800135c:	2165      	movs	r1, #101	; 0x65
 800135e:	200e      	movs	r0, #14
 8001360:	f002 fc52 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFL, 0x00);
 8001364:	2100      	movs	r1, #0
 8001366:	202d      	movs	r0, #45	; 0x2d
 8001368:	f002 fc4e 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFH, 0x00);
 800136c:	2100      	movs	r1, #0
 800136e:	202e      	movs	r0, #46	; 0x2e
 8001370:	f002 fc4a 	bl	8003c08 <SCCB_send_byte>
			break;
 8001374:	e03b      	b.n	80013ee <cam_set_lightmode+0x12e>
		case CAM_LIGHT_OFFICE:				// office
			SCCB_send_byte(REG_COM8, 0xfd); // AWB off
 8001376:	21fd      	movs	r1, #253	; 0xfd
 8001378:	2013      	movs	r0, #19
 800137a:	f002 fc45 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_BLUE, 0x84);
 800137e:	2184      	movs	r1, #132	; 0x84
 8001380:	2001      	movs	r0, #1
 8001382:	f002 fc41 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_RED, 0x4c);
 8001386:	214c      	movs	r1, #76	; 0x4c
 8001388:	2002      	movs	r0, #2
 800138a:	f002 fc3d 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_COM5, 0x65);
 800138e:	2165      	movs	r1, #101	; 0x65
 8001390:	200e      	movs	r0, #14
 8001392:	f002 fc39 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFL, 0x00);
 8001396:	2100      	movs	r1, #0
 8001398:	202d      	movs	r0, #45	; 0x2d
 800139a:	f002 fc35 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFH, 0x00);
 800139e:	2100      	movs	r1, #0
 80013a0:	202e      	movs	r0, #46	; 0x2e
 80013a2:	f002 fc31 	bl	8003c08 <SCCB_send_byte>
			break;
 80013a6:	e022      	b.n	80013ee <cam_set_lightmode+0x12e>
		case CAM_LIGHT_HOME:				// home
			SCCB_send_byte(REG_COM8, 0xfd); // AWB off
 80013a8:	21fd      	movs	r1, #253	; 0xfd
 80013aa:	2013      	movs	r0, #19
 80013ac:	f002 fc2c 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_BLUE, 0x96);
 80013b0:	2196      	movs	r1, #150	; 0x96
 80013b2:	2001      	movs	r0, #1
 80013b4:	f002 fc28 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_RED, 0x40);
 80013b8:	2140      	movs	r1, #64	; 0x40
 80013ba:	2002      	movs	r0, #2
 80013bc:	f002 fc24 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_COM5, 0x65);
 80013c0:	2165      	movs	r1, #101	; 0x65
 80013c2:	200e      	movs	r0, #14
 80013c4:	f002 fc20 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFL, 0x00);
 80013c8:	2100      	movs	r1, #0
 80013ca:	202d      	movs	r0, #45	; 0x2d
 80013cc:	f002 fc1c 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_ADVFH, 0x00);
 80013d0:	2100      	movs	r1, #0
 80013d2:	202e      	movs	r0, #46	; 0x2e
 80013d4:	f002 fc18 	bl	8003c08 <SCCB_send_byte>
			break;
 80013d8:	e009      	b.n	80013ee <cam_set_lightmode+0x12e>

		case CAM_LIGHT_NIGHT:				// night
			SCCB_send_byte(REG_COM8, 0xff); // AWB on
 80013da:	21ff      	movs	r1, #255	; 0xff
 80013dc:	2013      	movs	r0, #19
 80013de:	f002 fc13 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_COM5, 0xe5);
 80013e2:	21e5      	movs	r1, #229	; 0xe5
 80013e4:	200e      	movs	r0, #14
 80013e6:	f002 fc0f 	bl	8003c08 <SCCB_send_byte>
			break;
 80013ea:	e000      	b.n	80013ee <cam_set_lightmode+0x12e>
		default: break;
 80013ec:	bf00      	nop
	}
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop

080013f8 <cam_set_brightness>:

void cam_set_brightness(int8_t brightness) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	uint8_t _sign = (brightness >= 0) ? 0x06 : 0x0E;
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	2b00      	cmp	r3, #0
 8001408:	db01      	blt.n	800140e <cam_set_brightness+0x16>
 800140a:	2306      	movs	r3, #6
 800140c:	e000      	b.n	8001410 <cam_set_brightness+0x18>
 800140e:	230e      	movs	r3, #14
 8001410:	73fb      	strb	r3, [r7, #15]
	uint8_t _brightness;

	switch (brightness) {
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	3304      	adds	r3, #4
 8001418:	2b08      	cmp	r3, #8
 800141a:	d827      	bhi.n	800146c <cam_set_brightness+0x74>
 800141c:	a201      	add	r2, pc, #4	; (adr r2, 8001424 <cam_set_brightness+0x2c>)
 800141e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001422:	bf00      	nop
 8001424:	0800144f 	.word	0x0800144f
 8001428:	08001455 	.word	0x08001455
 800142c:	0800145b 	.word	0x0800145b
 8001430:	08001467 	.word	0x08001467
 8001434:	08001461 	.word	0x08001461
 8001438:	0800145b 	.word	0x0800145b
 800143c:	08001455 	.word	0x08001455
 8001440:	0800144f 	.word	0x0800144f
 8001444:	08001449 	.word	0x08001449
		case 4: _brightness = 0x48; break;
 8001448:	2348      	movs	r3, #72	; 0x48
 800144a:	73bb      	strb	r3, [r7, #14]
 800144c:	e013      	b.n	8001476 <cam_set_brightness+0x7e>
		case 3:
		case -4: _brightness = 0x38; break;
 800144e:	2338      	movs	r3, #56	; 0x38
 8001450:	73bb      	strb	r3, [r7, #14]
 8001452:	e010      	b.n	8001476 <cam_set_brightness+0x7e>
		case 2:
		case -3: _brightness = 0x28; break;
 8001454:	2328      	movs	r3, #40	; 0x28
 8001456:	73bb      	strb	r3, [r7, #14]
 8001458:	e00d      	b.n	8001476 <cam_set_brightness+0x7e>
		case 1:
		case -2: _brightness = 0x18; break;
 800145a:	2318      	movs	r3, #24
 800145c:	73bb      	strb	r3, [r7, #14]
 800145e:	e00a      	b.n	8001476 <cam_set_brightness+0x7e>
		case 0: _brightness = 0x00; break;
 8001460:	2300      	movs	r3, #0
 8001462:	73bb      	strb	r3, [r7, #14]
 8001464:	e007      	b.n	8001476 <cam_set_brightness+0x7e>
		case -1: _brightness = 0x08; break;
 8001466:	2308      	movs	r3, #8
 8001468:	73bb      	strb	r3, [r7, #14]
 800146a:	e004      	b.n	8001476 <cam_set_brightness+0x7e>
		default: _brightness = _sign = 0; break;
 800146c:	2300      	movs	r3, #0
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	73bb      	strb	r3, [r7, #14]
 8001474:	bf00      	nop
	}

	SCCB_send_byte(REG_BRIGHT, _brightness);
 8001476:	7bbb      	ldrb	r3, [r7, #14]
 8001478:	4619      	mov	r1, r3
 800147a:	209b      	movs	r0, #155	; 0x9b
 800147c:	f002 fbc4 	bl	8003c08 <SCCB_send_byte>
	SCCB_send_byte(REG_SIGN, _sign);
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	4619      	mov	r1, r3
 8001484:	20ab      	movs	r0, #171	; 0xab
 8001486:	f002 fbbf 	bl	8003c08 <SCCB_send_byte>
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop

08001494 <cam_set_saturation>:

void cam_set_saturation(int8_t sat) {
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]
	if (sat >= -4 && sat <= 4) {
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	f113 0f04 	cmn.w	r3, #4
 80014a6:	db15      	blt.n	80014d4 <cam_set_saturation+0x40>
 80014a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	dc11      	bgt.n	80014d4 <cam_set_saturation+0x40>
		SCCB_send_byte(REG_USAT, (sat + 4) << 4);
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	3304      	adds	r3, #4
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	011b      	lsls	r3, r3, #4
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4619      	mov	r1, r3
 80014bc:	20a7      	movs	r0, #167	; 0xa7
 80014be:	f002 fba3 	bl	8003c08 <SCCB_send_byte>
		SCCB_send_byte(REG_VSAT, (sat + 4) << 4);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	3304      	adds	r3, #4
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	011b      	lsls	r3, r3, #4
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	4619      	mov	r1, r3
 80014ce:	20a8      	movs	r0, #168	; 0xa8
 80014d0:	f002 fb9a 	bl	8003c08 <SCCB_send_byte>
	}
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <cam_set_contrast>:

void cam_set_contrast(int8_t contrast) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
	if (contrast >= -4 && contrast <= 4)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	f113 0f04 	cmn.w	r3, #4
 80014ee:	db0d      	blt.n	800150c <cam_set_contrast+0x30>
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	dc09      	bgt.n	800150c <cam_set_contrast+0x30>
		SCCB_send_byte(REG_CNST, (0x30 - (4 - contrast) * 4));
 80014f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fc:	3308      	adds	r3, #8
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	b2db      	uxtb	r3, r3
 8001504:	4619      	mov	r1, r3
 8001506:	209c      	movs	r0, #156	; 0x9c
 8001508:	f002 fb7e 	bl	8003c08 <SCCB_send_byte>
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <cam_set_effect>:

void cam_set_effect(CamEffect effect) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
	switch (effect) {
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b06      	cmp	r3, #6
 8001522:	d864      	bhi.n	80015ee <cam_set_effect+0xda>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <cam_set_effect+0x18>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	08001549 	.word	0x08001549
 8001530:	08001563 	.word	0x08001563
 8001534:	0800157d 	.word	0x0800157d
 8001538:	08001597 	.word	0x08001597
 800153c:	080015b1 	.word	0x080015b1
 8001540:	080015cb 	.word	0x080015cb
 8001544:	080015e5 	.word	0x080015e5
		case CAM_FX_NORMAL: // normal
			SCCB_send_byte(REG_SDE, 0x06);
 8001548:	2106      	movs	r1, #6
 800154a:	20a6      	movs	r0, #166	; 0xa6
 800154c:	f002 fb5c 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_UFix, 0x80);
 8001550:	2180      	movs	r1, #128	; 0x80
 8001552:	2060      	movs	r0, #96	; 0x60
 8001554:	f002 fb58 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_VFix, 0x80);
 8001558:	2180      	movs	r1, #128	; 0x80
 800155a:	2061      	movs	r0, #97	; 0x61
 800155c:	f002 fb54 	bl	8003c08 <SCCB_send_byte>
			break;
 8001560:	e046      	b.n	80015f0 <cam_set_effect+0xdc>

		case CAM_FX_BW: // Black and white
			SCCB_send_byte(REG_SDE, 0x26);
 8001562:	2126      	movs	r1, #38	; 0x26
 8001564:	20a6      	movs	r0, #166	; 0xa6
 8001566:	f002 fb4f 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_UFix, 0x80);
 800156a:	2180      	movs	r1, #128	; 0x80
 800156c:	2060      	movs	r0, #96	; 0x60
 800156e:	f002 fb4b 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_VFix, 0x80);
 8001572:	2180      	movs	r1, #128	; 0x80
 8001574:	2061      	movs	r0, #97	; 0x61
 8001576:	f002 fb47 	bl	8003c08 <SCCB_send_byte>
			break;
 800157a:	e039      	b.n	80015f0 <cam_set_effect+0xdc>

		case CAM_FX_BLUE: // blue
			SCCB_send_byte(REG_SDE, 0x1e);
 800157c:	211e      	movs	r1, #30
 800157e:	20a6      	movs	r0, #166	; 0xa6
 8001580:	f002 fb42 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_UFix, 0xa0);
 8001584:	21a0      	movs	r1, #160	; 0xa0
 8001586:	2060      	movs	r0, #96	; 0x60
 8001588:	f002 fb3e 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_VFix, 0x40);
 800158c:	2140      	movs	r1, #64	; 0x40
 800158e:	2061      	movs	r0, #97	; 0x61
 8001590:	f002 fb3a 	bl	8003c08 <SCCB_send_byte>
			break;
 8001594:	e02c      	b.n	80015f0 <cam_set_effect+0xdc>

		case CAM_FX_SEPIA: // Sepia
			SCCB_send_byte(REG_SDE, 0x1e);
 8001596:	211e      	movs	r1, #30
 8001598:	20a6      	movs	r0, #166	; 0xa6
 800159a:	f002 fb35 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_UFix, 0x40);
 800159e:	2140      	movs	r1, #64	; 0x40
 80015a0:	2060      	movs	r0, #96	; 0x60
 80015a2:	f002 fb31 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_VFix, 0xa0);
 80015a6:	21a0      	movs	r1, #160	; 0xa0
 80015a8:	2061      	movs	r0, #97	; 0x61
 80015aa:	f002 fb2d 	bl	8003c08 <SCCB_send_byte>
			break;
 80015ae:	e01f      	b.n	80015f0 <cam_set_effect+0xdc>

		case CAM_FX_RED: // red
			SCCB_send_byte(REG_SDE, 0x1e);
 80015b0:	211e      	movs	r1, #30
 80015b2:	20a6      	movs	r0, #166	; 0xa6
 80015b4:	f002 fb28 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_UFix, 0x80);
 80015b8:	2180      	movs	r1, #128	; 0x80
 80015ba:	2060      	movs	r0, #96	; 0x60
 80015bc:	f002 fb24 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_VFix, 0xc0);
 80015c0:	21c0      	movs	r1, #192	; 0xc0
 80015c2:	2061      	movs	r0, #97	; 0x61
 80015c4:	f002 fb20 	bl	8003c08 <SCCB_send_byte>
			break;
 80015c8:	e012      	b.n	80015f0 <cam_set_effect+0xdc>

		case CAM_FX_GREEN: // green
			SCCB_send_byte(REG_SDE, 0x1e);
 80015ca:	211e      	movs	r1, #30
 80015cc:	20a6      	movs	r0, #166	; 0xa6
 80015ce:	f002 fb1b 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_UFix, 0x60);
 80015d2:	2160      	movs	r1, #96	; 0x60
 80015d4:	2060      	movs	r0, #96	; 0x60
 80015d6:	f002 fb17 	bl	8003c08 <SCCB_send_byte>
			SCCB_send_byte(REG_VFix, 0x60);
 80015da:	2160      	movs	r1, #96	; 0x60
 80015dc:	2061      	movs	r0, #97	; 0x61
 80015de:	f002 fb13 	bl	8003c08 <SCCB_send_byte>
			break;
 80015e2:	e005      	b.n	80015f0 <cam_set_effect+0xdc>

		case CAM_FX_NEGATIVE: // negative
			SCCB_send_byte(REG_SDE, 0x46);
 80015e4:	2146      	movs	r1, #70	; 0x46
 80015e6:	20a6      	movs	r0, #166	; 0xa6
 80015e8:	f002 fb0e 	bl	8003c08 <SCCB_send_byte>
			break;
 80015ec:	e000      	b.n	80015f0 <cam_set_effect+0xdc>

		default: break;
 80015ee:	bf00      	nop
	}
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <cam_is_frame_ready>:
CameraState cam_get_state(void) { return cam_state; }
uint8_t cam_is_frame_ready(void) { return cam_state >= CAM_FRAME_READY; }
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <cam_is_frame_ready+0x20>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b04      	cmp	r3, #4
 8001604:	bf8c      	ite	hi
 8001606:	2301      	movhi	r3, #1
 8001608:	2300      	movls	r3, #0
 800160a:	b2db      	uxtb	r3, r3
 800160c:	4618      	mov	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	2000012c 	.word	0x2000012c

0800161c <cam_get_rgb565>:
	FIFO_RCLK_L;
	*rgb565 |= (OV7725_DATA_PORT->IDR >> 6) & 0x00FF;
	FIFO_RCLK_H;
}

void cam_get_rgb565(uint16_t* image) {
 800161c:	b480      	push	{r7}
 800161e:	b087      	sub	sp, #28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	FIFO_PREPARE;
 8001624:	4b36      	ldr	r3, [pc, #216]	; (8001700 <cam_get_rgb565+0xe4>)
 8001626:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800162a:	619a      	str	r2, [r3, #24]
 800162c:	4b35      	ldr	r3, [pc, #212]	; (8001704 <cam_get_rgb565+0xe8>)
 800162e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001632:	619a      	str	r2, [r3, #24]
 8001634:	4b33      	ldr	r3, [pc, #204]	; (8001704 <cam_get_rgb565+0xe8>)
 8001636:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800163a:	619a      	str	r2, [r3, #24]
 800163c:	4b30      	ldr	r3, [pc, #192]	; (8001700 <cam_get_rgb565+0xe4>)
 800163e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001642:	619a      	str	r2, [r3, #24]
 8001644:	4b2f      	ldr	r3, [pc, #188]	; (8001704 <cam_get_rgb565+0xe8>)
 8001646:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800164a:	619a      	str	r2, [r3, #24]
 800164c:	4b2d      	ldr	r3, [pc, #180]	; (8001704 <cam_get_rgb565+0xe8>)
 800164e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001652:	619a      	str	r2, [r3, #24]
	uint16_t pixel = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < IMG_WIDTH * IMG_HEIGHT; ++i) {
 8001658:	2300      	movs	r3, #0
 800165a:	82fb      	strh	r3, [r7, #22]
 800165c:	e034      	b.n	80016c8 <cam_get_rgb565+0xac>
 800165e:	f107 030e 	add.w	r3, r7, #14
 8001662:	613b      	str	r3, [r7, #16]
	*rgb565 = 0;
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	2200      	movs	r2, #0
 8001668:	801a      	strh	r2, [r3, #0]
	FIFO_RCLK_L;
 800166a:	4b26      	ldr	r3, [pc, #152]	; (8001704 <cam_get_rgb565+0xe8>)
 800166c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001670:	619a      	str	r2, [r3, #24]
	*rgb565 = (OV7725_DATA_PORT->IDR << 2) & 0xFF00;
 8001672:	4b25      	ldr	r3, [pc, #148]	; (8001708 <cam_get_rgb565+0xec>)
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	b29b      	uxth	r3, r3
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	b29b      	uxth	r3, r3
 800167c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001680:	b29a      	uxth	r2, r3
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	801a      	strh	r2, [r3, #0]
	FIFO_RCLK_H;
 8001686:	4b1f      	ldr	r3, [pc, #124]	; (8001704 <cam_get_rgb565+0xe8>)
 8001688:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800168c:	619a      	str	r2, [r3, #24]
	FIFO_RCLK_L;
 800168e:	4b1d      	ldr	r3, [pc, #116]	; (8001704 <cam_get_rgb565+0xe8>)
 8001690:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001694:	619a      	str	r2, [r3, #24]
	*rgb565 |= (OV7725_DATA_PORT->IDR >> 6) & 0x00FF;
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <cam_get_rgb565+0xec>)
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	099b      	lsrs	r3, r3, #6
 800169c:	b2d9      	uxtb	r1, r3
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	881a      	ldrh	r2, [r3, #0]
 80016a2:	b28b      	uxth	r3, r1
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	801a      	strh	r2, [r3, #0]
	FIFO_RCLK_H;
 80016ac:	4b15      	ldr	r3, [pc, #84]	; (8001704 <cam_get_rgb565+0xe8>)
 80016ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016b2:	619a      	str	r2, [r3, #24]
}
 80016b4:	bf00      	nop
		read_fifo_pixel(&pixel);
		image[i] = pixel;
 80016b6:	8afb      	ldrh	r3, [r7, #22]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	89fa      	ldrh	r2, [r7, #14]
 80016c0:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < IMG_WIDTH * IMG_HEIGHT; ++i) {
 80016c2:	8afb      	ldrh	r3, [r7, #22]
 80016c4:	3301      	adds	r3, #1
 80016c6:	82fb      	strh	r3, [r7, #22]
 80016c8:	8afa      	ldrh	r2, [r7, #22]
 80016ca:	4b10      	ldr	r3, [pc, #64]	; (800170c <cam_get_rgb565+0xf0>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	4619      	mov	r1, r3
 80016d0:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <cam_get_rgb565+0xf4>)
 80016d2:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
 80016d6:	4618      	mov	r0, r3
 80016d8:	4b0c      	ldr	r3, [pc, #48]	; (800170c <cam_get_rgb565+0xf0>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	490c      	ldr	r1, [pc, #48]	; (8001710 <cam_get_rgb565+0xf4>)
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	885b      	ldrh	r3, [r3, #2]
 80016e4:	fb00 f303 	mul.w	r3, r0, r3
 80016e8:	429a      	cmp	r2, r3
 80016ea:	dbb8      	blt.n	800165e <cam_get_rgb565+0x42>
	}
	cam_state = CAM_CAPTURING;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <cam_get_rgb565+0xf8>)
 80016ee:	2204      	movs	r2, #4
 80016f0:	701a      	strb	r2, [r3, #0]
}
 80016f2:	bf00      	nop
 80016f4:	371c      	adds	r7, #28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40020000 	.word	0x40020000
 8001704:	40020400 	.word	0x40020400
 8001708:	40020800 	.word	0x40020800
 800170c:	2000009b 	.word	0x2000009b
 8001710:	08008fa4 	.word	0x08008fa4
 8001714:	2000012c 	.word	0x2000012c

08001718 <cam_rgb2printable>:

void cam_rgb2printable(uint16_t* image, uint16_t* printable) {
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
	for (uint16_t i = 0; i < IMG_WIDTH * IMG_HEIGHT; ++i) {
 8001722:	2300      	movs	r3, #0
 8001724:	81fb      	strh	r3, [r7, #14]
 8001726:	e013      	b.n	8001750 <cam_rgb2printable+0x38>
		printable[i] = __REVSH(image[i]);
 8001728:	89fb      	ldrh	r3, [r7, #14]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4413      	add	r3, r2
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	b21b      	sxth	r3, r3
 8001734:	81bb      	strh	r3, [r7, #12]
  \return               Reversed value
 */
__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
  return (int16_t)__builtin_bswap16(value);
 8001736:	89bb      	ldrh	r3, [r7, #12]
 8001738:	ba5b      	rev16	r3, r3
 800173a:	b29b      	uxth	r3, r3
 800173c:	b219      	sxth	r1, r3
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	683a      	ldr	r2, [r7, #0]
 8001744:	4413      	add	r3, r2
 8001746:	b28a      	uxth	r2, r1
 8001748:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < IMG_WIDTH * IMG_HEIGHT; ++i) {
 800174a:	89fb      	ldrh	r3, [r7, #14]
 800174c:	3301      	adds	r3, #1
 800174e:	81fb      	strh	r3, [r7, #14]
 8001750:	89fa      	ldrh	r2, [r7, #14]
 8001752:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <cam_rgb2printable+0x6c>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	4619      	mov	r1, r3
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <cam_rgb2printable+0x70>)
 800175a:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
 800175e:	4618      	mov	r0, r3
 8001760:	4b08      	ldr	r3, [pc, #32]	; (8001784 <cam_rgb2printable+0x6c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4908      	ldr	r1, [pc, #32]	; (8001788 <cam_rgb2printable+0x70>)
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	885b      	ldrh	r3, [r3, #2]
 800176c:	fb00 f303 	mul.w	r3, r0, r3
 8001770:	429a      	cmp	r2, r3
 8001772:	dbd9      	blt.n	8001728 <cam_rgb2printable+0x10>
	}
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	2000009b 	.word	0x2000009b
 8001788:	08008fa4 	.word	0x08008fa4

0800178c <HAL_GPIO_EXTI_Callback>:
#pragma GCC pop_options

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == OV7725_VSYNC_PIN) {
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800179c:	d121      	bne.n	80017e2 <HAL_GPIO_EXTI_Callback+0x56>
		if (cam_state == CAM_CAPTURING) {
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <HAL_GPIO_EXTI_Callback+0x64>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d110      	bne.n	80017ca <HAL_GPIO_EXTI_Callback+0x3e>
			FIFO_WRST_L;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x68>)
 80017aa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80017ae:	619a      	str	r2, [r3, #24]
			FIFO_WE_H;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x6c>)
 80017b2:	2202      	movs	r2, #2
 80017b4:	619a      	str	r2, [r3, #24]

			cam_state = CAM_FRAME_READY;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <HAL_GPIO_EXTI_Callback+0x64>)
 80017b8:	2205      	movs	r2, #5
 80017ba:	701a      	strb	r2, [r3, #0]

			FIFO_WE_H;
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x6c>)
 80017be:	2202      	movs	r2, #2
 80017c0:	619a      	str	r2, [r3, #24]
			FIFO_WRST_H;
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x68>)
 80017c4:	2210      	movs	r2, #16
 80017c6:	619a      	str	r2, [r3, #24]
		} else if (cam_state == CAM_FRAME_READY) {
			FIFO_WE_L;
			cam_state = CAM_MISSED_FRAME;
		}
	}
}
 80017c8:	e00b      	b.n	80017e2 <HAL_GPIO_EXTI_Callback+0x56>
		} else if (cam_state == CAM_FRAME_READY) {
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <HAL_GPIO_EXTI_Callback+0x64>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b05      	cmp	r3, #5
 80017d2:	d106      	bne.n	80017e2 <HAL_GPIO_EXTI_Callback+0x56>
			FIFO_WE_L;
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x6c>)
 80017d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017da:	619a      	str	r2, [r3, #24]
			cam_state = CAM_MISSED_FRAME;
 80017dc:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <HAL_GPIO_EXTI_Callback+0x64>)
 80017de:	2206      	movs	r2, #6
 80017e0:	701a      	strb	r2, [r3, #0]
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	2000012c 	.word	0x2000012c
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40020400 	.word	0x40020400

080017fc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001800:	4b17      	ldr	r3, [pc, #92]	; (8001860 <MX_CAN1_Init+0x64>)
 8001802:	4a18      	ldr	r2, [pc, #96]	; (8001864 <MX_CAN1_Init+0x68>)
 8001804:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001806:	4b16      	ldr	r3, [pc, #88]	; (8001860 <MX_CAN1_Init+0x64>)
 8001808:	2203      	movs	r2, #3
 800180a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800180c:	4b14      	ldr	r3, [pc, #80]	; (8001860 <MX_CAN1_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001812:	4b13      	ldr	r3, [pc, #76]	; (8001860 <MX_CAN1_Init+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <MX_CAN1_Init+0x64>)
 800181a:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800181e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <MX_CAN1_Init+0x64>)
 8001822:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001826:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001828:	4b0d      	ldr	r3, [pc, #52]	; (8001860 <MX_CAN1_Init+0x64>)
 800182a:	2200      	movs	r2, #0
 800182c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800182e:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <MX_CAN1_Init+0x64>)
 8001830:	2200      	movs	r2, #0
 8001832:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <MX_CAN1_Init+0x64>)
 8001836:	2200      	movs	r2, #0
 8001838:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <MX_CAN1_Init+0x64>)
 800183c:	2200      	movs	r2, #0
 800183e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <MX_CAN1_Init+0x64>)
 8001842:	2200      	movs	r2, #0
 8001844:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	; (8001860 <MX_CAN1_Init+0x64>)
 8001848:	2200      	movs	r2, #0
 800184a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	; (8001860 <MX_CAN1_Init+0x64>)
 800184e:	f002 ff77 	bl	8004740 <HAL_CAN_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001858:	f002 f82e 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000130 	.word	0x20000130
 8001864:	40006400 	.word	0x40006400

08001868 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_CAN2_Init+0x64>)
 800186e:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <MX_CAN2_Init+0x68>)
 8001870:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <MX_CAN2_Init+0x64>)
 8001874:	2203      	movs	r2, #3
 8001876:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_CAN2_Init+0x64>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800187e:	4b13      	ldr	r3, [pc, #76]	; (80018cc <MX_CAN2_Init+0x64>)
 8001880:	2200      	movs	r2, #0
 8001882:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001884:	4b11      	ldr	r3, [pc, #68]	; (80018cc <MX_CAN2_Init+0x64>)
 8001886:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800188a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_CAN2_Init+0x64>)
 800188e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001892:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001894:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <MX_CAN2_Init+0x64>)
 8001896:	2200      	movs	r2, #0
 8001898:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <MX_CAN2_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <MX_CAN2_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_CAN2_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <MX_CAN2_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_CAN2_Init+0x64>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_CAN2_Init+0x64>)
 80018ba:	f002 ff41 	bl	8004740 <HAL_CAN_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80018c4:	f001 fff8 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000158 	.word	0x20000158
 80018d0:	40006800 	.word	0x40006800

080018d4 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	; 0x30
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 031c 	add.w	r3, r7, #28
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a43      	ldr	r2, [pc, #268]	; (8001a00 <HAL_CAN_MspInit+0x12c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d136      	bne.n	8001964 <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80018f6:	4b43      	ldr	r3, [pc, #268]	; (8001a04 <HAL_CAN_MspInit+0x130>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	4a41      	ldr	r2, [pc, #260]	; (8001a04 <HAL_CAN_MspInit+0x130>)
 80018fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001900:	4b40      	ldr	r3, [pc, #256]	; (8001a04 <HAL_CAN_MspInit+0x130>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d10d      	bne.n	8001924 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]
 800190c:	4b3e      	ldr	r3, [pc, #248]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 800190e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001910:	4a3d      	ldr	r2, [pc, #244]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 8001912:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001916:	6413      	str	r3, [r2, #64]	; 0x40
 8001918:	4b3b      	ldr	r3, [pc, #236]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 800191a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001920:	61bb      	str	r3, [r7, #24]
 8001922:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	4b37      	ldr	r3, [pc, #220]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 800192a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192c:	4a36      	ldr	r2, [pc, #216]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	6313      	str	r3, [r2, #48]	; 0x30
 8001934:	4b34      	ldr	r3, [pc, #208]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001940:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194e:	2303      	movs	r3, #3
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001952:	2309      	movs	r3, #9
 8001954:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001956:	f107 031c 	add.w	r3, r7, #28
 800195a:	4619      	mov	r1, r3
 800195c:	482b      	ldr	r0, [pc, #172]	; (8001a0c <HAL_CAN_MspInit+0x138>)
 800195e:	f003 fc8f 	bl	8005280 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001962:	e048      	b.n	80019f6 <HAL_CAN_MspInit+0x122>
  else if(canHandle->Instance==CAN2)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a29      	ldr	r2, [pc, #164]	; (8001a10 <HAL_CAN_MspInit+0x13c>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d143      	bne.n	80019f6 <HAL_CAN_MspInit+0x122>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	4b25      	ldr	r3, [pc, #148]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	4a24      	ldr	r2, [pc, #144]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 8001978:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800197c:	6413      	str	r3, [r2, #64]	; 0x40
 800197e:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <HAL_CAN_MspInit+0x130>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	3301      	adds	r3, #1
 8001990:	4a1c      	ldr	r2, [pc, #112]	; (8001a04 <HAL_CAN_MspInit+0x130>)
 8001992:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001994:	4b1b      	ldr	r3, [pc, #108]	; (8001a04 <HAL_CAN_MspInit+0x130>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d10d      	bne.n	80019b8 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	4b19      	ldr	r3, [pc, #100]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	4a18      	ldr	r2, [pc, #96]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 80019a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019aa:	6413      	str	r3, [r2, #64]	; 0x40
 80019ac:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b8:	2300      	movs	r3, #0
 80019ba:	60bb      	str	r3, [r7, #8]
 80019bc:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 80019be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c0:	4a11      	ldr	r2, [pc, #68]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 80019c2:	f043 0302 	orr.w	r3, r3, #2
 80019c6:	6313      	str	r3, [r2, #48]	; 0x30
 80019c8:	4b0f      	ldr	r3, [pc, #60]	; (8001a08 <HAL_CAN_MspInit+0x134>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80019d4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80019d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e2:	2303      	movs	r3, #3
 80019e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80019e6:	2309      	movs	r3, #9
 80019e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ea:	f107 031c 	add.w	r3, r7, #28
 80019ee:	4619      	mov	r1, r3
 80019f0:	4808      	ldr	r0, [pc, #32]	; (8001a14 <HAL_CAN_MspInit+0x140>)
 80019f2:	f003 fc45 	bl	8005280 <HAL_GPIO_Init>
}
 80019f6:	bf00      	nop
 80019f8:	3730      	adds	r7, #48	; 0x30
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40006400 	.word	0x40006400
 8001a04:	20000180 	.word	0x20000180
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	40006800 	.word	0x40006800
 8001a14:	40020400 	.word	0x40020400

08001a18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_DMA_Init+0x3c>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	4a0b      	ldr	r2, [pc, #44]	; (8001a54 <MX_DMA_Init+0x3c>)
 8001a28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_DMA_Init+0x3c>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	203b      	movs	r0, #59	; 0x3b
 8001a40:	f003 f855 	bl	8004aee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a44:	203b      	movs	r0, #59	; 0x3b
 8001a46:	f003 f86e 	bl	8004b26 <HAL_NVIC_EnableIRQ>

}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800

08001a58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	; 0x28
 8001a5c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b6c      	ldr	r3, [pc, #432]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	4a6b      	ldr	r2, [pc, #428]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7e:	4b69      	ldr	r3, [pc, #420]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b65      	ldr	r3, [pc, #404]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	4a64      	ldr	r2, [pc, #400]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a98:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9a:	4b62      	ldr	r3, [pc, #392]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	4b5e      	ldr	r3, [pc, #376]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	4a5d      	ldr	r2, [pc, #372]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab6:	4b5b      	ldr	r3, [pc, #364]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	4b57      	ldr	r3, [pc, #348]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	4a56      	ldr	r2, [pc, #344]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001acc:	f043 0302 	orr.w	r3, r3, #2
 8001ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad2:	4b54      	ldr	r3, [pc, #336]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	4b50      	ldr	r3, [pc, #320]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a4f      	ldr	r2, [pc, #316]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001ae8:	f043 0308 	orr.w	r3, r3, #8
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b4d      	ldr	r3, [pc, #308]	; (8001c24 <MX_GPIO_Init+0x1cc>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0308 	and.w	r3, r3, #8
 8001af6:	603b      	str	r3, [r7, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAM_WRST_Pin|TFT_RES_Pin|CAM_OE_Pin, GPIO_PIN_RESET);
 8001afa:	2200      	movs	r2, #0
 8001afc:	f248 0150 	movw	r1, #32848	; 0x8050
 8001b00:	4849      	ldr	r0, [pc, #292]	; (8001c28 <MX_GPIO_Init+0x1d0>)
 8001b02:	f003 fd71 	bl	80055e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_DC_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2130      	movs	r1, #48	; 0x30
 8001b0a:	4848      	ldr	r0, [pc, #288]	; (8001c2c <MX_GPIO_Init+0x1d4>)
 8001b0c:	f003 fd6c 	bl	80055e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_BL_Pin|CAM_WEN_Pin|CAM_RCLK_Pin|LED4_Pin
 8001b10:	2200      	movs	r2, #0
 8001b12:	f248 01f3 	movw	r1, #33011	; 0x80f3
 8001b16:	4846      	ldr	r0, [pc, #280]	; (8001c30 <MX_GPIO_Init+0x1d8>)
 8001b18:	f003 fd66 	bl	80055e8 <HAL_GPIO_WritePin>
                          |LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CAM_D7_Pin|IN1_Pin|IN2_Pin|IN3_Pin
 8001b1c:	f643 73cf 	movw	r3, #16335	; 0x3fcf
 8001b20:	617b      	str	r3, [r7, #20]
                          |IN4_Pin|CAM_D0_Pin|CAM_D1_Pin|CAM_D2_Pin
                          |CAM_D3_Pin|CAM_D4_Pin|CAM_D5_Pin|CAM_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	4619      	mov	r1, r3
 8001b30:	483e      	ldr	r0, [pc, #248]	; (8001c2c <MX_GPIO_Init+0x1d4>)
 8001b32:	f003 fba5 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CAM_HREF_Pin|CAM_RRST_Pin;
 8001b36:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4837      	ldr	r0, [pc, #220]	; (8001c28 <MX_GPIO_Init+0x1d0>)
 8001b4c:	f003 fb98 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CAM_WRST_Pin|TFT_RES_Pin|CAM_OE_Pin;
 8001b50:	f248 0350 	movw	r3, #32848	; 0x8050
 8001b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b56:	2301      	movs	r3, #1
 8001b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	482f      	ldr	r0, [pc, #188]	; (8001c28 <MX_GPIO_Init+0x1d0>)
 8001b6a:	f003 fb89 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_CS_Pin;
 8001b6e:	2330      	movs	r3, #48	; 0x30
 8001b70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b72:	2301      	movs	r3, #1
 8001b74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7e:	f107 0314 	add.w	r3, r7, #20
 8001b82:	4619      	mov	r1, r3
 8001b84:	4829      	ldr	r0, [pc, #164]	; (8001c2c <MX_GPIO_Init+0x1d4>)
 8001b86:	f003 fb7b 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TFT_BL_Pin|CAM_WEN_Pin|CAM_RCLK_Pin|LED4_Pin
 8001b8a:	f248 03f3 	movw	r3, #33011	; 0x80f3
 8001b8e:	617b      	str	r3, [r7, #20]
                          |LED3_Pin|LED2_Pin|LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b90:	2301      	movs	r3, #1
 8001b92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4823      	ldr	r0, [pc, #140]	; (8001c30 <MX_GPIO_Init+0x1d8>)
 8001ba4:	f003 fb6c 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Boot1_Pin;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Boot1_GPIO_Port, &GPIO_InitStruct);
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	4619      	mov	r1, r3
 8001bba:	481d      	ldr	r0, [pc, #116]	; (8001c30 <MX_GPIO_Init+0x1d8>)
 8001bbc:	f003 fb60 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_VSYNC_Pin;
 8001bc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bc6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001bca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CAM_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4816      	ldr	r0, [pc, #88]	; (8001c30 <MX_GPIO_Init+0x1d8>)
 8001bd8:	f003 fb52 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be4:	2301      	movs	r3, #1
 8001be6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4811      	ldr	r0, [pc, #68]	; (8001c34 <MX_GPIO_Init+0x1dc>)
 8001bf0:	f003 fb46 	bl	8005280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8001bf4:	2308      	movs	r3, #8
 8001bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	4619      	mov	r1, r3
 8001c06:	480a      	ldr	r0, [pc, #40]	; (8001c30 <MX_GPIO_Init+0x1d8>)
 8001c08:	f003 fb3a 	bl	8005280 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2028      	movs	r0, #40	; 0x28
 8001c12:	f002 ff6c 	bl	8004aee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c16:	2028      	movs	r0, #40	; 0x28
 8001c18:	f002 ff85 	bl	8004b26 <HAL_NVIC_EnableIRQ>

}
 8001c1c:	bf00      	nop
 8001c1e:	3728      	adds	r7, #40	; 0x28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40023800 	.word	0x40023800
 8001c28:	40020000 	.word	0x40020000
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	40020400 	.word	0x40020400
 8001c34:	40020c00 	.word	0x40020c00

08001c38 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c3e:	4a13      	ldr	r2, [pc, #76]	; (8001c8c <MX_I2C2_Init+0x54>)
 8001c40:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c42:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c44:	4a12      	ldr	r2, [pc, #72]	; (8001c90 <MX_I2C2_Init+0x58>)
 8001c46:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c5a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c62:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c68:	4b07      	ldr	r3, [pc, #28]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c74:	4804      	ldr	r0, [pc, #16]	; (8001c88 <MX_I2C2_Init+0x50>)
 8001c76:	f003 fce9 	bl	800564c <HAL_I2C_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c80:	f001 fe1a 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000184 	.word	0x20000184
 8001c8c:	40005800 	.word	0x40005800
 8001c90:	000186a0 	.word	0x000186a0

08001c94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	; 0x28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a19      	ldr	r2, [pc, #100]	; (8001d18 <HAL_I2C_MspInit+0x84>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d12c      	bne.n	8001d10 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
 8001cba:	4b18      	ldr	r3, [pc, #96]	; (8001d1c <HAL_I2C_MspInit+0x88>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a17      	ldr	r2, [pc, #92]	; (8001d1c <HAL_I2C_MspInit+0x88>)
 8001cc0:	f043 0302 	orr.w	r3, r3, #2
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b15      	ldr	r3, [pc, #84]	; (8001d1c <HAL_I2C_MspInit+0x88>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = CAM_SCL_Pin|CAM_SDA_Pin;
 8001cd2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cd8:	2312      	movs	r3, #18
 8001cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	4619      	mov	r1, r3
 8001cee:	480c      	ldr	r0, [pc, #48]	; (8001d20 <HAL_I2C_MspInit+0x8c>)
 8001cf0:	f003 fac6 	bl	8005280 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <HAL_I2C_MspInit+0x88>)
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfc:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <HAL_I2C_MspInit+0x88>)
 8001cfe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d02:	6413      	str	r3, [r2, #64]	; 0x40
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_I2C_MspInit+0x88>)
 8001d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001d10:	bf00      	nop
 8001d12:	3728      	adds	r7, #40	; 0x28
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40005800 	.word	0x40005800
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40020400 	.word	0x40020400

08001d24 <tft_char_is_changed>:
/* Macro */
#define TFT_XY(x, y) ((y)*char_max_x + (x))  // 2D to 1D index

// Useful function to improve performance
static inline bool tft_char_is_changed(const TFTBuffer buf, uint8_t x,
        uint8_t y) {
 8001d24:	b490      	push	{r4, r7}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	70fb      	strb	r3, [r7, #3]
 8001d30:	4613      	mov	r3, r2
 8001d32:	70bb      	strb	r3, [r7, #2]
    const uint16_t idx = TFT_XY(x, y);
 8001d34:	78bb      	ldrb	r3, [r7, #2]
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	4b3e      	ldr	r3, [pc, #248]	; (8001e34 <tft_char_is_changed+0x110>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	fb12 f303 	smulbb	r3, r2, r3
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	78fb      	ldrb	r3, [r7, #3]
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	81fb      	strh	r3, [r7, #14]
    return ((buf->text_buf[buf->curr_screen][idx]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	89fa      	ldrh	r2, [r7, #14]
 8001d54:	6879      	ldr	r1, [r7, #4]
 8001d56:	4603      	mov	r3, r0
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4403      	add	r3, r0
 8001d5c:	015b      	lsls	r3, r3, #5
 8001d5e:	440b      	add	r3, r1
 8001d60:	4413      	add	r3, r2
 8001d62:	3301      	adds	r3, #1
 8001d64:	781a      	ldrb	r2, [r3, #0]
            != buf->text_buf[!buf->curr_screen][idx])
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	bf0c      	ite	eq
 8001d6e:	2301      	moveq	r3, #1
 8001d70:	2300      	movne	r3, #0
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	461c      	mov	r4, r3
 8001d76:	89f9      	ldrh	r1, [r7, #14]
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	4623      	mov	r3, r4
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4423      	add	r3, r4
 8001d80:	015b      	lsls	r3, r3, #5
 8001d82:	4403      	add	r3, r0
 8001d84:	440b      	add	r3, r1
 8001d86:	3301      	adds	r3, #1
 8001d88:	781b      	ldrb	r3, [r3, #0]
            || (buf->text_color_buf[buf->curr_screen][idx]
                    != buf->text_color_buf[!buf->curr_screen][idx])
            || (buf->bg_color_buf[buf->curr_screen][idx]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d147      	bne.n	8001e1e <tft_char_is_changed+0xfa>
            || (buf->text_color_buf[buf->curr_screen][idx]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	89f9      	ldrh	r1, [r7, #14]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	4603      	mov	r3, r0
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4403      	add	r3, r0
 8001d9e:	015b      	lsls	r3, r3, #5
 8001da0:	440b      	add	r3, r1
 8001da2:	33a0      	adds	r3, #160	; 0xa0
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	885a      	ldrh	r2, [r3, #2]
                    != buf->text_color_buf[!buf->curr_screen][idx])
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	bf0c      	ite	eq
 8001db2:	2301      	moveq	r3, #1
 8001db4:	2300      	movne	r3, #0
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	461c      	mov	r4, r3
 8001dba:	89f8      	ldrh	r0, [r7, #14]
 8001dbc:	6879      	ldr	r1, [r7, #4]
 8001dbe:	4623      	mov	r3, r4
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4423      	add	r3, r4
 8001dc4:	015b      	lsls	r3, r3, #5
 8001dc6:	4403      	add	r3, r0
 8001dc8:	33a0      	adds	r3, #160	; 0xa0
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	440b      	add	r3, r1
 8001dce:	885b      	ldrh	r3, [r3, #2]
            || (buf->text_color_buf[buf->curr_screen][idx]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d124      	bne.n	8001e1e <tft_char_is_changed+0xfa>
            || (buf->bg_color_buf[buf->curr_screen][idx]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	89f9      	ldrh	r1, [r7, #14]
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4603      	mov	r3, r0
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4403      	add	r3, r0
 8001de4:	015b      	lsls	r3, r3, #5
 8001de6:	440b      	add	r3, r1
 8001de8:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	4413      	add	r3, r2
 8001df0:	885a      	ldrh	r2, [r3, #2]
                    != buf->bg_color_buf[!buf->curr_screen][idx]));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	bf0c      	ite	eq
 8001dfa:	2301      	moveq	r3, #1
 8001dfc:	2300      	movne	r3, #0
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	461c      	mov	r4, r3
 8001e02:	89f8      	ldrh	r0, [r7, #14]
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	4623      	mov	r3, r4
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4423      	add	r3, r4
 8001e0c:	015b      	lsls	r3, r3, #5
 8001e0e:	4403      	add	r3, r0
 8001e10:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	440b      	add	r3, r1
 8001e18:	885b      	ldrh	r3, [r3, #2]
            || (buf->bg_color_buf[buf->curr_screen][idx]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d001      	beq.n	8001e22 <tft_char_is_changed+0xfe>
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e000      	b.n	8001e24 <tft_char_is_changed+0x100>
 8001e22:	2300      	movs	r3, #0
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	b2db      	uxtb	r3, r3
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc90      	pop	{r4, r7}
 8001e32:	4770      	bx	lr
 8001e34:	200001e1 	.word	0x200001e1

08001e38 <itos>:
 * @param      data  The string to write to
 * @param[in]  i     The signed integer to convert
 *
 * @return     Returns the new end pointer of the string
 */
static inline char* itos(char *data, int32_t i) {
 8001e38:	b480      	push	{r7}
 8001e3a:	b089      	sub	sp, #36	; 0x24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
    if (i < 0) {
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	da07      	bge.n	8001e58 <itos+0x20>
        i = -i;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	425b      	negs	r3, r3
 8001e4c:	603b      	str	r3, [r7, #0]
        *data++ = '-';
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	607a      	str	r2, [r7, #4]
 8001e54:	222d      	movs	r2, #45	; 0x2d
 8001e56:	701a      	strb	r2, [r3, #0]
    }
    char buf[14] = { 0 };
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	f107 0310 	add.w	r3, r7, #16
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	811a      	strh	r2, [r3, #8]
    char *ptr = &buf[1];
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	61fb      	str	r3, [r7, #28]
    do {
        *ptr++ = '0' + (i % 10);
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <itos+0xa8>)
 8001e74:	fb83 1302 	smull	r1, r3, r3, r2
 8001e78:	1099      	asrs	r1, r3, #2
 8001e7a:	17d3      	asrs	r3, r2, #31
 8001e7c:	1ac9      	subs	r1, r1, r3
 8001e7e:	460b      	mov	r3, r1
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	1ad1      	subs	r1, r2, r3
 8001e88:	b2ca      	uxtb	r2, r1
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	1c59      	adds	r1, r3, #1
 8001e8e:	61f9      	str	r1, [r7, #28]
 8001e90:	3230      	adds	r2, #48	; 0x30
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	701a      	strb	r2, [r3, #0]
        i /= 10;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	4a11      	ldr	r2, [pc, #68]	; (8001ee0 <itos+0xa8>)
 8001e9a:	fb82 1203 	smull	r1, r2, r2, r3
 8001e9e:	1092      	asrs	r2, r2, #2
 8001ea0:	17db      	asrs	r3, r3, #31
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	603b      	str	r3, [r7, #0]
    } while (i);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1e1      	bne.n	8001e70 <itos+0x38>
    ptr--;
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	61fb      	str	r3, [r7, #28]
    while (*ptr) {
 8001eb2:	e007      	b.n	8001ec4 <itos+0x8c>
        *data++ = *ptr--;
 8001eb4:	69fa      	ldr	r2, [r7, #28]
 8001eb6:	1e53      	subs	r3, r2, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	1c59      	adds	r1, r3, #1
 8001ebe:	6079      	str	r1, [r7, #4]
 8001ec0:	7812      	ldrb	r2, [r2, #0]
 8001ec2:	701a      	strb	r2, [r3, #0]
    while (*ptr) {
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1f3      	bne.n	8001eb4 <itos+0x7c>
    }
    *data = '\0';
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
    return data;
 8001ed2:	687b      	ldr	r3, [r7, #4]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3724      	adds	r7, #36	; 0x24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	66666667 	.word	0x66666667

08001ee4 <utos0>:
 * @param[in]  i       The unsigned integer
 * @param[in]  digits  The number of digits
 *
 * @return     Returns the new end pointer of the string
 */
static inline char* utos0(char *data, uint32_t i, uint32_t digits) {
 8001ee4:	b480      	push	{r7}
 8001ee6:	b08d      	sub	sp, #52	; 0x34
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
    char buf[20] = { 0 };
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	f107 0318 	add.w	r3, r7, #24
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
    char *ptr = &buf[1];
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	3301      	adds	r3, #1
 8001f08:	62fb      	str	r3, [r7, #44]	; 0x2c
    digits--;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
    uint32_t n = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	62bb      	str	r3, [r7, #40]	; 0x28
    do {
        *ptr++ = '0' + (i % 10);
 8001f14:	68b9      	ldr	r1, [r7, #8]
 8001f16:	4b21      	ldr	r3, [pc, #132]	; (8001f9c <utos0+0xb8>)
 8001f18:	fba3 2301 	umull	r2, r3, r3, r1
 8001f1c:	08da      	lsrs	r2, r3, #3
 8001f1e:	4613      	mov	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	4413      	add	r3, r2
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	1aca      	subs	r2, r1, r3
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f2c:	1c59      	adds	r1, r3, #1
 8001f2e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001f30:	3230      	adds	r2, #48	; 0x30
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	701a      	strb	r2, [r3, #0]
        i /= 10;
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <utos0+0xb8>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	08db      	lsrs	r3, r3, #3
 8001f40:	60bb      	str	r3, [r7, #8]
        n++;
 8001f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f44:	3301      	adds	r3, #1
 8001f46:	62bb      	str	r3, [r7, #40]	; 0x28
    } while (i);
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1e2      	bne.n	8001f14 <utos0+0x30>
    ptr--;
 8001f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f50:	3b01      	subs	r3, #1
 8001f52:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (n++ <= digits) {
 8001f54:	e004      	b.n	8001f60 <utos0+0x7c>
        *data++ = '0';
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1c5a      	adds	r2, r3, #1
 8001f5a:	60fa      	str	r2, [r7, #12]
 8001f5c:	2230      	movs	r2, #48	; 0x30
 8001f5e:	701a      	strb	r2, [r3, #0]
    while (n++ <= digits) {
 8001f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	62ba      	str	r2, [r7, #40]	; 0x28
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d2f4      	bcs.n	8001f56 <utos0+0x72>
    }
    while (*ptr) {
 8001f6c:	e007      	b.n	8001f7e <utos0+0x9a>
        *data++ = *ptr--;
 8001f6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f70:	1e53      	subs	r3, r2, #1
 8001f72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1c59      	adds	r1, r3, #1
 8001f78:	60f9      	str	r1, [r7, #12]
 8001f7a:	7812      	ldrb	r2, [r2, #0]
 8001f7c:	701a      	strb	r2, [r3, #0]
    while (*ptr) {
 8001f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f3      	bne.n	8001f6e <utos0+0x8a>
    }
    *data = '\0';
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	701a      	strb	r2, [r3, #0]
    return data;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3734      	adds	r7, #52	; 0x34
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	cccccccd 	.word	0xcccccccd

08001fa0 <ftos>:
 * @param[in]  i       The float
 * @param[in]  digits  The number of decimal places
 *
 * @return     Returns the new end pointer of the string
 */
static inline char* ftos(char *data, float a, uint32_t dp) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001fac:	6079      	str	r1, [r7, #4]
    int32_t i = a;
 8001fae:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fb6:	ee17 3a90 	vmov	r3, s15
 8001fba:	61fb      	str	r3, [r7, #28]
    if (a < 0) {
 8001fbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc8:	d515      	bpl.n	8001ff6 <ftos+0x56>
        *data++ = '-';
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	1c5a      	adds	r2, r3, #1
 8001fce:	60fa      	str	r2, [r7, #12]
 8001fd0:	222d      	movs	r2, #45	; 0x2d
 8001fd2:	701a      	strb	r2, [r3, #0]
        i = -i;
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	425b      	negs	r3, r3
 8001fd8:	61fb      	str	r3, [r7, #28]
        a = -a - i;
 8001fda:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fde:	eeb1 7a67 	vneg.f32	s14, s15
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	ee07 3a90 	vmov	s15, r3
 8001fe8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ff0:	edc7 7a02 	vstr	s15, [r7, #8]
 8001ff4:	e00a      	b.n	800200c <ftos+0x6c>
    } else {
        a = a - i;
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	ee07 3a90 	vmov	s15, r3
 8001ffc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002000:	ed97 7a02 	vldr	s14, [r7, #8]
 8002004:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002008:	edc7 7a02 	vstr	s15, [r7, #8]
    }
    data = itos(data, i);
 800200c:	69f9      	ldr	r1, [r7, #28]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f7ff ff12 	bl	8001e38 <itos>
 8002014:	60f8      	str	r0, [r7, #12]
    *data++ = '.';
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	1c5a      	adds	r2, r3, #1
 800201a:	60fa      	str	r2, [r7, #12]
 800201c:	222e      	movs	r2, #46	; 0x2e
 800201e:	701a      	strb	r2, [r3, #0]
    float d = a;
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	61bb      	str	r3, [r7, #24]
    uint32_t __dp = dp;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	617b      	str	r3, [r7, #20]
    while (dp--) {
 8002028:	e007      	b.n	800203a <ftos+0x9a>
        d *= 10;
 800202a:	edd7 7a06 	vldr	s15, [r7, #24]
 800202e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002032:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002036:	edc7 7a06 	vstr	s15, [r7, #24]
    while (dp--) {
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	1e5a      	subs	r2, r3, #1
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d1f2      	bne.n	800202a <ftos+0x8a>
    }
    if (__dp != 0)
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00e      	beq.n	8002068 <ftos+0xc8>
        data = utos0(data, (uint32_t) (d + 0.5f), __dp);
 800204a:	edd7 7a06 	vldr	s15, [r7, #24]
 800204e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002052:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002056:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	ee17 1a90 	vmov	r1, s15
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f7ff ff3f 	bl	8001ee4 <utos0>
 8002066:	60f8      	str	r0, [r7, #12]
    return data;
 8002068:	68fb      	ldr	r3, [r7, #12]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3720      	adds	r7, #32
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <prints>:
}

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad) {
 8002072:	b4f0      	push	{r4, r5, r6, r7}
 8002074:	b08a      	sub	sp, #40	; 0x28
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	603b      	str	r3, [r7, #0]
    register int pc = 0, padchar = ' ';
 8002080:	2400      	movs	r4, #0
 8002082:	2320      	movs	r3, #32
 8002084:	4619      	mov	r1, r3

    if (width > 0) {
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	dd17      	ble.n	80020bc <prints+0x4a>
        register int len = 0;
 800208c:	2500      	movs	r5, #0
        register const char *ptr;
        for (ptr = string; *ptr; ++ptr)
 800208e:	68be      	ldr	r6, [r7, #8]
 8002090:	e001      	b.n	8002096 <prints+0x24>
            ++len;
 8002092:	3501      	adds	r5, #1
        for (ptr = string; *ptr; ++ptr)
 8002094:	3601      	adds	r6, #1
 8002096:	7833      	ldrb	r3, [r6, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1fa      	bne.n	8002092 <prints+0x20>
        if (len >= width)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	429d      	cmp	r5, r3
 80020a0:	db02      	blt.n	80020a8 <prints+0x36>
            width = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	e002      	b.n	80020ae <prints+0x3c>
        else
            width -= len;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	1b5b      	subs	r3, r3, r5
 80020ac:	607b      	str	r3, [r7, #4]
        if (pad & PAD_ZERO)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <prints+0x4a>
            padchar = '0';
 80020b8:	2330      	movs	r3, #48	; 0x30
 80020ba:	4619      	mov	r1, r3
    }
    if (!(pad & PAD_RIGHT)) {
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d12c      	bne.n	8002120 <prints+0xae>
        for (; width > 0; --width) {
 80020c6:	e012      	b.n	80020ee <prints+0x7c>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	627b      	str	r3, [r7, #36]	; 0x24
 80020cc:	460b      	mov	r3, r1
 80020ce:	623b      	str	r3, [r7, #32]
    **str = (char) c;
 80020d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6a3a      	ldr	r2, [r7, #32]
 80020d6:	b2d2      	uxtb	r2, r2
 80020d8:	701a      	strb	r2, [r3, #0]
    ++(*str);
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	1c5a      	adds	r2, r3, #1
 80020e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e2:	601a      	str	r2, [r3, #0]
}
 80020e4:	bf00      	nop
            printchar(out, padchar);
            ++pc;
 80020e6:	3401      	adds	r4, #1
        for (; width > 0; --width) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	dce9      	bgt.n	80020c8 <prints+0x56>
        }
    }
    for (; *string; ++string) {
 80020f4:	e014      	b.n	8002120 <prints+0xae>
        printchar(out, *string);
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	61fb      	str	r3, [r7, #28]
 8002100:	61ba      	str	r2, [r7, #24]
    **str = (char) c;
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	701a      	strb	r2, [r3, #0]
    ++(*str);
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	601a      	str	r2, [r3, #0]
}
 8002116:	bf00      	nop
        ++pc;
 8002118:	3401      	adds	r4, #1
    for (; *string; ++string) {
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	3301      	adds	r3, #1
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1e6      	bne.n	80020f6 <prints+0x84>
    }
    for (; width > 0; --width) {
 8002128:	e012      	b.n	8002150 <prints+0xde>
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	460b      	mov	r3, r1
 8002130:	613b      	str	r3, [r7, #16]
    **str = (char) c;
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	701a      	strb	r2, [r3, #0]
    ++(*str);
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	1c5a      	adds	r2, r3, #1
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	601a      	str	r2, [r3, #0]
}
 8002146:	bf00      	nop
        printchar(out, padchar);
        ++pc;
 8002148:	3401      	adds	r4, #1
    for (; width > 0; --width) {
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3b01      	subs	r3, #1
 800214e:	607b      	str	r3, [r7, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	dce9      	bgt.n	800212a <prints+0xb8>
    }

    return pc;
 8002156:	4623      	mov	r3, r4
}
 8002158:	4618      	mov	r0, r3
 800215a:	3728      	adds	r7, #40	; 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bcf0      	pop	{r4, r5, r6, r7}
 8002160:	4770      	bx	lr

08002162 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad,
        int letbase) {
 8002162:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002166:	b08b      	sub	sp, #44	; 0x2c
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
 8002170:	603b      	str	r3, [r7, #0]
    char print_buf[PRINT_BUF_LEN];
    register char *s;
    register int t, neg = 0, pc = 0;
 8002172:	f04f 0900 	mov.w	r9, #0
 8002176:	2600      	movs	r6, #0
    register unsigned int u = (unsigned int) i;
 8002178:	68bd      	ldr	r5, [r7, #8]

    if (i == 0) {
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d10c      	bne.n	800219a <printi+0x38>
        print_buf[0] = '0';
 8002180:	2330      	movs	r3, #48	; 0x30
 8002182:	753b      	strb	r3, [r7, #20]
        print_buf[1] = '\0';
 8002184:	2300      	movs	r3, #0
 8002186:	757b      	strb	r3, [r7, #21]
        return prints(out, print_buf, width, pad);
 8002188:	f107 0114 	add.w	r1, r7, #20
 800218c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800218e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f7ff ff6e 	bl	8002072 <prints>
 8002196:	4603      	mov	r3, r0
 8002198:	e055      	b.n	8002246 <printi+0xe4>
    }

    if (sg && b == 10 && i < 0) {
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00a      	beq.n	80021b6 <printi+0x54>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b0a      	cmp	r3, #10
 80021a4:	d107      	bne.n	80021b6 <printi+0x54>
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	da04      	bge.n	80021b6 <printi+0x54>
        neg = 1;
 80021ac:	f04f 0901 	mov.w	r9, #1
        u = (unsigned int) -i;
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	425b      	negs	r3, r3
 80021b4:	461d      	mov	r5, r3
    }

    s = print_buf + PRINT_BUF_LEN - 1;
 80021b6:	f107 0414 	add.w	r4, r7, #20
 80021ba:	340b      	adds	r4, #11
    *s = '\0';
 80021bc:	2300      	movs	r3, #0
 80021be:	7023      	strb	r3, [r4, #0]

    while (u) {
 80021c0:	e015      	b.n	80021ee <printi+0x8c>
        t = (unsigned int) u % b;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	fbb5 f2f3 	udiv	r2, r5, r3
 80021c8:	fb02 f303 	mul.w	r3, r2, r3
 80021cc:	1aeb      	subs	r3, r5, r3
 80021ce:	4698      	mov	r8, r3
        if (t >= 10)
 80021d0:	f1b8 0f09 	cmp.w	r8, #9
 80021d4:	dd02      	ble.n	80021dc <printi+0x7a>
            t += letbase - '0' - 10;
 80021d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021d8:	3b3a      	subs	r3, #58	; 0x3a
 80021da:	4498      	add	r8, r3
        *--s = (char) (t + '0');
 80021dc:	fa5f f388 	uxtb.w	r3, r8
 80021e0:	3c01      	subs	r4, #1
 80021e2:	3330      	adds	r3, #48	; 0x30
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	7023      	strb	r3, [r4, #0]
        u /= b;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	fbb5 f5f3 	udiv	r5, r5, r3
    while (u) {
 80021ee:	2d00      	cmp	r5, #0
 80021f0:	d1e7      	bne.n	80021c2 <printi+0x60>
    }

    if (neg) {
 80021f2:	f1b9 0f00 	cmp.w	r9, #0
 80021f6:	d01e      	beq.n	8002236 <printi+0xd4>
        if (width && (pad & PAD_ZERO)) {
 80021f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d018      	beq.n	8002230 <printi+0xce>
 80021fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d013      	beq.n	8002230 <printi+0xce>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
 800220c:	232d      	movs	r3, #45	; 0x2d
 800220e:	623b      	str	r3, [r7, #32]
    **str = (char) c;
 8002210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6a3a      	ldr	r2, [r7, #32]
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	701a      	strb	r2, [r3, #0]
    ++(*str);
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002222:	601a      	str	r2, [r3, #0]
}
 8002224:	bf00      	nop
            printchar(out, '-');
            ++pc;
 8002226:	3601      	adds	r6, #1
            --width;
 8002228:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800222a:	3b01      	subs	r3, #1
 800222c:	64bb      	str	r3, [r7, #72]	; 0x48
 800222e:	e002      	b.n	8002236 <printi+0xd4>
        } else {
            *--s = '-';
 8002230:	3c01      	subs	r4, #1
 8002232:	232d      	movs	r3, #45	; 0x2d
 8002234:	7023      	strb	r3, [r4, #0]
        }
    }

    return pc + prints(out, s, width, pad);
 8002236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002238:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800223a:	4621      	mov	r1, r4
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f7ff ff18 	bl	8002072 <prints>
 8002242:	4603      	mov	r3, r0
 8002244:	4433      	add	r3, r6
}
 8002246:	4618      	mov	r0, r3
 8002248:	372c      	adds	r7, #44	; 0x2c
 800224a:	46bd      	mov	sp, r7
 800224c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002250 <printf_>:

static int printf_(char **out, float f, int width, int dp, int pad) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b090      	sub	sp, #64	; 0x40
 8002254:	af00      	add	r7, sp, #0
 8002256:	6178      	str	r0, [r7, #20]
 8002258:	ed87 0a04 	vstr	s0, [r7, #16]
 800225c:	60f9      	str	r1, [r7, #12]
 800225e:	60ba      	str	r2, [r7, #8]
 8002260:	607b      	str	r3, [r7, #4]
    char buf[40] = { 0 };
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
 8002266:	f107 031c 	add.w	r3, r7, #28
 800226a:	2224      	movs	r2, #36	; 0x24
 800226c:	2100      	movs	r1, #0
 800226e:	4618      	mov	r0, r3
 8002270:	f005 ff0c 	bl	800808c <memset>
    ftos(buf, f, dp);
 8002274:	68ba      	ldr	r2, [r7, #8]
 8002276:	f107 0318 	add.w	r3, r7, #24
 800227a:	4611      	mov	r1, r2
 800227c:	ed97 0a04 	vldr	s0, [r7, #16]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fe8d 	bl	8001fa0 <ftos>
    return prints(out, buf, width, pad);
 8002286:	f107 0118 	add.w	r1, r7, #24
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	6978      	ldr	r0, [r7, #20]
 8002290:	f7ff feef 	bl	8002072 <prints>
 8002294:	4603      	mov	r3, r0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3740      	adds	r7, #64	; 0x40
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <print>:
 * @param out pointer to Output string
 * @param format Format string
 * @param args Arguments
 * @return length of string
 */
static int print(char **out, const char *format, va_list args) {
 80022a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022a4:	b08c      	sub	sp, #48	; 0x30
 80022a6:	af04      	add	r7, sp, #16
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	607a      	str	r2, [r7, #4]
    register int width, pad, dp;
    register int pc = 0;
 80022ae:	2400      	movs	r4, #0
    char scr[2];

    for (; *format != 0; ++format) {
 80022b0:	e109      	b.n	80024c6 <print+0x226>
        if (*format == '%') {
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b25      	cmp	r3, #37	; 0x25
 80022b8:	f040 80ed 	bne.w	8002496 <print+0x1f6>
            ++format;
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	3301      	adds	r3, #1
 80022c0:	60bb      	str	r3, [r7, #8]
            width = pad = dp = 0;
 80022c2:	f04f 0800 	mov.w	r8, #0
 80022c6:	4646      	mov	r6, r8
 80022c8:	4635      	mov	r5, r6
            if (*format == '\0')
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f000 80ff 	beq.w	80024d2 <print+0x232>
                break;
            if (*format == '%')
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b25      	cmp	r3, #37	; 0x25
 80022da:	f000 80de 	beq.w	800249a <print+0x1fa>
                goto out;
            if (*format == '-') {
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b2d      	cmp	r3, #45	; 0x2d
 80022e4:	d109      	bne.n	80022fa <print+0x5a>
                ++format;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	3301      	adds	r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
                pad = PAD_RIGHT;
 80022ec:	2601      	movs	r6, #1
            }
            while (*format == '0') {
 80022ee:	e004      	b.n	80022fa <print+0x5a>
                ++format;
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	3301      	adds	r3, #1
 80022f4:	60bb      	str	r3, [r7, #8]
                pad |= PAD_ZERO;
 80022f6:	f046 0602 	orr.w	r6, r6, #2
            while (*format == '0') {
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b30      	cmp	r3, #48	; 0x30
 8002300:	d0f6      	beq.n	80022f0 <print+0x50>
            }
            for (; *format >= '0' && *format <= '9'; ++format) {
 8002302:	e00b      	b.n	800231c <print+0x7c>
                width *= 10;
 8002304:	462b      	mov	r3, r5
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	442b      	add	r3, r5
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	461d      	mov	r5, r3
                width += *format - '0';
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	3b30      	subs	r3, #48	; 0x30
 8002314:	441d      	add	r5, r3
            for (; *format >= '0' && *format <= '9'; ++format) {
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	3301      	adds	r3, #1
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b2f      	cmp	r3, #47	; 0x2f
 8002322:	d903      	bls.n	800232c <print+0x8c>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b39      	cmp	r3, #57	; 0x39
 800232a:	d9eb      	bls.n	8002304 <print+0x64>
            }
            if (*format == '.') {
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b2e      	cmp	r3, #46	; 0x2e
 8002332:	d117      	bne.n	8002364 <print+0xc4>
                ++format;
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	3301      	adds	r3, #1
 8002338:	60bb      	str	r3, [r7, #8]
                for (; *format >= '0' && *format <= '9'; ++format) {
 800233a:	e00b      	b.n	8002354 <print+0xb4>
                    dp *= 10;
 800233c:	4643      	mov	r3, r8
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4443      	add	r3, r8
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	4698      	mov	r8, r3
                    dp += *format - '0';
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	3b30      	subs	r3, #48	; 0x30
 800234c:	4498      	add	r8, r3
                for (; *format >= '0' && *format <= '9'; ++format) {
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	3301      	adds	r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b2f      	cmp	r3, #47	; 0x2f
 800235a:	d903      	bls.n	8002364 <print+0xc4>
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b39      	cmp	r3, #57	; 0x39
 8002362:	d9eb      	bls.n	800233c <print+0x9c>
                }
            }
            if (*format == 's') {
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b73      	cmp	r3, #115	; 0x73
 800236a:	d112      	bne.n	8002392 <print+0xf2>
                register char *s = (char*) va_arg(args, int);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	1d1a      	adds	r2, r3, #4
 8002370:	607a      	str	r2, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4698      	mov	r8, r3
                pc += prints(out, s ? s : "(null)", width, pad);
 8002376:	f1b8 0f00 	cmp.w	r8, #0
 800237a:	d001      	beq.n	8002380 <print+0xe0>
 800237c:	4641      	mov	r1, r8
 800237e:	e000      	b.n	8002382 <print+0xe2>
 8002380:	4957      	ldr	r1, [pc, #348]	; (80024e0 <print+0x240>)
 8002382:	4633      	mov	r3, r6
 8002384:	462a      	mov	r2, r5
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f7ff fe73 	bl	8002072 <prints>
 800238c:	4603      	mov	r3, r0
 800238e:	441c      	add	r4, r3
                continue;
 8002390:	e096      	b.n	80024c0 <print+0x220>
            }
            if (*format == 'd') {
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b64      	cmp	r3, #100	; 0x64
 8002398:	d10f      	bne.n	80023ba <print+0x11a>
                pc += printi(out, va_arg(args, int), 10, 1, width, pad, 'a');
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	1d1a      	adds	r2, r3, #4
 800239e:	607a      	str	r2, [r7, #4]
 80023a0:	6819      	ldr	r1, [r3, #0]
 80023a2:	2361      	movs	r3, #97	; 0x61
 80023a4:	9302      	str	r3, [sp, #8]
 80023a6:	9601      	str	r6, [sp, #4]
 80023a8:	9500      	str	r5, [sp, #0]
 80023aa:	2301      	movs	r3, #1
 80023ac:	220a      	movs	r2, #10
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f7ff fed7 	bl	8002162 <printi>
 80023b4:	4603      	mov	r3, r0
 80023b6:	441c      	add	r4, r3
                continue;
 80023b8:	e082      	b.n	80024c0 <print+0x220>
            }
            if (*format == 'x') {
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b78      	cmp	r3, #120	; 0x78
 80023c0:	d10f      	bne.n	80023e2 <print+0x142>
                pc += printi(out, va_arg(args, int), 16, 0, width, pad, 'a');
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	1d1a      	adds	r2, r3, #4
 80023c6:	607a      	str	r2, [r7, #4]
 80023c8:	6819      	ldr	r1, [r3, #0]
 80023ca:	2361      	movs	r3, #97	; 0x61
 80023cc:	9302      	str	r3, [sp, #8]
 80023ce:	9601      	str	r6, [sp, #4]
 80023d0:	9500      	str	r5, [sp, #0]
 80023d2:	2300      	movs	r3, #0
 80023d4:	2210      	movs	r2, #16
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f7ff fec3 	bl	8002162 <printi>
 80023dc:	4603      	mov	r3, r0
 80023de:	441c      	add	r4, r3
                continue;
 80023e0:	e06e      	b.n	80024c0 <print+0x220>
            }
            if (*format == 'X') {
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b58      	cmp	r3, #88	; 0x58
 80023e8:	d10f      	bne.n	800240a <print+0x16a>
                pc += printi(out, va_arg(args, int), 16, 0, width, pad, 'A');
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	1d1a      	adds	r2, r3, #4
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	6819      	ldr	r1, [r3, #0]
 80023f2:	2341      	movs	r3, #65	; 0x41
 80023f4:	9302      	str	r3, [sp, #8]
 80023f6:	9601      	str	r6, [sp, #4]
 80023f8:	9500      	str	r5, [sp, #0]
 80023fa:	2300      	movs	r3, #0
 80023fc:	2210      	movs	r2, #16
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f7ff feaf 	bl	8002162 <printi>
 8002404:	4603      	mov	r3, r0
 8002406:	441c      	add	r4, r3
                continue;
 8002408:	e05a      	b.n	80024c0 <print+0x220>
            }
            if (*format == 'u') {
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b75      	cmp	r3, #117	; 0x75
 8002410:	d10f      	bne.n	8002432 <print+0x192>
                pc += printi(out, va_arg(args, int), 10, 0, width, pad, 'a');
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	1d1a      	adds	r2, r3, #4
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	6819      	ldr	r1, [r3, #0]
 800241a:	2361      	movs	r3, #97	; 0x61
 800241c:	9302      	str	r3, [sp, #8]
 800241e:	9601      	str	r6, [sp, #4]
 8002420:	9500      	str	r5, [sp, #0]
 8002422:	2300      	movs	r3, #0
 8002424:	220a      	movs	r2, #10
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f7ff fe9b 	bl	8002162 <printi>
 800242c:	4603      	mov	r3, r0
 800242e:	441c      	add	r4, r3
                continue;
 8002430:	e046      	b.n	80024c0 <print+0x220>
            }
            if (*format == 'c') {
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b63      	cmp	r3, #99	; 0x63
 8002438:	d111      	bne.n	800245e <print+0x1be>
                /* char are converted to int then pushed on the stack */
                scr[0] = (char) va_arg(args, int);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	1d1a      	adds	r2, r3, #4
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	753b      	strb	r3, [r7, #20]
                scr[1] = '\0';
 8002446:	2300      	movs	r3, #0
 8002448:	757b      	strb	r3, [r7, #21]
                pc += prints(out, scr, width, pad);
 800244a:	f107 0114 	add.w	r1, r7, #20
 800244e:	4633      	mov	r3, r6
 8002450:	462a      	mov	r2, r5
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f7ff fe0d 	bl	8002072 <prints>
 8002458:	4603      	mov	r3, r0
 800245a:	441c      	add	r4, r3
                continue;
 800245c:	e030      	b.n	80024c0 <print+0x220>
            }
            if (*format == 'f') {
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	2b66      	cmp	r3, #102	; 0x66
 8002464:	d12c      	bne.n	80024c0 <print+0x220>
                pc += printf_(out, va_arg(args, double), width, dp, pad);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3307      	adds	r3, #7
 800246a:	f023 0307 	bic.w	r3, r3, #7
 800246e:	f103 0208 	add.w	r2, r3, #8
 8002472:	607a      	str	r2, [r7, #4]
 8002474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002478:	4610      	mov	r0, r2
 800247a:	4619      	mov	r1, r3
 800247c:	f7fe fb30 	bl	8000ae0 <__aeabi_d2f>
 8002480:	4633      	mov	r3, r6
 8002482:	4642      	mov	r2, r8
 8002484:	4629      	mov	r1, r5
 8002486:	ee00 0a10 	vmov	s0, r0
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f7ff fee0 	bl	8002250 <printf_>
 8002490:	4603      	mov	r3, r0
 8002492:	441c      	add	r4, r3
                continue;
 8002494:	e014      	b.n	80024c0 <print+0x220>
            }
        } else {
            out: printchar(out, *format);
 8002496:	bf00      	nop
 8002498:	e000      	b.n	800249c <print+0x1fc>
                goto out;
 800249a:	bf00      	nop
            out: printchar(out, *format);
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	61fb      	str	r3, [r7, #28]
 80024a6:	61ba      	str	r2, [r7, #24]
    **str = (char) c;
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	701a      	strb	r2, [r3, #0]
    ++(*str);
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	1c5a      	adds	r2, r3, #1
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	601a      	str	r2, [r3, #0]
}
 80024bc:	bf00      	nop
            ++pc;
 80024be:	3401      	adds	r4, #1
    for (; *format != 0; ++format) {
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3301      	adds	r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f47f aef1 	bne.w	80022b2 <print+0x12>
 80024d0:	e000      	b.n	80024d4 <print+0x234>
                break;
 80024d2:	bf00      	nop
        }
    }
    va_end(args);
    return pc;
 80024d4:	4623      	mov	r3, r4
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3720      	adds	r7, #32
 80024da:	46bd      	mov	sp, r7
 80024dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024e0:	08008f48 	.word	0x08008f48

080024e4 <write_command>:
uint8_t buf_ptr = 0;
static uint8_t tft_dma_bufs[2][TFT_DMA_BUF_SIZE];
#define curr_tft_dma_buf tft_dma_bufs[buf_ptr]

/* TFT SPI communication - with MCU */
static inline void write_command(uint8_t command) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	71fb      	strb	r3, [r7, #7]
    while (HAL_SPI_GetState(&TFT_SPI) != HAL_SPI_STATE_READY)
 80024ee:	bf00      	nop
 80024f0:	480c      	ldr	r0, [pc, #48]	; (8002524 <write_command+0x40>)
 80024f2:	f004 fa21 	bl	8006938 <HAL_SPI_GetState>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d1f9      	bne.n	80024f0 <write_command+0xc>
        // wait for the spi to be ready
        ;

    HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); // Data-Command Pin 0-Command 1-Data
 80024fc:	2200      	movs	r2, #0
 80024fe:	2110      	movs	r1, #16
 8002500:	4809      	ldr	r0, [pc, #36]	; (8002528 <write_command+0x44>)
 8002502:	f003 f871 	bl	80055e8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&TFT_SPI, (uint8_t*) &command, 1, 1);
 8002506:	1df9      	adds	r1, r7, #7
 8002508:	2301      	movs	r3, #1
 800250a:	2201      	movs	r2, #1
 800250c:	4805      	ldr	r0, [pc, #20]	; (8002524 <write_command+0x40>)
 800250e:	f003 ff02 	bl	8006316 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);
 8002512:	2201      	movs	r2, #1
 8002514:	2110      	movs	r1, #16
 8002516:	4804      	ldr	r0, [pc, #16]	; (8002528 <write_command+0x44>)
 8002518:	f003 f866 	bl	80055e8 <HAL_GPIO_WritePin>
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20005830 	.word	0x20005830
 8002528:	40020800 	.word	0x40020800

0800252c <write_data>:
static inline void write_data(uint8_t *data, uint16_t size) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&TFT_SPI, (uint8_t*) data, size, 1);
 8002538:	887a      	ldrh	r2, [r7, #2]
 800253a:	2301      	movs	r3, #1
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	4803      	ldr	r0, [pc, #12]	; (800254c <write_data+0x20>)
 8002540:	f003 fee9 	bl	8006316 <HAL_SPI_Transmit>
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20005830 	.word	0x20005830

08002550 <write_many>:
static inline void write_many(uint8_t command, uint8_t *data, uint16_t size) {
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	6039      	str	r1, [r7, #0]
 800255a:	71fb      	strb	r3, [r7, #7]
 800255c:	4613      	mov	r3, r2
 800255e:	80bb      	strh	r3, [r7, #4]
    write_command(command);
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ffbe 	bl	80024e4 <write_command>
    write_data(data, size);
 8002568:	88bb      	ldrh	r3, [r7, #4]
 800256a:	4619      	mov	r1, r3
 800256c:	6838      	ldr	r0, [r7, #0]
 800256e:	f7ff ffdd 	bl	800252c <write_data>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <write_many_dma>:
static inline void write_many_dma(uint8_t command, uint8_t *data, uint16_t size) {
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
 8002588:	4613      	mov	r3, r2
 800258a:	80bb      	strh	r3, [r7, #4]
    write_command(command);
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ffa8 	bl	80024e4 <write_command>
    HAL_SPI_Transmit_DMA(&TFT_SPI, (uint8_t*) data, size);
 8002594:	88bb      	ldrh	r3, [r7, #4]
 8002596:	461a      	mov	r2, r3
 8002598:	6839      	ldr	r1, [r7, #0]
 800259a:	4803      	ldr	r0, [pc, #12]	; (80025a8 <write_many_dma+0x2c>)
 800259c:	f003 fff8 	bl	8006590 <HAL_SPI_Transmit_DMA>
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20005830 	.word	0x20005830

080025ac <write_byte>:
static inline void write_byte(uint8_t command, uint8_t data) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	460a      	mov	r2, r1
 80025b6:	71fb      	strb	r3, [r7, #7]
 80025b8:	4613      	mov	r3, r2
 80025ba:	71bb      	strb	r3, [r7, #6]
    write_command(command);
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff ff90 	bl	80024e4 <write_command>
    write_data(&data, 1);
 80025c4:	1dbb      	adds	r3, r7, #6
 80025c6:	2101      	movs	r1, #1
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ffaf 	bl	800252c <write_data>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <write_2hword>:
static inline void write_2hword(uint8_t command, uint16_t a, uint16_t b) {
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b084      	sub	sp, #16
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	71fb      	strb	r3, [r7, #7]
 80025e0:	460b      	mov	r3, r1
 80025e2:	80bb      	strh	r3, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	807b      	strh	r3, [r7, #2]
    write_command(command);
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff ff7a 	bl	80024e4 <write_command>
    uint8_t buf[4] = { a >> 8, a & 0xFF, b >> 8, b & 0xFF };
 80025f0:	88bb      	ldrh	r3, [r7, #4]
 80025f2:	0a1b      	lsrs	r3, r3, #8
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	733b      	strb	r3, [r7, #12]
 80025fa:	88bb      	ldrh	r3, [r7, #4]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	737b      	strb	r3, [r7, #13]
 8002600:	887b      	ldrh	r3, [r7, #2]
 8002602:	0a1b      	lsrs	r3, r3, #8
 8002604:	b29b      	uxth	r3, r3
 8002606:	b2db      	uxtb	r3, r3
 8002608:	73bb      	strb	r3, [r7, #14]
 800260a:	887b      	ldrh	r3, [r7, #2]
 800260c:	b2db      	uxtb	r3, r3
 800260e:	73fb      	strb	r3, [r7, #15]
    write_data(buf, 4);
 8002610:	f107 030c 	add.w	r3, r7, #12
 8002614:	2104      	movs	r1, #4
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff ff88 	bl	800252c <write_data>
}
 800261c:	bf00      	nop
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <tft_clear>:

/**
 * @brief Clear the whole text buffer
 *
 */
static inline void tft_clear(void) {
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
    for (uint8_t y = 0; y < char_max_y; y++) {
 800262a:	2300      	movs	r3, #0
 800262c:	71fb      	strb	r3, [r7, #7]
 800262e:	e023      	b.n	8002678 <tft_clear+0x54>
        for (uint8_t x = 0; x < char_max_x; x++) {
 8002630:	2300      	movs	r3, #0
 8002632:	71bb      	strb	r3, [r7, #6]
 8002634:	e018      	b.n	8002668 <tft_clear+0x44>
            curr_text_buf[TFT_XY(x, y)] = ' ';
 8002636:	4b16      	ldr	r3, [pc, #88]	; (8002690 <tft_clear+0x6c>)
 8002638:	6819      	ldr	r1, [r3, #0]
 800263a:	4b15      	ldr	r3, [pc, #84]	; (8002690 <tft_clear+0x6c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	4a13      	ldr	r2, [pc, #76]	; (8002694 <tft_clear+0x70>)
 8002646:	7812      	ldrb	r2, [r2, #0]
 8002648:	fb03 f202 	mul.w	r2, r3, r2
 800264c:	79bb      	ldrb	r3, [r7, #6]
 800264e:	441a      	add	r2, r3
 8002650:	4603      	mov	r3, r0
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4403      	add	r3, r0
 8002656:	015b      	lsls	r3, r3, #5
 8002658:	440b      	add	r3, r1
 800265a:	4413      	add	r3, r2
 800265c:	3301      	adds	r3, #1
 800265e:	2220      	movs	r2, #32
 8002660:	701a      	strb	r2, [r3, #0]
        for (uint8_t x = 0; x < char_max_x; x++) {
 8002662:	79bb      	ldrb	r3, [r7, #6]
 8002664:	3301      	adds	r3, #1
 8002666:	71bb      	strb	r3, [r7, #6]
 8002668:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <tft_clear+0x70>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	79ba      	ldrb	r2, [r7, #6]
 800266e:	429a      	cmp	r2, r3
 8002670:	d3e1      	bcc.n	8002636 <tft_clear+0x12>
    for (uint8_t y = 0; y < char_max_y; y++) {
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	3301      	adds	r3, #1
 8002676:	71fb      	strb	r3, [r7, #7]
 8002678:	4b07      	ldr	r3, [pc, #28]	; (8002698 <tft_clear+0x74>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	79fa      	ldrb	r2, [r7, #7]
 800267e:	429a      	cmp	r2, r3
 8002680:	d3d6      	bcc.n	8002630 <tft_clear+0xc>
        }
    }
}
 8002682:	bf00      	nop
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	2000009c 	.word	0x2000009c
 8002694:	200001e1 	.word	0x200001e1
 8002698:	200001e2 	.word	0x200001e2

0800269c <tft_clear_full>:

/**
 * @brief Clear the whole text buffer and color buffers
 *
 */
static inline void tft_clear_full(void) {
 800269c:	b490      	push	{r4, r7}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
    for (uint8_t y = 0; y < char_max_y; y++) {
 80026a2:	2300      	movs	r3, #0
 80026a4:	71fb      	strb	r3, [r7, #7]
 80026a6:	e050      	b.n	800274a <tft_clear_full+0xae>
        for (uint8_t x = 0; x < char_max_x; x++) {
 80026a8:	2300      	movs	r3, #0
 80026aa:	71bb      	strb	r3, [r7, #6]
 80026ac:	e045      	b.n	800273a <tft_clear_full+0x9e>
            uint16_t idx = TFT_XY(x, y);
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	4b2b      	ldr	r3, [pc, #172]	; (8002760 <tft_clear_full+0xc4>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	fb12 f303 	smulbb	r3, r2, r3
 80026bc:	b29a      	uxth	r2, r3
 80026be:	79bb      	ldrb	r3, [r7, #6]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	4413      	add	r3, r2
 80026c4:	80bb      	strh	r3, [r7, #4]
            curr_text_buf[idx] = ' ';
 80026c6:	4b27      	ldr	r3, [pc, #156]	; (8002764 <tft_clear_full+0xc8>)
 80026c8:	6819      	ldr	r1, [r3, #0]
 80026ca:	4b26      	ldr	r3, [pc, #152]	; (8002764 <tft_clear_full+0xc8>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	88ba      	ldrh	r2, [r7, #4]
 80026d4:	4603      	mov	r3, r0
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4403      	add	r3, r0
 80026da:	015b      	lsls	r3, r3, #5
 80026dc:	440b      	add	r3, r1
 80026de:	4413      	add	r3, r2
 80026e0:	3301      	adds	r3, #1
 80026e2:	2220      	movs	r2, #32
 80026e4:	701a      	strb	r2, [r3, #0]
            curr_text_color_buf[idx] = curr_text_color;
 80026e6:	4b1f      	ldr	r3, [pc, #124]	; (8002764 <tft_clear_full+0xc8>)
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	4b1e      	ldr	r3, [pc, #120]	; (8002764 <tft_clear_full+0xc8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	88b9      	ldrh	r1, [r7, #4]
 80026f4:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <tft_clear_full+0xcc>)
 80026f6:	881c      	ldrh	r4, [r3, #0]
 80026f8:	4603      	mov	r3, r0
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4403      	add	r3, r0
 80026fe:	015b      	lsls	r3, r3, #5
 8002700:	440b      	add	r3, r1
 8002702:	33a0      	adds	r3, #160	; 0xa0
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	4622      	mov	r2, r4
 800270a:	805a      	strh	r2, [r3, #2]
            curr_bg_color_buf[idx] = curr_bg_color;
 800270c:	4b15      	ldr	r3, [pc, #84]	; (8002764 <tft_clear_full+0xc8>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <tft_clear_full+0xc8>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	88b9      	ldrh	r1, [r7, #4]
 800271a:	4b14      	ldr	r3, [pc, #80]	; (800276c <tft_clear_full+0xd0>)
 800271c:	881c      	ldrh	r4, [r3, #0]
 800271e:	4603      	mov	r3, r0
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4403      	add	r3, r0
 8002724:	015b      	lsls	r3, r3, #5
 8002726:	440b      	add	r3, r1
 8002728:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	4413      	add	r3, r2
 8002730:	4622      	mov	r2, r4
 8002732:	805a      	strh	r2, [r3, #2]
        for (uint8_t x = 0; x < char_max_x; x++) {
 8002734:	79bb      	ldrb	r3, [r7, #6]
 8002736:	3301      	adds	r3, #1
 8002738:	71bb      	strb	r3, [r7, #6]
 800273a:	4b09      	ldr	r3, [pc, #36]	; (8002760 <tft_clear_full+0xc4>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	79ba      	ldrb	r2, [r7, #6]
 8002740:	429a      	cmp	r2, r3
 8002742:	d3b4      	bcc.n	80026ae <tft_clear_full+0x12>
    for (uint8_t y = 0; y < char_max_y; y++) {
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	3301      	adds	r3, #1
 8002748:	71fb      	strb	r3, [r7, #7]
 800274a:	4b09      	ldr	r3, [pc, #36]	; (8002770 <tft_clear_full+0xd4>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	79fa      	ldrb	r2, [r7, #7]
 8002750:	429a      	cmp	r2, r3
 8002752:	d3a9      	bcc.n	80026a8 <tft_clear_full+0xc>
        }
    }
}
 8002754:	bf00      	nop
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bc90      	pop	{r4, r7}
 800275e:	4770      	bx	lr
 8002760:	200001e1 	.word	0x200001e1
 8002764:	2000009c 	.word	0x2000009c
 8002768:	200001dc 	.word	0x200001dc
 800276c:	200001d8 	.word	0x200001d8
 8002770:	200001e2 	.word	0x200001e2

08002774 <tft_set_region>:

static inline void tft_set_region(uint16_t x, uint16_t y, uint16_t w,
        uint16_t h) {
 8002774:	b590      	push	{r4, r7, lr}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	4604      	mov	r4, r0
 800277c:	4608      	mov	r0, r1
 800277e:	4611      	mov	r1, r2
 8002780:	461a      	mov	r2, r3
 8002782:	4623      	mov	r3, r4
 8002784:	80fb      	strh	r3, [r7, #6]
 8002786:	4603      	mov	r3, r0
 8002788:	80bb      	strh	r3, [r7, #4]
 800278a:	460b      	mov	r3, r1
 800278c:	807b      	strh	r3, [r7, #2]
 800278e:	4613      	mov	r3, r2
 8002790:	803b      	strh	r3, [r7, #0]
    uint16_t startx = x;
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	81fb      	strh	r3, [r7, #14]
    uint16_t starty = y;
 8002796:	88bb      	ldrh	r3, [r7, #4]
 8002798:	81bb      	strh	r3, [r7, #12]
    uint16_t endx = x + w;
 800279a:	88fa      	ldrh	r2, [r7, #6]
 800279c:	887b      	ldrh	r3, [r7, #2]
 800279e:	4413      	add	r3, r2
 80027a0:	817b      	strh	r3, [r7, #10]
    uint16_t endy = y + h;
 80027a2:	88ba      	ldrh	r2, [r7, #4]
 80027a4:	883b      	ldrh	r3, [r7, #0]
 80027a6:	4413      	add	r3, r2
 80027a8:	813b      	strh	r3, [r7, #8]

#ifdef MODEL_ST7735
    startx += col_shift;
 80027aa:	4b14      	ldr	r3, [pc, #80]	; (80027fc <tft_set_region+0x88>)
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	89fb      	ldrh	r3, [r7, #14]
 80027b2:	4413      	add	r3, r2
 80027b4:	81fb      	strh	r3, [r7, #14]
    starty += row_shift;
 80027b6:	4b12      	ldr	r3, [pc, #72]	; (8002800 <tft_set_region+0x8c>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	89bb      	ldrh	r3, [r7, #12]
 80027be:	4413      	add	r3, r2
 80027c0:	81bb      	strh	r3, [r7, #12]
    endx += col_shift;
 80027c2:	4b0e      	ldr	r3, [pc, #56]	; (80027fc <tft_set_region+0x88>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	897b      	ldrh	r3, [r7, #10]
 80027ca:	4413      	add	r3, r2
 80027cc:	817b      	strh	r3, [r7, #10]
    endy += row_shift;
 80027ce:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <tft_set_region+0x8c>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	893b      	ldrh	r3, [r7, #8]
 80027d6:	4413      	add	r3, r2
 80027d8:	813b      	strh	r3, [r7, #8]
#endif

    write_2hword(0x2a, startx, endx);  // Column addr set
 80027da:	897a      	ldrh	r2, [r7, #10]
 80027dc:	89fb      	ldrh	r3, [r7, #14]
 80027de:	4619      	mov	r1, r3
 80027e0:	202a      	movs	r0, #42	; 0x2a
 80027e2:	f7ff fef8 	bl	80025d6 <write_2hword>
    write_2hword(0x2b, starty, endy);  // Row addr set
 80027e6:	893a      	ldrh	r2, [r7, #8]
 80027e8:	89bb      	ldrh	r3, [r7, #12]
 80027ea:	4619      	mov	r1, r3
 80027ec:	202b      	movs	r0, #43	; 0x2b
 80027ee:	f7ff fef2 	bl	80025d6 <write_2hword>
}
 80027f2:	bf00      	nop
 80027f4:	3714      	adds	r7, #20
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd90      	pop	{r4, r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000826 	.word	0x20000826
 8002800:	20000827 	.word	0x20000827

08002804 <tft_init>:
 * @param  text_color: default text color
 * @param  text_color_sp: default special text color
 * @param  highlight_color: default highlight color
 */
void tft_init(TFT_ORIENTATION orientation, uint16_t bg_color,
        uint16_t text_color, uint16_t text_color_sp, uint16_t highlight_color) {
 8002804:	b590      	push	{r4, r7, lr}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	4604      	mov	r4, r0
 800280c:	4608      	mov	r0, r1
 800280e:	4611      	mov	r1, r2
 8002810:	461a      	mov	r2, r3
 8002812:	4623      	mov	r3, r4
 8002814:	71fb      	strb	r3, [r7, #7]
 8002816:	4603      	mov	r3, r0
 8002818:	80bb      	strh	r3, [r7, #4]
 800281a:	460b      	mov	r3, r1
 800281c:	807b      	strh	r3, [r7, #2]
 800281e:	4613      	mov	r3, r2
 8002820:	803b      	strh	r3, [r7, #0]
    curr_screen = 0;
 8002822:	4b6e      	ldr	r3, [pc, #440]	; (80029dc <tft_init+0x1d8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
    tft_orientation = orientation;
 800282a:	4a6d      	ldr	r2, [pc, #436]	; (80029e0 <tft_init+0x1dc>)
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	7013      	strb	r3, [r2, #0]

    char_max_x =
            (orientation % 2) ? CHAR_MAX_X_HORIZONTAL : CHAR_MAX_X_VERTICAL;
 8002830:	79fb      	ldrb	r3, [r7, #7]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	b2db      	uxtb	r3, r3
    char_max_x =
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <tft_init+0x3c>
 800283c:	2214      	movs	r2, #20
 800283e:	e000      	b.n	8002842 <tft_init+0x3e>
 8002840:	2210      	movs	r2, #16
 8002842:	4b68      	ldr	r3, [pc, #416]	; (80029e4 <tft_init+0x1e0>)
 8002844:	701a      	strb	r2, [r3, #0]
    char_max_y =
            (orientation % 2) ? CHAR_MAX_Y_HORIZONTAL : CHAR_MAX_Y_VERTICAL;
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	b2db      	uxtb	r3, r3
    char_max_y =
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <tft_init+0x52>
 8002852:	2208      	movs	r2, #8
 8002854:	e000      	b.n	8002858 <tft_init+0x54>
 8002856:	220a      	movs	r2, #10
 8002858:	4b63      	ldr	r3, [pc, #396]	; (80029e8 <tft_init+0x1e4>)
 800285a:	701a      	strb	r2, [r3, #0]

    TFT_SPI_INIT();
 800285c:	f001 fa58 	bl	8003d10 <MX_SPI1_Init>

    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_SET);
 8002860:	2201      	movs	r2, #1
 8002862:	2140      	movs	r1, #64	; 0x40
 8002864:	4861      	ldr	r0, [pc, #388]	; (80029ec <tft_init+0x1e8>)
 8002866:	f002 febf 	bl	80055e8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800286a:	2064      	movs	r0, #100	; 0x64
 800286c:	f001 ff44 	bl	80046f8 <HAL_Delay>
    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_RESET);
 8002870:	2200      	movs	r2, #0
 8002872:	2140      	movs	r1, #64	; 0x40
 8002874:	485d      	ldr	r0, [pc, #372]	; (80029ec <tft_init+0x1e8>)
 8002876:	f002 feb7 	bl	80055e8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800287a:	2064      	movs	r0, #100	; 0x64
 800287c:	f001 ff3c 	bl	80046f8 <HAL_Delay>
    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_SET);
 8002880:	2201      	movs	r2, #1
 8002882:	2140      	movs	r1, #64	; 0x40
 8002884:	4859      	ldr	r0, [pc, #356]	; (80029ec <tft_init+0x1e8>)
 8002886:	f002 feaf 	bl	80055e8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800288a:	2064      	movs	r0, #100	; 0x64
 800288c:	f001 ff34 	bl	80046f8 <HAL_Delay>

    HAL_GPIO_WritePin(TFT_BL_GPIO_Port, TFT_BL_Pin, GPIO_PIN_SET);
 8002890:	2201      	movs	r2, #1
 8002892:	2101      	movs	r1, #1
 8002894:	4856      	ldr	r0, [pc, #344]	; (80029f0 <tft_init+0x1ec>)
 8002896:	f002 fea7 	bl	80055e8 <HAL_GPIO_WritePin>

#if defined(TFT_CS_Pin) && !defined(MODEL_ST7735)
    HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
#endif

    uint32_t i = 0;
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
    while (tft_init_code[++i] != TFT_EOF_MARKER) {
 800289e:	e058      	b.n	8002952 <tft_init+0x14e>
        if (tft_init_code[i] == TFT_ORIENTATION_CMD) {
 80028a0:	4a54      	ldr	r2, [pc, #336]	; (80029f4 <tft_init+0x1f0>)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	4413      	add	r3, r2
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b36      	cmp	r3, #54	; 0x36
 80028aa:	d110      	bne.n	80028ce <tft_init+0xca>
            write_byte(tft_init_code[i],
 80028ac:	4a51      	ldr	r2, [pc, #324]	; (80029f4 <tft_init+0x1f0>)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	4413      	add	r3, r2
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	4a4a      	ldr	r2, [pc, #296]	; (80029e0 <tft_init+0x1dc>)
 80028b6:	7812      	ldrb	r2, [r2, #0]
 80028b8:	4611      	mov	r1, r2
 80028ba:	4a4f      	ldr	r2, [pc, #316]	; (80029f8 <tft_init+0x1f4>)
 80028bc:	5c52      	ldrb	r2, [r2, r1]
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff fe73 	bl	80025ac <write_byte>
                    tft_orientation_init_code[tft_orientation]);
            i++;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	3301      	adds	r3, #1
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	e041      	b.n	8002952 <tft_init+0x14e>
        } else if (tft_init_code[i] == TFT_DELAY_MARKER) {
 80028ce:	4a49      	ldr	r2, [pc, #292]	; (80029f4 <tft_init+0x1f0>)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4413      	add	r3, r2
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2bff      	cmp	r3, #255	; 0xff
 80028d8:	d10a      	bne.n	80028f0 <tft_init+0xec>
            i += 3;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	3303      	adds	r3, #3
 80028de:	60fb      	str	r3, [r7, #12]
            HAL_Delay(tft_init_code[i]);
 80028e0:	4a44      	ldr	r2, [pc, #272]	; (80029f4 <tft_init+0x1f0>)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	4413      	add	r3, r2
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f001 ff05 	bl	80046f8 <HAL_Delay>
 80028ee:	e030      	b.n	8002952 <tft_init+0x14e>
        } else if (tft_init_code[i + 1] == TFT_EOL_MARKER) {
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	3301      	adds	r3, #1
 80028f4:	4a3f      	ldr	r2, [pc, #252]	; (80029f4 <tft_init+0x1f0>)
 80028f6:	5cd3      	ldrb	r3, [r2, r3]
 80028f8:	2b43      	cmp	r3, #67	; 0x43
 80028fa:	d10a      	bne.n	8002912 <tft_init+0x10e>
            write_command(tft_init_code[i]);
 80028fc:	4a3d      	ldr	r2, [pc, #244]	; (80029f4 <tft_init+0x1f0>)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4413      	add	r3, r2
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff fded 	bl	80024e4 <write_command>
            i++;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3301      	adds	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e01f      	b.n	8002952 <tft_init+0x14e>
        } else {
            int len;
            for (len = 0; tft_init_code[i + len + 1] != TFT_EOL_MARKER; len++) {
 8002912:	2300      	movs	r3, #0
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	e002      	b.n	800291e <tft_init+0x11a>
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	3301      	adds	r3, #1
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4413      	add	r3, r2
 8002924:	3301      	adds	r3, #1
 8002926:	4a33      	ldr	r2, [pc, #204]	; (80029f4 <tft_init+0x1f0>)
 8002928:	5cd3      	ldrb	r3, [r2, r3]
 800292a:	2b43      	cmp	r3, #67	; 0x43
 800292c:	d1f4      	bne.n	8002918 <tft_init+0x114>
            }
            write_many(tft_init_code[i], (uint8_t*) &tft_init_code[i + 1], len);
 800292e:	4a31      	ldr	r2, [pc, #196]	; (80029f4 <tft_init+0x1f0>)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4413      	add	r3, r2
 8002934:	7818      	ldrb	r0, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	3301      	adds	r3, #1
 800293a:	4a2e      	ldr	r2, [pc, #184]	; (80029f4 <tft_init+0x1f0>)
 800293c:	4413      	add	r3, r2
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	b292      	uxth	r2, r2
 8002942:	4619      	mov	r1, r3
 8002944:	f7ff fe04 	bl	8002550 <write_many>
            i += len + 1;
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4413      	add	r3, r2
 800294e:	3301      	adds	r3, #1
 8002950:	60fb      	str	r3, [r7, #12]
    while (tft_init_code[++i] != TFT_EOF_MARKER) {
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	3301      	adds	r3, #1
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	4a26      	ldr	r2, [pc, #152]	; (80029f4 <tft_init+0x1f0>)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4413      	add	r3, r2
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2b42      	cmp	r3, #66	; 0x42
 8002962:	d19d      	bne.n	80028a0 <tft_init+0x9c>
        }
    }

#ifdef MODEL_ST7735
    switch (tft_orientation) {
 8002964:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <tft_init+0x1dc>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b03      	cmp	r3, #3
 800296a:	d01a      	beq.n	80029a2 <tft_init+0x19e>
 800296c:	2b03      	cmp	r3, #3
 800296e:	dc03      	bgt.n	8002978 <tft_init+0x174>
 8002970:	2b01      	cmp	r3, #1
 8002972:	d008      	beq.n	8002986 <tft_init+0x182>
 8002974:	2b02      	cmp	r3, #2
 8002976:	d00d      	beq.n	8002994 <tft_init+0x190>
    default:
    case 0:
        col_shift = 2;
 8002978:	4b20      	ldr	r3, [pc, #128]	; (80029fc <tft_init+0x1f8>)
 800297a:	2202      	movs	r2, #2
 800297c:	701a      	strb	r2, [r3, #0]
        row_shift = 1;
 800297e:	4b20      	ldr	r3, [pc, #128]	; (8002a00 <tft_init+0x1fc>)
 8002980:	2201      	movs	r2, #1
 8002982:	701a      	strb	r2, [r3, #0]
        break;
 8002984:	e014      	b.n	80029b0 <tft_init+0x1ac>
    case 1:
        col_shift = 1;
 8002986:	4b1d      	ldr	r3, [pc, #116]	; (80029fc <tft_init+0x1f8>)
 8002988:	2201      	movs	r2, #1
 800298a:	701a      	strb	r2, [r3, #0]
        row_shift = 2;
 800298c:	4b1c      	ldr	r3, [pc, #112]	; (8002a00 <tft_init+0x1fc>)
 800298e:	2202      	movs	r2, #2
 8002990:	701a      	strb	r2, [r3, #0]
        break;
 8002992:	e00d      	b.n	80029b0 <tft_init+0x1ac>
    case 2:
        col_shift = 2;
 8002994:	4b19      	ldr	r3, [pc, #100]	; (80029fc <tft_init+0x1f8>)
 8002996:	2202      	movs	r2, #2
 8002998:	701a      	strb	r2, [r3, #0]
        row_shift = 2;
 800299a:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <tft_init+0x1fc>)
 800299c:	2202      	movs	r2, #2
 800299e:	701a      	strb	r2, [r3, #0]
        break;
 80029a0:	e006      	b.n	80029b0 <tft_init+0x1ac>
    case 3:
        col_shift = 1;
 80029a2:	4b16      	ldr	r3, [pc, #88]	; (80029fc <tft_init+0x1f8>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	701a      	strb	r2, [r3, #0]
        row_shift = 2;
 80029a8:	4b15      	ldr	r3, [pc, #84]	; (8002a00 <tft_init+0x1fc>)
 80029aa:	2202      	movs	r2, #2
 80029ac:	701a      	strb	r2, [r3, #0]
        break;
 80029ae:	bf00      	nop
    }
#endif

    tft_set_bg_color(bg_color);
 80029b0:	88bb      	ldrh	r3, [r7, #4]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 f826 	bl	8002a04 <tft_set_bg_color>
    tft_set_text_color(text_color);
 80029b8:	887b      	ldrh	r3, [r7, #2]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f842 	bl	8002a44 <tft_set_text_color>
    tft_set_special_color(text_color_sp);
 80029c0:	883b      	ldrh	r3, [r7, #0]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f84e 	bl	8002a64 <tft_set_special_color>
    tft_set_highlight_color(highlight_color);
 80029c8:	8c3b      	ldrh	r3, [r7, #32]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f82a 	bl	8002a24 <tft_set_highlight_color>

    tft_force_clear();
 80029d0:	f000 f858 	bl	8002a84 <tft_force_clear>
}
 80029d4:	bf00      	nop
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd90      	pop	{r4, r7, pc}
 80029dc:	2000009c 	.word	0x2000009c
 80029e0:	200001e0 	.word	0x200001e0
 80029e4:	200001e1 	.word	0x200001e1
 80029e8:	200001e2 	.word	0x200001e2
 80029ec:	40020000 	.word	0x40020000
 80029f0:	40020400 	.word	0x40020400
 80029f4:	08009dc4 	.word	0x08009dc4
 80029f8:	08009e38 	.word	0x08009e38
 80029fc:	20000826 	.word	0x20000826
 8002a00:	20000827 	.word	0x20000827

08002a04 <tft_set_bg_color>:
/**
 * @brief Set current background color
 *
 * @param bg_color (BLACK, BLUE, RED, ...)
 */
void tft_set_bg_color(uint16_t bg_color) {
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	80fb      	strh	r3, [r7, #6]
    curr_bg_color = bg_color;
 8002a0e:	4a04      	ldr	r2, [pc, #16]	; (8002a20 <tft_set_bg_color+0x1c>)
 8002a10:	88fb      	ldrh	r3, [r7, #6]
 8002a12:	8013      	strh	r3, [r2, #0]
}
 8002a14:	bf00      	nop
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	200001d8 	.word	0x200001d8

08002a24 <tft_set_highlight_color>:
/**
 * @brief Set current highlight color
 *
 * @param highlight_color (YELLOW, ORANGE, CYAN, ...)
 */
void tft_set_highlight_color(uint16_t highlight_color) {
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	80fb      	strh	r3, [r7, #6]
    curr_highlight_color = highlight_color;
 8002a2e:	4a04      	ldr	r2, [pc, #16]	; (8002a40 <tft_set_highlight_color+0x1c>)
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	8013      	strh	r3, [r2, #0]
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	200001da 	.word	0x200001da

08002a44 <tft_set_text_color>:
/**
 * @brief Set current text color
 *
 * @param text_color (WHITE, SKYBLUE, GREEN, ...)
 */
void tft_set_text_color(uint16_t text_color) {
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80fb      	strh	r3, [r7, #6]
    curr_text_color = text_color;
 8002a4e:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <tft_set_text_color+0x1c>)
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	8013      	strh	r3, [r2, #0]
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	200001dc 	.word	0x200001dc

08002a64 <tft_set_special_color>:
/**
 * @brief Set current special text color
 *
 * @param text_color_sp (YELLOW, ORANGE, CYAN, ...)
 */
void tft_set_special_color(uint16_t text_color_sp) {
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	80fb      	strh	r3, [r7, #6]
    curr_text_color_sp = text_color_sp;
 8002a6e:	4a04      	ldr	r2, [pc, #16]	; (8002a80 <tft_set_special_color+0x1c>)
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	8013      	strh	r3, [r2, #0]
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	200001de 	.word	0x200001de

08002a84 <tft_force_clear>:

/**
 * @brief  Clear every pixels on the screen
 */
void tft_force_clear(void) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af02      	add	r7, sp, #8
    tft_clear_full();
 8002a8a:	f7ff fe07 	bl	800269c <tft_clear_full>
    tft_update(0);
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f000 fb22 	bl	80030d8 <tft_update>
    tft_clear_full();
 8002a94:	f7ff fe02 	bl	800269c <tft_clear_full>
    if (tft_orientation % 2)
 8002a98:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <tft_force_clear+0x50>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d009      	beq.n	8002aba <tft_force_clear+0x36>
        tft_print_rectangle(curr_bg_color, 0, 0, MAX_HEIGHT, MAX_WIDTH);
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <tft_force_clear+0x54>)
 8002aa8:	8818      	ldrh	r0, [r3, #0]
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	23a0      	movs	r3, #160	; 0xa0
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	f000 fa5a 	bl	8002f6c <tft_print_rectangle>
    else
        tft_print_rectangle(curr_bg_color, 0, 0, MAX_WIDTH, MAX_HEIGHT);
}
 8002ab8:	e008      	b.n	8002acc <tft_force_clear+0x48>
        tft_print_rectangle(curr_bg_color, 0, 0, MAX_WIDTH, MAX_HEIGHT);
 8002aba:	4b07      	ldr	r3, [pc, #28]	; (8002ad8 <tft_force_clear+0x54>)
 8002abc:	8818      	ldrh	r0, [r3, #0]
 8002abe:	23a0      	movs	r3, #160	; 0xa0
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	2380      	movs	r3, #128	; 0x80
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	f000 fa50 	bl	8002f6c <tft_print_rectangle>
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	200001e0 	.word	0x200001e0
 8002ad8:	200001d8 	.word	0x200001d8

08002adc <tft_print_colored>:
 * @param x starting x-coordinate
 * @param y starting y-coordinate
 * @param fp pointer to the character(s)
 */
void tft_print_colored(uint8_t x, uint8_t y, const char *fp,
        uint16_t text_color, uint16_t bg_color) {
 8002adc:	b490      	push	{r4, r7}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	603a      	str	r2, [r7, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	71fb      	strb	r3, [r7, #7]
 8002aea:	460b      	mov	r3, r1
 8002aec:	71bb      	strb	r3, [r7, #6]
 8002aee:	4613      	mov	r3, r2
 8002af0:	80bb      	strh	r3, [r7, #4]
    uint8_t i = x;
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	73fb      	strb	r3, [r7, #15]
    uint8_t j = y;
 8002af6:	79bb      	ldrb	r3, [r7, #6]
 8002af8:	73bb      	strb	r3, [r7, #14]
    uint8_t is_special = 0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	737b      	strb	r3, [r7, #13]
    uint8_t is_highlighted = 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	733b      	strb	r3, [r7, #12]
    uint8_t is_underlined = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	72fb      	strb	r3, [r7, #11]

    while (*fp && i < char_max_x && j < char_max_y) {
 8002b06:	e14a      	b.n	8002d9e <tft_print_colored+0x2c2>
        switch (*fp) {
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b7d      	cmp	r3, #125	; 0x7d
 8002b0e:	f300 80e0 	bgt.w	8002cd2 <tft_print_colored+0x1f6>
 8002b12:	2b5b      	cmp	r3, #91	; 0x5b
 8002b14:	da04      	bge.n	8002b20 <tft_print_colored+0x44>
 8002b16:	2b0a      	cmp	r3, #10
 8002b18:	d050      	beq.n	8002bbc <tft_print_colored+0xe0>
 8002b1a:	2b0d      	cmp	r3, #13
 8002b1c:	d051      	beq.n	8002bc2 <tft_print_colored+0xe6>
 8002b1e:	e0d8      	b.n	8002cd2 <tft_print_colored+0x1f6>
 8002b20:	3b5b      	subs	r3, #91	; 0x5b
 8002b22:	2b22      	cmp	r3, #34	; 0x22
 8002b24:	f200 80d5 	bhi.w	8002cd2 <tft_print_colored+0x1f6>
 8002b28:	a201      	add	r2, pc, #4	; (adr r2, 8002b30 <tft_print_colored+0x54>)
 8002b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b2e:	bf00      	nop
 8002b30:	08002c9f 	.word	0x08002c9f
 8002b34:	08002cd3 	.word	0x08002cd3
 8002b38:	08002c9f 	.word	0x08002c9f
 8002b3c:	08002cd3 	.word	0x08002cd3
 8002b40:	08002cd3 	.word	0x08002cd3
 8002b44:	08002bc9 	.word	0x08002bc9
 8002b48:	08002cd3 	.word	0x08002cd3
 8002b4c:	08002cd3 	.word	0x08002cd3
 8002b50:	08002cd3 	.word	0x08002cd3
 8002b54:	08002cd3 	.word	0x08002cd3
 8002b58:	08002cd3 	.word	0x08002cd3
 8002b5c:	08002cd3 	.word	0x08002cd3
 8002b60:	08002cd3 	.word	0x08002cd3
 8002b64:	08002cd3 	.word	0x08002cd3
 8002b68:	08002cd3 	.word	0x08002cd3
 8002b6c:	08002cd3 	.word	0x08002cd3
 8002b70:	08002cd3 	.word	0x08002cd3
 8002b74:	08002cd3 	.word	0x08002cd3
 8002b78:	08002cd3 	.word	0x08002cd3
 8002b7c:	08002cd3 	.word	0x08002cd3
 8002b80:	08002cd3 	.word	0x08002cd3
 8002b84:	08002cd3 	.word	0x08002cd3
 8002b88:	08002cd3 	.word	0x08002cd3
 8002b8c:	08002cd3 	.word	0x08002cd3
 8002b90:	08002cd3 	.word	0x08002cd3
 8002b94:	08002cd3 	.word	0x08002cd3
 8002b98:	08002cd3 	.word	0x08002cd3
 8002b9c:	08002cd3 	.word	0x08002cd3
 8002ba0:	08002cd3 	.word	0x08002cd3
 8002ba4:	08002cd3 	.word	0x08002cd3
 8002ba8:	08002cd3 	.word	0x08002cd3
 8002bac:	08002cd3 	.word	0x08002cd3
 8002bb0:	08002cb1 	.word	0x08002cb1
 8002bb4:	08002cc3 	.word	0x08002cc3
 8002bb8:	08002cb1 	.word	0x08002cb1
        case '\n':
            j++;  // fall through
 8002bbc:	7bbb      	ldrb	r3, [r7, #14]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	73bb      	strb	r3, [r7, #14]
        case '\r':
            i = x;
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	73fb      	strb	r3, [r7, #15]
            break;
 8002bc6:	e0e7      	b.n	8002d98 <tft_print_colored+0x2bc>
        case '`': // escape character
            if (*(fp + 1) != '\0') {
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 80e1 	beq.w	8002d96 <tft_print_colored+0x2ba>
                fp++;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	603b      	str	r3, [r7, #0]
                curr_text_buf[TFT_XY(i, j)] = ((*fp) | (is_underlined ? 0x80 : 0x00));
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	7afa      	ldrb	r2, [r7, #11]
 8002be2:	2a00      	cmp	r2, #0
 8002be4:	d002      	beq.n	8002bec <tft_print_colored+0x110>
 8002be6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8002bea:	e000      	b.n	8002bee <tft_print_colored+0x112>
 8002bec:	2200      	movs	r2, #0
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	b25c      	sxtb	r4, r3
 8002bf2:	4b75      	ldr	r3, [pc, #468]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002bf4:	6819      	ldr	r1, [r3, #0]
 8002bf6:	4b74      	ldr	r3, [pc, #464]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	7bbb      	ldrb	r3, [r7, #14]
 8002c00:	4a72      	ldr	r2, [pc, #456]	; (8002dcc <tft_print_colored+0x2f0>)
 8002c02:	7812      	ldrb	r2, [r2, #0]
 8002c04:	fb03 f202 	mul.w	r2, r3, r2
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
 8002c0a:	441a      	add	r2, r3
 8002c0c:	b2e4      	uxtb	r4, r4
 8002c0e:	4603      	mov	r3, r0
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4403      	add	r3, r0
 8002c14:	015b      	lsls	r3, r3, #5
 8002c16:	440b      	add	r3, r1
 8002c18:	4413      	add	r3, r2
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	4622      	mov	r2, r4
 8002c1e:	701a      	strb	r2, [r3, #0]
                curr_text_color_buf[TFT_XY(i, j)] = is_special ? curr_text_color_sp : text_color;
 8002c20:	7b7b      	ldrb	r3, [r7, #13]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d002      	beq.n	8002c2c <tft_print_colored+0x150>
 8002c26:	4b6a      	ldr	r3, [pc, #424]	; (8002dd0 <tft_print_colored+0x2f4>)
 8002c28:	881a      	ldrh	r2, [r3, #0]
 8002c2a:	e000      	b.n	8002c2e <tft_print_colored+0x152>
 8002c2c:	88ba      	ldrh	r2, [r7, #4]
 8002c2e:	4b66      	ldr	r3, [pc, #408]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	4b65      	ldr	r3, [pc, #404]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	461c      	mov	r4, r3
 8002c3a:	7bbb      	ldrb	r3, [r7, #14]
 8002c3c:	4863      	ldr	r0, [pc, #396]	; (8002dcc <tft_print_colored+0x2f0>)
 8002c3e:	7800      	ldrb	r0, [r0, #0]
 8002c40:	fb03 f000 	mul.w	r0, r3, r0
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
 8002c46:	4418      	add	r0, r3
 8002c48:	4623      	mov	r3, r4
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4423      	add	r3, r4
 8002c4e:	015b      	lsls	r3, r3, #5
 8002c50:	4403      	add	r3, r0
 8002c52:	33a0      	adds	r3, #160	; 0xa0
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	440b      	add	r3, r1
 8002c58:	805a      	strh	r2, [r3, #2]
                curr_bg_color_buf[TFT_XY(i, j)] = is_highlighted ? curr_highlight_color : bg_color;
 8002c5a:	7b3b      	ldrb	r3, [r7, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <tft_print_colored+0x18a>
 8002c60:	4b5c      	ldr	r3, [pc, #368]	; (8002dd4 <tft_print_colored+0x2f8>)
 8002c62:	881a      	ldrh	r2, [r3, #0]
 8002c64:	e000      	b.n	8002c68 <tft_print_colored+0x18c>
 8002c66:	8b3a      	ldrh	r2, [r7, #24]
 8002c68:	4b57      	ldr	r3, [pc, #348]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002c6a:	6819      	ldr	r1, [r3, #0]
 8002c6c:	4b56      	ldr	r3, [pc, #344]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	461c      	mov	r4, r3
 8002c74:	7bbb      	ldrb	r3, [r7, #14]
 8002c76:	4855      	ldr	r0, [pc, #340]	; (8002dcc <tft_print_colored+0x2f0>)
 8002c78:	7800      	ldrb	r0, [r0, #0]
 8002c7a:	fb03 f000 	mul.w	r0, r3, r0
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	4418      	add	r0, r3
 8002c82:	4623      	mov	r3, r4
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4423      	add	r3, r4
 8002c88:	015b      	lsls	r3, r3, #5
 8002c8a:	4403      	add	r3, r0
 8002c8c:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	440b      	add	r3, r1
 8002c94:	805a      	strh	r2, [r3, #2]
                i++;
 8002c96:	7bfb      	ldrb	r3, [r7, #15]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8002c9c:	e07b      	b.n	8002d96 <tft_print_colored+0x2ba>
        case '[':
        case ']':
            is_special = (*fp == '[');
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b5b      	cmp	r3, #91	; 0x5b
 8002ca4:	bf0c      	ite	eq
 8002ca6:	2301      	moveq	r3, #1
 8002ca8:	2300      	movne	r3, #0
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	737b      	strb	r3, [r7, #13]
            break;
 8002cae:	e073      	b.n	8002d98 <tft_print_colored+0x2bc>
        case '{':
        case '}':
            is_highlighted = (*fp == '{');
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b7b      	cmp	r3, #123	; 0x7b
 8002cb6:	bf0c      	ite	eq
 8002cb8:	2301      	moveq	r3, #1
 8002cba:	2300      	movne	r3, #0
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	733b      	strb	r3, [r7, #12]
            break;
 8002cc0:	e06a      	b.n	8002d98 <tft_print_colored+0x2bc>
        case '|':
            is_underlined = !is_underlined;
 8002cc2:	7afb      	ldrb	r3, [r7, #11]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	bf0c      	ite	eq
 8002cc8:	2301      	moveq	r3, #1
 8002cca:	2300      	movne	r3, #0
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	72fb      	strb	r3, [r7, #11]
            break;
 8002cd0:	e062      	b.n	8002d98 <tft_print_colored+0x2bc>
        default:
            curr_text_buf[TFT_XY(i, j)] = ((*fp) | (is_underlined ? 0x80 : 0x00));
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	b25b      	sxtb	r3, r3
 8002cd8:	7afa      	ldrb	r2, [r7, #11]
 8002cda:	2a00      	cmp	r2, #0
 8002cdc:	d002      	beq.n	8002ce4 <tft_print_colored+0x208>
 8002cde:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8002ce2:	e000      	b.n	8002ce6 <tft_print_colored+0x20a>
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	b25c      	sxtb	r4, r3
 8002cea:	4b37      	ldr	r3, [pc, #220]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002cec:	6819      	ldr	r1, [r3, #0]
 8002cee:	4b36      	ldr	r3, [pc, #216]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	7bbb      	ldrb	r3, [r7, #14]
 8002cf8:	4a34      	ldr	r2, [pc, #208]	; (8002dcc <tft_print_colored+0x2f0>)
 8002cfa:	7812      	ldrb	r2, [r2, #0]
 8002cfc:	fb03 f202 	mul.w	r2, r3, r2
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
 8002d02:	441a      	add	r2, r3
 8002d04:	b2e4      	uxtb	r4, r4
 8002d06:	4603      	mov	r3, r0
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4403      	add	r3, r0
 8002d0c:	015b      	lsls	r3, r3, #5
 8002d0e:	440b      	add	r3, r1
 8002d10:	4413      	add	r3, r2
 8002d12:	3301      	adds	r3, #1
 8002d14:	4622      	mov	r2, r4
 8002d16:	701a      	strb	r2, [r3, #0]
            curr_text_color_buf[TFT_XY(i, j)] = is_special ? curr_text_color_sp : text_color;
 8002d18:	7b7b      	ldrb	r3, [r7, #13]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d002      	beq.n	8002d24 <tft_print_colored+0x248>
 8002d1e:	4b2c      	ldr	r3, [pc, #176]	; (8002dd0 <tft_print_colored+0x2f4>)
 8002d20:	881a      	ldrh	r2, [r3, #0]
 8002d22:	e000      	b.n	8002d26 <tft_print_colored+0x24a>
 8002d24:	88ba      	ldrh	r2, [r7, #4]
 8002d26:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002d28:	6819      	ldr	r1, [r3, #0]
 8002d2a:	4b27      	ldr	r3, [pc, #156]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	461c      	mov	r4, r3
 8002d32:	7bbb      	ldrb	r3, [r7, #14]
 8002d34:	4825      	ldr	r0, [pc, #148]	; (8002dcc <tft_print_colored+0x2f0>)
 8002d36:	7800      	ldrb	r0, [r0, #0]
 8002d38:	fb03 f000 	mul.w	r0, r3, r0
 8002d3c:	7bfb      	ldrb	r3, [r7, #15]
 8002d3e:	4418      	add	r0, r3
 8002d40:	4623      	mov	r3, r4
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4423      	add	r3, r4
 8002d46:	015b      	lsls	r3, r3, #5
 8002d48:	4403      	add	r3, r0
 8002d4a:	33a0      	adds	r3, #160	; 0xa0
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	440b      	add	r3, r1
 8002d50:	805a      	strh	r2, [r3, #2]
            curr_bg_color_buf[TFT_XY(i, j)] = is_highlighted ? curr_highlight_color : bg_color;
 8002d52:	7b3b      	ldrb	r3, [r7, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <tft_print_colored+0x282>
 8002d58:	4b1e      	ldr	r3, [pc, #120]	; (8002dd4 <tft_print_colored+0x2f8>)
 8002d5a:	881a      	ldrh	r2, [r3, #0]
 8002d5c:	e000      	b.n	8002d60 <tft_print_colored+0x284>
 8002d5e:	8b3a      	ldrh	r2, [r7, #24]
 8002d60:	4b19      	ldr	r3, [pc, #100]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002d62:	6819      	ldr	r1, [r3, #0]
 8002d64:	4b18      	ldr	r3, [pc, #96]	; (8002dc8 <tft_print_colored+0x2ec>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	461c      	mov	r4, r3
 8002d6c:	7bbb      	ldrb	r3, [r7, #14]
 8002d6e:	4817      	ldr	r0, [pc, #92]	; (8002dcc <tft_print_colored+0x2f0>)
 8002d70:	7800      	ldrb	r0, [r0, #0]
 8002d72:	fb03 f000 	mul.w	r0, r3, r0
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
 8002d78:	4418      	add	r0, r3
 8002d7a:	4623      	mov	r3, r4
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4423      	add	r3, r4
 8002d80:	015b      	lsls	r3, r3, #5
 8002d82:	4403      	add	r3, r0
 8002d84:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	440b      	add	r3, r1
 8002d8c:	805a      	strh	r2, [r3, #2]
            i++;
 8002d8e:	7bfb      	ldrb	r3, [r7, #15]
 8002d90:	3301      	adds	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
            break;
 8002d94:	e000      	b.n	8002d98 <tft_print_colored+0x2bc>
            break;
 8002d96:	bf00      	nop
        }
        fp++;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	603b      	str	r3, [r7, #0]
    while (*fp && i < char_max_x && j < char_max_y) {
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <tft_print_colored+0x2e0>
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <tft_print_colored+0x2f0>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	7bfa      	ldrb	r2, [r7, #15]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d205      	bcs.n	8002dbc <tft_print_colored+0x2e0>
 8002db0:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <tft_print_colored+0x2fc>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	7bba      	ldrb	r2, [r7, #14]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	f4ff aea6 	bcc.w	8002b08 <tft_print_colored+0x2c>
    }
}
 8002dbc:	bf00      	nop
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bc90      	pop	{r4, r7}
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	2000009c 	.word	0x2000009c
 8002dcc:	200001e1 	.word	0x200001e1
 8002dd0:	200001de 	.word	0x200001de
 8002dd4:	200001da 	.word	0x200001da
 8002dd8:	200001e2 	.word	0x200001e2

08002ddc <tft_printc>:
 *
 * @param x x-coordinate
 * @param y y-coordinate
 * @param fp pointer to character
 */
void tft_printc(uint8_t x, uint8_t y, const char *fp) {
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	4603      	mov	r3, r0
 8002de4:	603a      	str	r2, [r7, #0]
 8002de6:	71fb      	strb	r3, [r7, #7]
 8002de8:	460b      	mov	r3, r1
 8002dea:	71bb      	strb	r3, [r7, #6]
    tft_print_colored(x, y, fp, curr_text_color, curr_bg_color);
 8002dec:	4b07      	ldr	r3, [pc, #28]	; (8002e0c <tft_printc+0x30>)
 8002dee:	881a      	ldrh	r2, [r3, #0]
 8002df0:	4b07      	ldr	r3, [pc, #28]	; (8002e10 <tft_printc+0x34>)
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	79b9      	ldrb	r1, [r7, #6]
 8002df6:	79f8      	ldrb	r0, [r7, #7]
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	f7ff fe6d 	bl	8002adc <tft_print_colored>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	200001dc 	.word	0x200001dc
 8002e10:	200001d8 	.word	0x200001d8

08002e14 <tft_prints>:
 * @param x starting x-coordinate
 * @param y starting y-coordinate
 * @param fmt string to be printed with format
 * @param __VA_ARGS__ variables to replace spaceholders
 */
void tft_prints(uint8_t x, uint8_t y, const char *fmt, ...) {
 8002e14:	b40c      	push	{r2, r3}
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b08e      	sub	sp, #56	; 0x38
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	460a      	mov	r2, r1
 8002e20:	71fb      	strb	r3, [r7, #7]
 8002e22:	4613      	mov	r3, r2
 8002e24:	71bb      	strb	r3, [r7, #6]
    char buf[CHAR_MAX_X * 2] = { 0 }, *fp = buf;
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
 8002e2a:	f107 0314 	add.w	r3, r7, #20
 8002e2e:	2224      	movs	r2, #36	; 0x24
 8002e30:	2100      	movs	r1, #0
 8002e32:	4618      	mov	r0, r3
 8002e34:	f005 f92a 	bl	800808c <memset>
 8002e38:	f107 0310 	add.w	r3, r7, #16
 8002e3c:	60fb      	str	r3, [r7, #12]

    va_list args;
    va_start(args, fmt);
 8002e3e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002e42:	60bb      	str	r3, [r7, #8]
    print(&fp, fmt, args);
 8002e44:	f107 030c 	add.w	r3, r7, #12
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff fa27 	bl	80022a0 <print>

    tft_printc(x, y, buf);
 8002e52:	f107 0210 	add.w	r2, r7, #16
 8002e56:	79b9      	ldrb	r1, [r7, #6]
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff ffbe 	bl	8002ddc <tft_printc>
}
 8002e60:	bf00      	nop
 8002e62:	3738      	adds	r7, #56	; 0x38
 8002e64:	46bd      	mov	sp, r7
 8002e66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002e6a:	b002      	add	sp, #8
 8002e6c:	4770      	bx	lr
	...

08002e70 <tft_print_rectangle_dma>:
#endif
    }
}

void tft_print_rectangle_dma(uint16_t color, uint32_t x, uint32_t y, uint32_t w,
        uint32_t h) {
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08c      	sub	sp, #48	; 0x30
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	81fb      	strh	r3, [r7, #14]
    uint32_t i = w * h;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e84:	fb02 f303 	mul.w	r3, r2, r3
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c
    int32_t l = (i > TFT_DMA_BUF_PIXELS) ? TFT_DMA_BUF_PIXELS : i; // safety guard
 8002e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e8c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002e90:	bf28      	it	cs
 8002e92:	f44f 53a0 	movcs.w	r3, #5120	; 0x1400
 8002e96:	62bb      	str	r3, [r7, #40]	; 0x28
    tft_buffer_pixels(curr_tft_dma_buf, color, l);
 8002e98:	4b31      	ldr	r3, [pc, #196]	; (8002f60 <tft_print_rectangle_dma+0xf0>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	02db      	lsls	r3, r3, #11
 8002ea6:	4a2f      	ldr	r2, [pc, #188]	; (8002f64 <tft_print_rectangle_dma+0xf4>)
 8002ea8:	441a      	add	r2, r3
 8002eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eac:	627a      	str	r2, [r7, #36]	; 0x24
 8002eae:	89fa      	ldrh	r2, [r7, #14]
 8002eb0:	847a      	strh	r2, [r7, #34]	; 0x22
 8002eb2:	61fb      	str	r3, [r7, #28]
 8002eb4:	f107 0314 	add.w	r3, r7, #20
 8002eb8:	61bb      	str	r3, [r7, #24]
 8002eba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ebc:	82fb      	strh	r3, [r7, #22]
    out[0] = rgb565 >> 8;
 8002ebe:	8afb      	ldrh	r3, [r7, #22]
 8002ec0:	0a1b      	lsrs	r3, r3, #8
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	701a      	strb	r2, [r3, #0]
    out[1] = rgb565;
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	8afa      	ldrh	r2, [r7, #22]
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	701a      	strb	r2, [r3, #0]
}
 8002ed4:	bf00      	nop
    while (len--) {
 8002ed6:	e009      	b.n	8002eec <tft_print_rectangle_dma+0x7c>
        *out++ = buf[0];
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	627a      	str	r2, [r7, #36]	; 0x24
 8002ede:	7d3a      	ldrb	r2, [r7, #20]
 8002ee0:	701a      	strb	r2, [r3, #0]
        *out++ = buf[1];
 8002ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	627a      	str	r2, [r7, #36]	; 0x24
 8002ee8:	7d7a      	ldrb	r2, [r7, #21]
 8002eea:	701a      	strb	r2, [r3, #0]
    while (len--) {
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	1e5a      	subs	r2, r3, #1
 8002ef0:	61fa      	str	r2, [r7, #28]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <tft_print_rectangle_dma+0x68>
}
 8002ef6:	bf00      	nop
    tft_set_region(x, y, w - 1, h - 1);
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	b298      	uxth	r0, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	b299      	uxth	r1, r3
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	f7ff fc30 	bl	8002774 <tft_set_region>
    write_command(0x2c);
 8002f14:	202c      	movs	r0, #44	; 0x2c
 8002f16:	f7ff fae5 	bl	80024e4 <write_command>
    while (HAL_SPI_GetState(&TFT_SPI) != HAL_SPI_STATE_READY)
 8002f1a:	bf00      	nop
 8002f1c:	4812      	ldr	r0, [pc, #72]	; (8002f68 <tft_print_rectangle_dma+0xf8>)
 8002f1e:	f003 fd0b 	bl	8006938 <HAL_SPI_GetState>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d1f9      	bne.n	8002f1c <tft_print_rectangle_dma+0xac>
        ;
    write_many_dma(0x2c, curr_tft_dma_buf, l * PIXEL_BYTES);
 8002f28:	4b0d      	ldr	r3, [pc, #52]	; (8002f60 <tft_print_rectangle_dma+0xf0>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4613      	mov	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	02db      	lsls	r3, r3, #11
 8002f36:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <tft_print_rectangle_dma+0xf4>)
 8002f38:	1899      	adds	r1, r3, r2
 8002f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	461a      	mov	r2, r3
 8002f44:	202c      	movs	r0, #44	; 0x2c
 8002f46:	f7ff fb19 	bl	800257c <write_many_dma>
    buf_ptr ^= 0x1;
 8002f4a:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <tft_print_rectangle_dma+0xf0>)
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	f083 0301 	eor.w	r3, r3, #1
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	4b02      	ldr	r3, [pc, #8]	; (8002f60 <tft_print_rectangle_dma+0xf0>)
 8002f56:	701a      	strb	r2, [r3, #0]
}
 8002f58:	bf00      	nop
 8002f5a:	3730      	adds	r7, #48	; 0x30
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20000828 	.word	0x20000828
 8002f64:	2000082c 	.word	0x2000082c
 8002f68:	20005830 	.word	0x20005830

08002f6c <tft_print_rectangle>:
 * @param y starting y-coordinate
 * @param w width
 * @param h height
 */
void tft_print_rectangle(uint16_t color, uint32_t x, uint32_t y, uint32_t w,
        uint32_t h) {
 8002f6c:	b590      	push	{r4, r7, lr}
 8002f6e:	b08d      	sub	sp, #52	; 0x34
 8002f70:	af02      	add	r7, sp, #8
 8002f72:	60b9      	str	r1, [r7, #8]
 8002f74:	607a      	str	r2, [r7, #4]
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	4603      	mov	r3, r0
 8002f7a:	81fb      	strh	r3, [r7, #14]
    uint32_t i = w * h;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f80:	fb02 f303 	mul.w	r3, r2, r3
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
    if (i <= (64)) {
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	2b40      	cmp	r3, #64	; 0x40
 8002f8a:	d82f      	bhi.n	8002fec <tft_print_rectangle+0x80>
 8002f8c:	f107 0314 	add.w	r3, r7, #20
 8002f90:	61bb      	str	r3, [r7, #24]
 8002f92:	89fb      	ldrh	r3, [r7, #14]
 8002f94:	82fb      	strh	r3, [r7, #22]
    out[0] = rgb565 >> 8;
 8002f96:	8afb      	ldrh	r3, [r7, #22]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	701a      	strb	r2, [r3, #0]
    out[1] = rgb565;
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	8afa      	ldrh	r2, [r7, #22]
 8002fa8:	b2d2      	uxtb	r2, r2
 8002faa:	701a      	strb	r2, [r3, #0]
}
 8002fac:	bf00      	nop
        uint8_t buf[PIXEL_BYTES];
        tft_buffer_pixel(buf, color);

        tft_set_region(x, y, w - 1, h - 1);
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	b298      	uxth	r0, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	b299      	uxth	r1, r3
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	f7ff fbd5 	bl	8002774 <tft_set_region>
        write_command(0x2c);
 8002fca:	202c      	movs	r0, #44	; 0x2c
 8002fcc:	f7ff fa8a 	bl	80024e4 <write_command>
        for (; i != 0; i--) {
 8002fd0:	e008      	b.n	8002fe4 <tft_print_rectangle+0x78>
            write_data(buf, PIXEL_BYTES);
 8002fd2:	f107 0314 	add.w	r3, r7, #20
 8002fd6:	2102      	movs	r1, #2
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff faa7 	bl	800252c <write_data>
        for (; i != 0; i--) {
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f3      	bne.n	8002fd2 <tft_print_rectangle+0x66>
        if (h % buf_max_h > 0) {
            tft_print_rectangle_dma(color, x, y + num_section * buf_max_h, w,
                    h % buf_max_h);
        }
    }
}
 8002fea:	e040      	b.n	800306e <tft_print_rectangle+0x102>
        uint16_t buf_max_h = TFT_DMA_BUF_PIXELS / w;
 8002fec:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff6:	83fb      	strh	r3, [r7, #30]
        uint16_t num_section = h / buf_max_h;
 8002ff8:	8bfb      	ldrh	r3, [r7, #30]
 8002ffa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	83bb      	strh	r3, [r7, #28]
        for (int k = 0; k < num_section; ++k) {
 8003002:	2300      	movs	r3, #0
 8003004:	623b      	str	r3, [r7, #32]
 8003006:	e010      	b.n	800302a <tft_print_rectangle+0xbe>
            tft_print_rectangle_dma(color, x, y + k * buf_max_h, w, buf_max_h);
 8003008:	8bfb      	ldrh	r3, [r7, #30]
 800300a:	6a3a      	ldr	r2, [r7, #32]
 800300c:	fb02 f303 	mul.w	r3, r2, r3
 8003010:	461a      	mov	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	441a      	add	r2, r3
 8003016:	8bfb      	ldrh	r3, [r7, #30]
 8003018:	89f8      	ldrh	r0, [r7, #14]
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	68b9      	ldr	r1, [r7, #8]
 8003020:	f7ff ff26 	bl	8002e70 <tft_print_rectangle_dma>
        for (int k = 0; k < num_section; ++k) {
 8003024:	6a3b      	ldr	r3, [r7, #32]
 8003026:	3301      	adds	r3, #1
 8003028:	623b      	str	r3, [r7, #32]
 800302a:	8bbb      	ldrh	r3, [r7, #28]
 800302c:	6a3a      	ldr	r2, [r7, #32]
 800302e:	429a      	cmp	r2, r3
 8003030:	dbea      	blt.n	8003008 <tft_print_rectangle+0x9c>
        if (h % buf_max_h > 0) {
 8003032:	8bfa      	ldrh	r2, [r7, #30]
 8003034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003036:	fbb3 f1f2 	udiv	r1, r3, r2
 800303a:	fb01 f202 	mul.w	r2, r1, r2
 800303e:	1a9b      	subs	r3, r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d014      	beq.n	800306e <tft_print_rectangle+0x102>
            tft_print_rectangle_dma(color, x, y + num_section * buf_max_h, w,
 8003044:	8bbb      	ldrh	r3, [r7, #28]
 8003046:	8bfa      	ldrh	r2, [r7, #30]
 8003048:	fb02 f303 	mul.w	r3, r2, r3
 800304c:	461a      	mov	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	18d4      	adds	r4, r2, r3
 8003052:	8bfa      	ldrh	r2, [r7, #30]
 8003054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003056:	fbb3 f1f2 	udiv	r1, r3, r2
 800305a:	fb01 f202 	mul.w	r2, r1, r2
 800305e:	1a9b      	subs	r3, r3, r2
 8003060:	89f8      	ldrh	r0, [r7, #14]
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	4622      	mov	r2, r4
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	f7ff ff01 	bl	8002e70 <tft_print_rectangle_dma>
}
 800306e:	bf00      	nop
 8003070:	372c      	adds	r7, #44	; 0x2c
 8003072:	46bd      	mov	sp, r7
 8003074:	bd90      	pop	{r4, r7, pc}
	...

08003078 <tft_print_image>:
 * @param x starting x-coordinate
 * @param y starting y-coordinate
 * @param w width
 * @param h height
 */
void tft_print_image(void *buf, uint32_t x, uint32_t y, uint32_t w, uint32_t h) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
    while (HAL_SPI_GetState(&TFT_SPI) != HAL_SPI_STATE_READY)
 8003086:	bf00      	nop
 8003088:	4812      	ldr	r0, [pc, #72]	; (80030d4 <tft_print_image+0x5c>)
 800308a:	f003 fc55 	bl	8006938 <HAL_SPI_GetState>
 800308e:	4603      	mov	r3, r0
 8003090:	2b01      	cmp	r3, #1
 8003092:	d1f9      	bne.n	8003088 <tft_print_image+0x10>
        ;  // wait for the SPI to be ready

    tft_set_region(x, y, w - 1, h - 1);
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	b298      	uxth	r0, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	b299      	uxth	r1, r3
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	b29b      	uxth	r3, r3
 80030a0:	3b01      	subs	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	f7ff fb62 	bl	8002774 <tft_set_region>

    write_many_dma(0x2c, buf, w * h * PIXEL_BYTES);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	fb12 f303 	smulbb	r3, r2, r3
 80030bc:	b29b      	uxth	r3, r3
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	461a      	mov	r2, r3
 80030c4:	68f9      	ldr	r1, [r7, #12]
 80030c6:	202c      	movs	r0, #44	; 0x2c
 80030c8:	f7ff fa58 	bl	800257c <write_many_dma>
}
 80030cc:	bf00      	nop
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	20005830 	.word	0x20005830

080030d8 <tft_update>:
 * @brief Update the screen in certain period
 *
 * @param period time in ms
 * @return state
 */
uint8_t tft_update(uint32_t period) {
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b08d      	sub	sp, #52	; 0x34
 80030dc:	af02      	add	r7, sp, #8
 80030de:	6078      	str	r0, [r7, #4]
    static uint32_t last_update = 0;
    if ((HAL_GetTick() - last_update) < period)
 80030e0:	f001 fafe 	bl	80046e0 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	4ba0      	ldr	r3, [pc, #640]	; (8003368 <tft_update+0x290>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d901      	bls.n	80030f6 <tft_update+0x1e>
        return 2;
 80030f2:	2302      	movs	r3, #2
 80030f4:	e133      	b.n	800335e <tft_update+0x286>
    last_update = HAL_GetTick();
 80030f6:	f001 faf3 	bl	80046e0 <HAL_GetTick>
 80030fa:	4603      	mov	r3, r0
 80030fc:	4a9a      	ldr	r2, [pc, #616]	; (8003368 <tft_update+0x290>)
 80030fe:	6013      	str	r3, [r2, #0]

    for (uint8_t j = 0; j < char_max_y; j++) {
 8003100:	2300      	movs	r3, #0
 8003102:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003106:	e115      	b.n	8003334 <tft_update+0x25c>
        for (uint8_t i = 0; i < char_max_x; i++) {
 8003108:	2300      	movs	r3, #0
 800310a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800310e:	e105      	b.n	800331c <tft_update+0x244>
            if (tft_char_is_changed(tft_screens, i, j)) {
 8003110:	4b96      	ldr	r3, [pc, #600]	; (800336c <tft_update+0x294>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003118:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800311c:	4618      	mov	r0, r3
 800311e:	f7fe fe01 	bl	8001d24 <tft_char_is_changed>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 80f4 	beq.w	8003312 <tft_update+0x23a>
                uint8_t adj_cnt = 1;
 800312a:	2301      	movs	r3, #1
 800312c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                while ((i + adj_cnt < char_max_x)
 8003130:	e004      	b.n	800313c <tft_update+0x64>
                        && tft_char_is_changed(tft_screens, i + (adj_cnt), j)
                        && (adj_cnt < THREADED_TFT_BUF_LEN))
                    adj_cnt++;  // Search for diff char
 8003132:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003136:	3301      	adds	r3, #1
 8003138:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                while ((i + adj_cnt < char_max_x)
 800313c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003140:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003144:	4413      	add	r3, r2
 8003146:	4a8a      	ldr	r2, [pc, #552]	; (8003370 <tft_update+0x298>)
 8003148:	7812      	ldrb	r2, [r2, #0]
 800314a:	4293      	cmp	r3, r2
 800314c:	da13      	bge.n	8003176 <tft_update+0x9e>
                        && tft_char_is_changed(tft_screens, i + (adj_cnt), j)
 800314e:	4b87      	ldr	r3, [pc, #540]	; (800336c <tft_update+0x294>)
 8003150:	6818      	ldr	r0, [r3, #0]
 8003152:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003156:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800315a:	4413      	add	r3, r2
 800315c:	b2db      	uxtb	r3, r3
 800315e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003162:	4619      	mov	r1, r3
 8003164:	f7fe fdde 	bl	8001d24 <tft_char_is_changed>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <tft_update+0x9e>
                        && (adj_cnt < THREADED_TFT_BUF_LEN))
 800316e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003172:	2b27      	cmp	r3, #39	; 0x27
 8003174:	d9dd      	bls.n	8003132 <tft_update+0x5a>

                uint16_t px = 0;
 8003176:	2300      	movs	r3, #0
 8003178:	847b      	strh	r3, [r7, #34]	; 0x22
                uint16_t y = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	843b      	strh	r3, [r7, #32]
                while (y < CHAR_HEIGHT) {
 800317e:	e09a      	b.n	80032b6 <tft_update+0x1de>
                    uint8_t char_cnt = 0;
 8003180:	2300      	movs	r3, #0
 8003182:	77fb      	strb	r3, [r7, #31]
                    while (char_cnt != adj_cnt) {
 8003184:	e08e      	b.n	80032a4 <tft_update+0x1cc>
                        const uint8_t char_ptr = (CHAR_PTR(
 8003186:	4b79      	ldr	r3, [pc, #484]	; (800336c <tft_update+0x294>)
 8003188:	6819      	ldr	r1, [r3, #0]
 800318a:	4b78      	ldr	r3, [pc, #480]	; (800336c <tft_update+0x294>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	461c      	mov	r4, r3
 8003192:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003196:	4a76      	ldr	r2, [pc, #472]	; (8003370 <tft_update+0x298>)
 8003198:	7812      	ldrb	r2, [r2, #0]
 800319a:	fb03 f202 	mul.w	r2, r3, r2
 800319e:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 80031a2:	7ffb      	ldrb	r3, [r7, #31]
 80031a4:	4403      	add	r3, r0
 80031a6:	441a      	add	r2, r3
 80031a8:	4623      	mov	r3, r4
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4423      	add	r3, r4
 80031ae:	015b      	lsls	r3, r3, #5
 80031b0:	440b      	add	r3, r1
 80031b2:	4413      	add	r3, r2
 80031b4:	3301      	adds	r3, #1
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	3b20      	subs	r3, #32
 80031ba:	011b      	lsls	r3, r3, #4
 80031bc:	461a      	mov	r2, r3
                                curr_text_buf[TFT_XY(i + char_cnt, j)]))[y];
 80031be:	8c3b      	ldrh	r3, [r7, #32]
 80031c0:	4413      	add	r3, r2
 80031c2:	4a6c      	ldr	r2, [pc, #432]	; (8003374 <tft_update+0x29c>)
 80031c4:	4413      	add	r3, r2
                        const uint8_t char_ptr = (CHAR_PTR(
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	777b      	strb	r3, [r7, #29]
                        uint16_t fg = curr_text_color_buf[TFT_XY(i + char_cnt, j)];
 80031ca:	4b68      	ldr	r3, [pc, #416]	; (800336c <tft_update+0x294>)
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	4b67      	ldr	r3, [pc, #412]	; (800336c <tft_update+0x294>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	461c      	mov	r4, r3
 80031d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80031da:	4965      	ldr	r1, [pc, #404]	; (8003370 <tft_update+0x298>)
 80031dc:	7809      	ldrb	r1, [r1, #0]
 80031de:	fb03 f101 	mul.w	r1, r3, r1
 80031e2:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 80031e6:	7ffb      	ldrb	r3, [r7, #31]
 80031e8:	4403      	add	r3, r0
 80031ea:	4419      	add	r1, r3
 80031ec:	4623      	mov	r3, r4
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4423      	add	r3, r4
 80031f2:	015b      	lsls	r3, r3, #5
 80031f4:	440b      	add	r3, r1
 80031f6:	33a0      	adds	r3, #160	; 0xa0
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	4413      	add	r3, r2
 80031fc:	885b      	ldrh	r3, [r3, #2]
 80031fe:	837b      	strh	r3, [r7, #26]
                        uint16_t bg = curr_bg_color_buf[TFT_XY(i + char_cnt, j)];
 8003200:	4b5a      	ldr	r3, [pc, #360]	; (800336c <tft_update+0x294>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b59      	ldr	r3, [pc, #356]	; (800336c <tft_update+0x294>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	461c      	mov	r4, r3
 800320c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003210:	4957      	ldr	r1, [pc, #348]	; (8003370 <tft_update+0x298>)
 8003212:	7809      	ldrb	r1, [r1, #0]
 8003214:	fb03 f101 	mul.w	r1, r3, r1
 8003218:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 800321c:	7ffb      	ldrb	r3, [r7, #31]
 800321e:	4403      	add	r3, r0
 8003220:	4419      	add	r1, r3
 8003222:	4623      	mov	r3, r4
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4423      	add	r3, r4
 8003228:	015b      	lsls	r3, r3, #5
 800322a:	440b      	add	r3, r1
 800322c:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	4413      	add	r3, r2
 8003234:	885b      	ldrh	r3, [r3, #2]
 8003236:	833b      	strh	r3, [r7, #24]
                        for (uint8_t x = CHAR_WIDTH; x > 0; x--) {
 8003238:	2308      	movs	r3, #8
 800323a:	77bb      	strb	r3, [r7, #30]
 800323c:	e02c      	b.n	8003298 <tft_update+0x1c0>
                            uint16_t color =
                                    ((char_ptr >> (x - 1)) & 0x01) ? fg : bg;
 800323e:	7f7a      	ldrb	r2, [r7, #29]
 8003240:	7fbb      	ldrb	r3, [r7, #30]
 8003242:	3b01      	subs	r3, #1
 8003244:	fa42 f303 	asr.w	r3, r2, r3
 8003248:	f003 0301 	and.w	r3, r3, #1
                            uint16_t color =
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <tft_update+0x17c>
 8003250:	8b7b      	ldrh	r3, [r7, #26]
 8003252:	e000      	b.n	8003256 <tft_update+0x17e>
 8003254:	8b3b      	ldrh	r3, [r7, #24]
 8003256:	82fb      	strh	r3, [r7, #22]
                            tft_buffer_pixel(&tft_dma_bufs[buf_ptr][px], color);
 8003258:	4b47      	ldr	r3, [pc, #284]	; (8003378 <tft_update+0x2a0>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	4619      	mov	r1, r3
 800325e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003260:	460b      	mov	r3, r1
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	440b      	add	r3, r1
 8003266:	02db      	lsls	r3, r3, #11
 8003268:	4413      	add	r3, r2
 800326a:	4a44      	ldr	r2, [pc, #272]	; (800337c <tft_update+0x2a4>)
 800326c:	4413      	add	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
 8003270:	8afb      	ldrh	r3, [r7, #22]
 8003272:	81fb      	strh	r3, [r7, #14]
    out[0] = rgb565 >> 8;
 8003274:	89fb      	ldrh	r3, [r7, #14]
 8003276:	0a1b      	lsrs	r3, r3, #8
 8003278:	b29b      	uxth	r3, r3
 800327a:	b2da      	uxtb	r2, r3
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	701a      	strb	r2, [r3, #0]
    out[1] = rgb565;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	3301      	adds	r3, #1
 8003284:	89fa      	ldrh	r2, [r7, #14]
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	701a      	strb	r2, [r3, #0]
}
 800328a:	bf00      	nop
                            px += PIXEL_BYTES;
 800328c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800328e:	3302      	adds	r3, #2
 8003290:	847b      	strh	r3, [r7, #34]	; 0x22
                        for (uint8_t x = CHAR_WIDTH; x > 0; x--) {
 8003292:	7fbb      	ldrb	r3, [r7, #30]
 8003294:	3b01      	subs	r3, #1
 8003296:	77bb      	strb	r3, [r7, #30]
 8003298:	7fbb      	ldrb	r3, [r7, #30]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1cf      	bne.n	800323e <tft_update+0x166>
                        }
                        char_cnt++;
 800329e:	7ffb      	ldrb	r3, [r7, #31]
 80032a0:	3301      	adds	r3, #1
 80032a2:	77fb      	strb	r3, [r7, #31]
                    while (char_cnt != adj_cnt) {
 80032a4:	7ffa      	ldrb	r2, [r7, #31]
 80032a6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80032aa:	429a      	cmp	r2, r3
 80032ac:	f47f af6b 	bne.w	8003186 <tft_update+0xae>
                    }
                    y++;
 80032b0:	8c3b      	ldrh	r3, [r7, #32]
 80032b2:	3301      	adds	r3, #1
 80032b4:	843b      	strh	r3, [r7, #32]
                while (y < CHAR_HEIGHT) {
 80032b6:	8c3b      	ldrh	r3, [r7, #32]
 80032b8:	2b0f      	cmp	r3, #15
 80032ba:	f67f af61 	bls.w	8003180 <tft_update+0xa8>
                }

                tft_print_image(&tft_dma_bufs[buf_ptr][0], i * CHAR_WIDTH,
 80032be:	4b2e      	ldr	r3, [pc, #184]	; (8003378 <tft_update+0x2a0>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	02db      	lsls	r3, r3, #11
 80032cc:	4a2b      	ldr	r2, [pc, #172]	; (800337c <tft_update+0x2a4>)
 80032ce:	1898      	adds	r0, r3, r2
 80032d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4619      	mov	r1, r3
                        j * CHAR_HEIGHT, adj_cnt * CHAR_WIDTH,
 80032d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032dc:	011b      	lsls	r3, r3, #4
                tft_print_image(&tft_dma_bufs[buf_ptr][0], i * CHAR_WIDTH,
 80032de:	461a      	mov	r2, r3
                        j * CHAR_HEIGHT, adj_cnt * CHAR_WIDTH,
 80032e0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80032e4:	00db      	lsls	r3, r3, #3
                tft_print_image(&tft_dma_bufs[buf_ptr][0], i * CHAR_WIDTH,
 80032e6:	461c      	mov	r4, r3
 80032e8:	2310      	movs	r3, #16
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	4623      	mov	r3, r4
 80032ee:	f7ff fec3 	bl	8003078 <tft_print_image>
                        CHAR_HEIGHT);
                buf_ptr ^= 0x1;
 80032f2:	4b21      	ldr	r3, [pc, #132]	; (8003378 <tft_update+0x2a0>)
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	f083 0301 	eor.w	r3, r3, #1
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	4b1e      	ldr	r3, [pc, #120]	; (8003378 <tft_update+0x2a0>)
 80032fe:	701a      	strb	r2, [r3, #0]
                i += adj_cnt - 1;
 8003300:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003304:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003308:	4413      	add	r3, r2
 800330a:	b2db      	uxtb	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        for (uint8_t i = 0; i < char_max_x; i++) {
 8003312:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003316:	3301      	adds	r3, #1
 8003318:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800331c:	4b14      	ldr	r3, [pc, #80]	; (8003370 <tft_update+0x298>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003324:	429a      	cmp	r2, r3
 8003326:	f4ff aef3 	bcc.w	8003110 <tft_update+0x38>
    for (uint8_t j = 0; j < char_max_y; j++) {
 800332a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800332e:	3301      	adds	r3, #1
 8003330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003334:	4b12      	ldr	r3, [pc, #72]	; (8003380 <tft_update+0x2a8>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800333c:	429a      	cmp	r2, r3
 800333e:	f4ff aee3 	bcc.w	8003108 <tft_update+0x30>
            }
        }
    }

    // Swap pointers
    curr_screen = !curr_screen;
 8003342:	4b0a      	ldr	r3, [pc, #40]	; (800336c <tft_update+0x294>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	bf0c      	ite	eq
 800334c:	2301      	moveq	r3, #1
 800334e:	2300      	movne	r3, #0
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <tft_update+0x294>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	701a      	strb	r2, [r3, #0]

    tft_clear();
 8003358:	f7ff f964 	bl	8002624 <tft_clear>

    return 0;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	372c      	adds	r7, #44	; 0x2c
 8003362:	46bd      	mov	sp, r7
 8003364:	bd90      	pop	{r4, r7, pc}
 8003366:	bf00      	nop
 8003368:	2000582c 	.word	0x2000582c
 800336c:	2000009c 	.word	0x2000009c
 8003370:	200001e1 	.word	0x200001e1
 8003374:	08008fc4 	.word	0x08008fc4
 8003378:	20000828 	.word	0x20000828
 800337c:	2000082c 	.word	0x2000082c
 8003380:	200001e2 	.word	0x200001e2
 8003384:	00000000 	.word	0x00000000

08003388 <sobelFilter>:
			*(processed_dataPtr + width * y + x) = magnitude/2 | *(processed_dataPtr + width * y + x); // blue
		}
	}
}

void sobelFilter(uint16_t width, uint16_t height, uint16_t* originalPTR, uint16_t* processed_dataPtr) {
 8003388:	b5b0      	push	{r4, r5, r7, lr}
 800338a:	b09a      	sub	sp, #104	; 0x68
 800338c:	af00      	add	r7, sp, #0
 800338e:	60ba      	str	r2, [r7, #8]
 8003390:	607b      	str	r3, [r7, #4]
 8003392:	4603      	mov	r3, r0
 8003394:	81fb      	strh	r3, [r7, #14]
 8003396:	460b      	mov	r3, r1
 8003398:	81bb      	strh	r3, [r7, #12]
    int16_t window[9]; //set an array to store values of 3x3 matrix
    int16_t gx[] = {1,0,-1,2,0,-2,1,0,-1};
 800339a:	4ba9      	ldr	r3, [pc, #676]	; (8003640 <sobelFilter+0x2b8>)
 800339c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80033a0:	461d      	mov	r5, r3
 80033a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033a6:	682b      	ldr	r3, [r5, #0]
 80033a8:	8023      	strh	r3, [r4, #0]
    int16_t gy[] = {1,2,1,0,0,0,-1,-2,-1};
 80033aa:	4ba6      	ldr	r3, [pc, #664]	; (8003644 <sobelFilter+0x2bc>)
 80033ac:	f107 0414 	add.w	r4, r7, #20
 80033b0:	461d      	mov	r5, r3
 80033b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033b6:	682b      	ldr	r3, [r5, #0]
 80033b8:	8023      	strh	r3, [r4, #0]

    for (uint16_t x=1; x<width-1; x++) //outer edge of image will be ignored
 80033ba:	2301      	movs	r3, #1
 80033bc:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80033c0:	e12d      	b.n	800361e <sobelFilter+0x296>
    {
        for (uint16_t y=1; y<height-1; y++) //outer edge of image will be ignored
 80033c2:	2301      	movs	r3, #1
 80033c4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80033c8:	e11d      	b.n	8003606 <sobelFilter+0x27e>
        {
        	//fill the 3x3 window
            uint8_t k =0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
            for (int u=x-1; u <=x+1; u++) //horizontal
 80033d0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80033d4:	3b01      	subs	r3, #1
 80033d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033d8:	e026      	b.n	8003428 <sobelFilter+0xa0>
            {
                for (int v=y-1; v<=y+1; v++) //vertical
 80033da:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80033de:	3b01      	subs	r3, #1
 80033e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80033e2:	e018      	b.n	8003416 <sobelFilter+0x8e>
                {
                    window[k++] = *(originalPTR + width * v + u);
 80033e4:	89fb      	ldrh	r3, [r7, #14]
 80033e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033e8:	fb02 f303 	mul.w	r3, r2, r3
 80033ec:	461a      	mov	r2, r3
 80033ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033f0:	4413      	add	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	4413      	add	r3, r2
 80033f8:	881a      	ldrh	r2, [r3, #0]
 80033fa:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80033fe:	1c59      	adds	r1, r3, #1
 8003400:	f887 1063 	strb.w	r1, [r7, #99]	; 0x63
 8003404:	b212      	sxth	r2, r2
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	3368      	adds	r3, #104	; 0x68
 800340a:	443b      	add	r3, r7
 800340c:	f823 2c2c 	strh.w	r2, [r3, #-44]
                for (int v=y-1; v<=y+1; v++) //vertical
 8003410:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003412:	3301      	adds	r3, #1
 8003414:	65bb      	str	r3, [r7, #88]	; 0x58
 8003416:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800341a:	3301      	adds	r3, #1
 800341c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800341e:	429a      	cmp	r2, r3
 8003420:	dde0      	ble.n	80033e4 <sobelFilter+0x5c>
            for (int u=x-1; u <=x+1; u++) //horizontal
 8003422:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003424:	3301      	adds	r3, #1
 8003426:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003428:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800342c:	3301      	adds	r3, #1
 800342e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003430:	429a      	cmp	r2, r3
 8003432:	ddd2      	ble.n	80033da <sobelFilter+0x52>
                }
            }
            //Pass through SobelFilter
            int16_t sumX = 0;
 8003434:	2300      	movs	r3, #0
 8003436:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
            int16_t sumY = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54

            for (uint16_t i = 0; i < 9; i++)
 8003440:	2300      	movs	r3, #0
 8003442:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8003446:	e036      	b.n	80034b6 <sobelFilter+0x12e>
            {
            	uint16_t blue = (window[i] & 0x001F);
 8003448:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	3368      	adds	r3, #104	; 0x68
 8003450:	443b      	add	r3, r7
 8003452:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 8003456:	b29b      	uxth	r3, r3
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
                sumX += blue*gx[i];
 8003460:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	3368      	adds	r3, #104	; 0x68
 8003468:	443b      	add	r3, r7
 800346a:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800346e:	b29b      	uxth	r3, r3
 8003470:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8003474:	fb12 f303 	smulbb	r3, r2, r3
 8003478:	b29a      	uxth	r2, r3
 800347a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800347e:	4413      	add	r3, r2
 8003480:	b29b      	uxth	r3, r3
 8003482:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
                sumY += blue*gy[i];
 8003486:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	3368      	adds	r3, #104	; 0x68
 800348e:	443b      	add	r3, r7
 8003490:	f933 3c54 	ldrsh.w	r3, [r3, #-84]
 8003494:	b29b      	uxth	r3, r3
 8003496:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800349a:	fb12 f303 	smulbb	r3, r2, r3
 800349e:	b29a      	uxth	r2, r3
 80034a0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80034a4:	4413      	add	r3, r2
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
            for (uint16_t i = 0; i < 9; i++)
 80034ac:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80034b0:	3301      	adds	r3, #1
 80034b2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80034b6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d9c4      	bls.n	8003448 <sobelFilter+0xc0>
            }
            uint16_t magnitudeBlue = sqrt(pow(sumX, 2) + pow(sumY, 2))/5;
 80034be:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fc ffd2 	bl	800046c <__aeabi_i2d>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	ed9f 1b5a 	vldr	d1, [pc, #360]	; 8003638 <sobelFilter+0x2b0>
 80034d0:	ec43 2b10 	vmov	d0, r2, r3
 80034d4:	f004 fde2 	bl	800809c <pow>
 80034d8:	ec55 4b10 	vmov	r4, r5, d0
 80034dc:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fc ffc3 	bl	800046c <__aeabi_i2d>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	ed9f 1b53 	vldr	d1, [pc, #332]	; 8003638 <sobelFilter+0x2b0>
 80034ee:	ec43 2b10 	vmov	d0, r2, r3
 80034f2:	f004 fdd3 	bl	800809c <pow>
 80034f6:	ec53 2b10 	vmov	r2, r3, d0
 80034fa:	4620      	mov	r0, r4
 80034fc:	4629      	mov	r1, r5
 80034fe:	f7fc fe69 	bl	80001d4 <__adddf3>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	ec43 2b17 	vmov	d7, r2, r3
 800350a:	eeb0 0a47 	vmov.f32	s0, s14
 800350e:	eef0 0a67 	vmov.f32	s1, s15
 8003512:	f004 fe33 	bl	800817c <sqrt>
 8003516:	ec51 0b10 	vmov	r0, r1, d0
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	4b4a      	ldr	r3, [pc, #296]	; (8003648 <sobelFilter+0x2c0>)
 8003520:	f7fd f938 	bl	8000794 <__aeabi_ddiv>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4610      	mov	r0, r2
 800352a:	4619      	mov	r1, r3
 800352c:	f7fd fab8 	bl	8000aa0 <__aeabi_d2uiz>
 8003530:	4603      	mov	r3, r0
 8003532:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
            *(processed_dataPtr + width * y + x) = ((magnitudeBlue | *(processed_dataPtr + width * y + x)) << 6); // red
 8003536:	89fb      	ldrh	r3, [r7, #14]
 8003538:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800353c:	fb02 f303 	mul.w	r3, r2, r3
 8003540:	461a      	mov	r2, r3
 8003542:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003546:	4413      	add	r3, r2
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	4413      	add	r3, r2
 800354e:	881a      	ldrh	r2, [r3, #0]
 8003550:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003554:	4313      	orrs	r3, r2
 8003556:	b29a      	uxth	r2, r3
 8003558:	89fb      	ldrh	r3, [r7, #14]
 800355a:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 800355e:	fb01 f303 	mul.w	r3, r1, r3
 8003562:	4619      	mov	r1, r3
 8003564:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003568:	440b      	add	r3, r1
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	440b      	add	r3, r1
 8003570:	0192      	lsls	r2, r2, #6
 8003572:	b292      	uxth	r2, r2
 8003574:	801a      	strh	r2, [r3, #0]
            *(processed_dataPtr + width * y + x) = ((magnitudeBlue *2 | *(processed_dataPtr + width * y + x)) << 5); // green
 8003576:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	b29b      	uxth	r3, r3
 800357e:	b21a      	sxth	r2, r3
 8003580:	89fb      	ldrh	r3, [r7, #14]
 8003582:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8003586:	fb01 f303 	mul.w	r3, r1, r3
 800358a:	4619      	mov	r1, r3
 800358c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003590:	440b      	add	r3, r1
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	440b      	add	r3, r1
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	b21b      	sxth	r3, r3
 800359c:	4313      	orrs	r3, r2
 800359e:	b21b      	sxth	r3, r3
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	89fb      	ldrh	r3, [r7, #14]
 80035a4:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80035a8:	fb01 f303 	mul.w	r3, r1, r3
 80035ac:	4619      	mov	r1, r3
 80035ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80035b2:	440b      	add	r3, r1
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	440b      	add	r3, r1
 80035ba:	0152      	lsls	r2, r2, #5
 80035bc:	b292      	uxth	r2, r2
 80035be:	801a      	strh	r2, [r3, #0]
            *(processed_dataPtr + width * y + x) = magnitudeBlue | *(processed_dataPtr + width * y + x); // blue
 80035c0:	89fb      	ldrh	r3, [r7, #14]
 80035c2:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	461a      	mov	r2, r3
 80035cc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80035d0:	4413      	add	r3, r2
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	4413      	add	r3, r2
 80035d8:	8819      	ldrh	r1, [r3, #0]
 80035da:	89fb      	ldrh	r3, [r7, #14]
 80035dc:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 80035e0:	fb02 f303 	mul.w	r3, r2, r3
 80035e4:	461a      	mov	r2, r3
 80035e6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80035ea:	4413      	add	r3, r2
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	4413      	add	r3, r2
 80035f2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80035f6:	430a      	orrs	r2, r1
 80035f8:	b292      	uxth	r2, r2
 80035fa:	801a      	strh	r2, [r3, #0]
        for (uint16_t y=1; y<height-1; y++) //outer edge of image will be ignored
 80035fc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003600:	3301      	adds	r3, #1
 8003602:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8003606:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800360a:	89bb      	ldrh	r3, [r7, #12]
 800360c:	3b01      	subs	r3, #1
 800360e:	429a      	cmp	r2, r3
 8003610:	f6ff aedb 	blt.w	80033ca <sobelFilter+0x42>
    for (uint16_t x=1; x<width-1; x++) //outer edge of image will be ignored
 8003614:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003618:	3301      	adds	r3, #1
 800361a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800361e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003622:	89fb      	ldrh	r3, [r7, #14]
 8003624:	3b01      	subs	r3, #1
 8003626:	429a      	cmp	r2, r3
 8003628:	f6ff aecb 	blt.w	80033c2 <sobelFilter+0x3a>
        }
    }
}
 800362c:	bf00      	nop
 800362e:	bf00      	nop
 8003630:	3768      	adds	r7, #104	; 0x68
 8003632:	46bd      	mov	sp, r7
 8003634:	bdb0      	pop	{r4, r5, r7, pc}
 8003636:	bf00      	nop
 8003638:	00000000 	.word	0x00000000
 800363c:	40000000 	.word	0x40000000
 8003640:	08008f50 	.word	0x08008f50
 8003644:	08008f64 	.word	0x08008f64
 8003648:	40140000 	.word	0x40140000

0800364c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	f5ad 3d96 	sub.w	sp, sp, #76800	; 0x12c00
 8003652:	b082      	sub	sp, #8
 8003654:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003656:	f000 ffdd 	bl	8004614 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800365a:	f000 f8c3 	bl	80037e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800365e:	f7fe f9fb 	bl	8001a58 <MX_GPIO_Init>
  MX_CAN1_Init();
 8003662:	f7fe f8cb 	bl	80017fc <MX_CAN1_Init>
  MX_CAN2_Init();
 8003666:	f7fe f8ff 	bl	8001868 <MX_CAN2_Init>
  MX_SPI1_Init();
 800366a:	f000 fb51 	bl	8003d10 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800366e:	f000 fed7 	bl	8004420 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8003672:	f7fe fae1 	bl	8001c38 <MX_I2C2_Init>
  MX_DMA_Init();
 8003676:	f7fe f9cf 	bl	8001a18 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800367a:	f000 fefb 	bl	8004474 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800367e:	f000 fc93 	bl	8003fa8 <MX_TIM5_Init>
  MX_TIM6_Init();
 8003682:	f000 fd07 	bl	8004094 <MX_TIM6_Init>
  MX_TIM10_Init();
 8003686:	f000 fd3b 	bl	8004100 <MX_TIM10_Init>
  MX_TIM11_Init();
 800368a:	f000 fd87 	bl	800419c <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  led_off(LED1);
 800368e:	2201      	movs	r2, #1
 8003690:	2180      	movs	r1, #128	; 0x80
 8003692:	484d      	ldr	r0, [pc, #308]	; (80037c8 <main+0x17c>)
 8003694:	f001 ffa8 	bl	80055e8 <HAL_GPIO_WritePin>
  led_off(LED2);
 8003698:	2201      	movs	r2, #1
 800369a:	2140      	movs	r1, #64	; 0x40
 800369c:	484a      	ldr	r0, [pc, #296]	; (80037c8 <main+0x17c>)
 800369e:	f001 ffa3 	bl	80055e8 <HAL_GPIO_WritePin>
  led_off(LED3);
 80036a2:	2201      	movs	r2, #1
 80036a4:	2120      	movs	r1, #32
 80036a6:	4848      	ldr	r0, [pc, #288]	; (80037c8 <main+0x17c>)
 80036a8:	f001 ff9e 	bl	80055e8 <HAL_GPIO_WritePin>
  led_off(LED4);
 80036ac:	2201      	movs	r2, #1
 80036ae:	2110      	movs	r1, #16
 80036b0:	4845      	ldr	r0, [pc, #276]	; (80037c8 <main+0x17c>)
 80036b2:	f001 ff99 	bl	80055e8 <HAL_GPIO_WritePin>
  tft_init(PIN_ON_TOP, BLACK, WHITE, YELLOW, DARK_GREEN);
 80036b6:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80036c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036c4:	2100      	movs	r1, #0
 80036c6:	2000      	movs	r0, #0
 80036c8:	f7ff f89c 	bl	8002804 <tft_init>

  camera_GPIO_init();
 80036cc:	f7fd fc88 	bl	8000fe0 <camera_GPIO_init>
  	tft_prints(0, 0, "Initing camera");
 80036d0:	4a3e      	ldr	r2, [pc, #248]	; (80037cc <main+0x180>)
 80036d2:	2100      	movs	r1, #0
 80036d4:	2000      	movs	r0, #0
 80036d6:	f7ff fb9d 	bl	8002e14 <tft_prints>
  	tft_update(0);
 80036da:	2000      	movs	r0, #0
 80036dc:	f7ff fcfc 	bl	80030d8 <tft_update>
  	if (camera_init() == CAM_NOT_INITED || camera_init() == CAM_INIT_ERROR) {
 80036e0:	f7fd fcd2 	bl	8001088 <camera_init>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d004      	beq.n	80036f4 <main+0xa8>
 80036ea:	f7fd fccd 	bl	8001088 <camera_init>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d105      	bne.n	8003700 <main+0xb4>
  		tft_prints(0, 0, "No OV7725 module");
 80036f4:	4a36      	ldr	r2, [pc, #216]	; (80037d0 <main+0x184>)
 80036f6:	2100      	movs	r1, #0
 80036f8:	2000      	movs	r0, #0
 80036fa:	f7ff fb8b 	bl	8002e14 <tft_prints>
 80036fe:	e007      	b.n	8003710 <main+0xc4>
  	}
  	else {
  		tft_prints(0, 0, "Inited");
 8003700:	4a34      	ldr	r2, [pc, #208]	; (80037d4 <main+0x188>)
 8003702:	2100      	movs	r1, #0
 8003704:	2000      	movs	r0, #0
 8003706:	f7ff fb85 	bl	8002e14 <tft_prints>
  		cam_set_state(CAM_CAPTURING);
 800370a:	2004      	movs	r0, #4
 800370c:	f7fd fd00 	bl	8001110 <cam_set_state>
  	}
  	tft_update(0);
 8003710:	2000      	movs	r0, #0
 8003712:	f7ff fce1 	bl	80030d8 <tft_update>
  	cam_set_window(0, 0, QQVGA_120x160);
 8003716:	2203      	movs	r2, #3
 8003718:	2100      	movs	r1, #0
 800371a:	2000      	movs	r0, #0
 800371c:	f7fd fd1a 	bl	8001154 <cam_set_window>
//  	cam_set_framesize(QQVGA_120x160);
  	//cam_set_framerate(CAM_75FPS);
  	cam_set_colormode(CAM_GRAYSCALE);
 8003720:	2000      	movs	r0, #0
 8003722:	f7fd fd05 	bl	8001130 <cam_set_colormode>
  	cam_set_lightmode(CAM_LIGHT_AUTO);
 8003726:	2000      	movs	r0, #0
 8003728:	f7fd fdca 	bl	80012c0 <cam_set_lightmode>
  //	cam_set_saturation(0);
  //	cam_set_contrast(0);


  	//init the pwm pins//
  	TIM10 ->ARR = 839;
 800372c:	4b2a      	ldr	r3, [pc, #168]	; (80037d8 <main+0x18c>)
 800372e:	f240 3247 	movw	r2, #839	; 0x347
 8003732:	62da      	str	r2, [r3, #44]	; 0x2c
  	TIM11 ->ARR = 839;
 8003734:	4b29      	ldr	r3, [pc, #164]	; (80037dc <main+0x190>)
 8003736:	f240 3247 	movw	r2, #839	; 0x347
 800373a:	62da      	str	r2, [r3, #44]	; 0x2c
  	TIM5 ->ARR = 839;
 800373c:	4b28      	ldr	r3, [pc, #160]	; (80037e0 <main+0x194>)
 800373e:	f240 3247 	movw	r2, #839	; 0x347
 8003742:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  	TIM10 ->PSC = 9;
 8003744:	4b24      	ldr	r3, [pc, #144]	; (80037d8 <main+0x18c>)
 8003746:	2209      	movs	r2, #9
 8003748:	629a      	str	r2, [r3, #40]	; 0x28
  	TIM11 ->PSC = 9;
 800374a:	4b24      	ldr	r3, [pc, #144]	; (80037dc <main+0x190>)
 800374c:	2209      	movs	r2, #9
 800374e:	629a      	str	r2, [r3, #40]	; 0x28
  	TIM5 ->PSC = 9;
 8003750:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <main+0x194>)
 8003752:	2209      	movs	r2, #9
 8003754:	629a      	str	r2, [r3, #40]	; 0x28

#define IMG_WIDTH 120
#define IMG_HEIGHT 160

  	uint16_t image[IMG_HEIGHT*IMG_WIDTH] = {0};
 8003756:	f507 431c 	add.w	r3, r7, #39936	; 0x9c00
 800375a:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
 800375e:	4618      	mov	r0, r3
 8003760:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8003764:	461a      	mov	r2, r3
 8003766:	2100      	movs	r1, #0
 8003768:	f004 fc90 	bl	800808c <memset>
//  	uint16_t img_data[IMG_HEIGHT*IMG_WIDTH] = {0};
  	uint16_t processed[IMG_HEIGHT*IMG_WIDTH] = {0};
 800376c:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 8003770:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
 8003774:	4618      	mov	r0, r3
 8003776:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 800377a:	461a      	mov	r2, r3
 800377c:	2100      	movs	r1, #0
 800377e:	f004 fc85 	bl	800808c <memset>
  	while (1)
  	{
//  		gpio_reset(LED1);
  		//tft_prints(0,0,"Hello World!");
  		//tft_update(10);
  		if (cam_is_frame_ready())
 8003782:	f7fd ff39 	bl	80015f8 <cam_is_frame_ready>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d019      	beq.n	80037c0 <main+0x174>
  		{
  			//Get image from camera
  			cam_get_rgb565(image);
 800378c:	f507 4316 	add.w	r3, r7, #38400	; 0x9600
 8003790:	4618      	mov	r0, r3
 8003792:	f7fd ff43 	bl	800161c <cam_get_rgb565>
  			//Commence Grayscale
  			//grayscale(IMG_WIDTH, IMG_HEIGHT, image, processed);
  			//Commence SobelOperation:
  			sobelFilter(IMG_WIDTH, IMG_HEIGHT, image, processed);
 8003796:	463b      	mov	r3, r7
 8003798:	f507 4216 	add.w	r2, r7, #38400	; 0x9600
 800379c:	21a0      	movs	r1, #160	; 0xa0
 800379e:	2078      	movs	r0, #120	; 0x78
 80037a0:	f7ff fdf2 	bl	8003388 <sobelFilter>
  			//Convert image into printable
  			cam_rgb2printable(processed, processed);
 80037a4:	463a      	mov	r2, r7
 80037a6:	463b      	mov	r3, r7
 80037a8:	4611      	mov	r1, r2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fd ffb4 	bl	8001718 <cam_rgb2printable>
  			//Print Image
  			tft_print_image(processed,0,0,120,160);
 80037b0:	4638      	mov	r0, r7
 80037b2:	23a0      	movs	r3, #160	; 0xa0
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2378      	movs	r3, #120	; 0x78
 80037b8:	2200      	movs	r2, #0
 80037ba:	2100      	movs	r1, #0
 80037bc:	f7ff fc5c 	bl	8003078 <tft_print_image>

  		}
  		//test motor
  		motor_forward();
 80037c0:	f000 f880 	bl	80038c4 <motor_forward>
  	{
 80037c4:	e7dd      	b.n	8003782 <main+0x136>
 80037c6:	bf00      	nop
 80037c8:	40020400 	.word	0x40020400
 80037cc:	08008f78 	.word	0x08008f78
 80037d0:	08008f88 	.word	0x08008f88
 80037d4:	08008f9c 	.word	0x08008f9c
 80037d8:	40014400 	.word	0x40014400
 80037dc:	40014800 	.word	0x40014800
 80037e0:	40000c00 	.word	0x40000c00

080037e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b094      	sub	sp, #80	; 0x50
 80037e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ea:	f107 0320 	add.w	r3, r7, #32
 80037ee:	2230      	movs	r2, #48	; 0x30
 80037f0:	2100      	movs	r1, #0
 80037f2:	4618      	mov	r0, r3
 80037f4:	f004 fc4a 	bl	800808c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037f8:	f107 030c 	add.w	r3, r7, #12
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003808:	2300      	movs	r3, #0
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	4b28      	ldr	r3, [pc, #160]	; (80038b0 <SystemClock_Config+0xcc>)
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	4a27      	ldr	r2, [pc, #156]	; (80038b0 <SystemClock_Config+0xcc>)
 8003812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003816:	6413      	str	r3, [r2, #64]	; 0x40
 8003818:	4b25      	ldr	r3, [pc, #148]	; (80038b0 <SystemClock_Config+0xcc>)
 800381a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003820:	60bb      	str	r3, [r7, #8]
 8003822:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003824:	2300      	movs	r3, #0
 8003826:	607b      	str	r3, [r7, #4]
 8003828:	4b22      	ldr	r3, [pc, #136]	; (80038b4 <SystemClock_Config+0xd0>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a21      	ldr	r2, [pc, #132]	; (80038b4 <SystemClock_Config+0xd0>)
 800382e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003832:	6013      	str	r3, [r2, #0]
 8003834:	4b1f      	ldr	r3, [pc, #124]	; (80038b4 <SystemClock_Config+0xd0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800383c:	607b      	str	r3, [r7, #4]
 800383e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003840:	2301      	movs	r3, #1
 8003842:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003844:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003848:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800384a:	2302      	movs	r3, #2
 800384c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800384e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003852:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003854:	2304      	movs	r3, #4
 8003856:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003858:	23a8      	movs	r3, #168	; 0xa8
 800385a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800385c:	2302      	movs	r3, #2
 800385e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003860:	2304      	movs	r3, #4
 8003862:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003864:	f107 0320 	add.w	r3, r7, #32
 8003868:	4618      	mov	r0, r3
 800386a:	f002 f833 	bl	80058d4 <HAL_RCC_OscConfig>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003874:	f000 f820 	bl	80038b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003878:	230f      	movs	r3, #15
 800387a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800387c:	2302      	movs	r3, #2
 800387e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003884:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003888:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800388a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800388e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003890:	f107 030c 	add.w	r3, r7, #12
 8003894:	2105      	movs	r1, #5
 8003896:	4618      	mov	r0, r3
 8003898:	f002 fa94 	bl	8005dc4 <HAL_RCC_ClockConfig>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038a2:	f000 f809 	bl	80038b8 <Error_Handler>
  }
}
 80038a6:	bf00      	nop
 80038a8:	3750      	adds	r7, #80	; 0x50
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40023800 	.word	0x40023800
 80038b4:	40007000 	.word	0x40007000

080038b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80038bc:	b672      	cpsid	i
}
 80038be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {}
 80038c0:	e7fe      	b.n	80038c0 <Error_Handler+0x8>
	...

080038c4 <motor_forward>:
  /* USER CODE END Error_Handler_Debug */
}


void motor_forward() {
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
	gpio_reset(IN1);
 80038c8:	2200      	movs	r2, #0
 80038ca:	2101      	movs	r1, #1
 80038cc:	4809      	ldr	r0, [pc, #36]	; (80038f4 <motor_forward+0x30>)
 80038ce:	f001 fe8b 	bl	80055e8 <HAL_GPIO_WritePin>
	gpio_set(IN2);
 80038d2:	2201      	movs	r2, #1
 80038d4:	2102      	movs	r1, #2
 80038d6:	4807      	ldr	r0, [pc, #28]	; (80038f4 <motor_forward+0x30>)
 80038d8:	f001 fe86 	bl	80055e8 <HAL_GPIO_WritePin>
	gpio_reset(IN3);
 80038dc:	2200      	movs	r2, #0
 80038de:	2104      	movs	r1, #4
 80038e0:	4804      	ldr	r0, [pc, #16]	; (80038f4 <motor_forward+0x30>)
 80038e2:	f001 fe81 	bl	80055e8 <HAL_GPIO_WritePin>
	gpio_set(IN4);
 80038e6:	2201      	movs	r2, #1
 80038e8:	2108      	movs	r1, #8
 80038ea:	4802      	ldr	r0, [pc, #8]	; (80038f4 <motor_forward+0x30>)
 80038ec:	f001 fe7c 	bl	80055e8 <HAL_GPIO_WritePin>

}
 80038f0:	bf00      	nop
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40020800 	.word	0x40020800

080038f8 <SCCB_GPIO_init>:
#include "tim.h"

#include "stm32f4xx.h"
#define SCCB_TIMER htim5

void SCCB_GPIO_init(void) {
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure = {0};
 80038fe:	1d3b      	adds	r3, r7, #4
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	605a      	str	r2, [r3, #4]
 8003906:	609a      	str	r2, [r3, #8]
 8003908:	60da      	str	r2, [r3, #12]
 800390a:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800390c:	2300      	movs	r3, #0
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	4b14      	ldr	r3, [pc, #80]	; (8003964 <SCCB_GPIO_init+0x6c>)
 8003912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003914:	4a13      	ldr	r2, [pc, #76]	; (8003964 <SCCB_GPIO_init+0x6c>)
 8003916:	f043 0302 	orr.w	r3, r3, #2
 800391a:	6313      	str	r3, [r2, #48]	; 0x30
 800391c:	4b11      	ldr	r3, [pc, #68]	; (8003964 <SCCB_GPIO_init+0x6c>)
 800391e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	603b      	str	r3, [r7, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStructure.Pin = OV7725_SDA_PIN;
 8003928:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800392c:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800392e:	2301      	movs	r3, #1
 8003930:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 8003932:	2311      	movs	r3, #17
 8003934:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(OV7725_SDA_PORT, &GPIO_InitStructure);
 8003936:	1d3b      	adds	r3, r7, #4
 8003938:	4619      	mov	r1, r3
 800393a:	480b      	ldr	r0, [pc, #44]	; (8003968 <SCCB_GPIO_init+0x70>)
 800393c:	f001 fca0 	bl	8005280 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = OV7725_SCL_PIN;
 8003940:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003944:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(OV7725_SCL_PORT, &GPIO_InitStructure);
 8003946:	1d3b      	adds	r3, r7, #4
 8003948:	4619      	mov	r1, r3
 800394a:	4807      	ldr	r0, [pc, #28]	; (8003968 <SCCB_GPIO_init+0x70>)
 800394c:	f001 fc98 	bl	8005280 <HAL_GPIO_Init>
	HAL_TIM_Base_Init(&SCCB_TIMER);
 8003950:	4806      	ldr	r0, [pc, #24]	; (800396c <SCCB_GPIO_init+0x74>)
 8003952:	f003 f95f 	bl	8006c14 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start(&SCCB_TIMER);
 8003956:	4805      	ldr	r0, [pc, #20]	; (800396c <SCCB_GPIO_init+0x74>)
 8003958:	f003 f9ac 	bl	8006cb4 <HAL_TIM_Base_Start>
}
 800395c:	bf00      	nop
 800395e:	3718      	adds	r7, #24
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40023800 	.word	0x40023800
 8003968:	40020400 	.word	0x40020400
 800396c:	200058e8 	.word	0x200058e8

08003970 <delay_us>:

static inline void delay_us(uint16_t us) {
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&SCCB_TIMER, 0);
 800397a:	4b09      	ldr	r3, [pc, #36]	; (80039a0 <delay_us+0x30>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2200      	movs	r2, #0
 8003980:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&SCCB_TIMER) < us)
 8003982:	bf00      	nop
 8003984:	4b06      	ldr	r3, [pc, #24]	; (80039a0 <delay_us+0x30>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800398a:	88fb      	ldrh	r3, [r7, #6]
 800398c:	429a      	cmp	r2, r3
 800398e:	d3f9      	bcc.n	8003984 <delay_us+0x14>
		;
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	200058e8 	.word	0x200058e8

080039a4 <SCCB_delay>:

static inline void SCCB_delay(void) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
	// volatile uint16_t i = 400;
	// while (i--)
	// 	;
	delay_us(12); // min 12us
 80039a8:	200c      	movs	r0, #12
 80039aa:	f7ff ffe1 	bl	8003970 <delay_us>
}
 80039ae:	bf00      	nop
 80039b0:	bd80      	pop	{r7, pc}
	...

080039b4 <SCCB_start>:

static inline SCCBState SCCB_start(void) {
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
	SDA_H;
 80039b8:	4b16      	ldr	r3, [pc, #88]	; (8003a14 <SCCB_start+0x60>)
 80039ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039be:	619a      	str	r2, [r3, #24]
	SCL_H;
 80039c0:	4b14      	ldr	r3, [pc, #80]	; (8003a14 <SCCB_start+0x60>)
 80039c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039c6:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 80039c8:	f7ff ffec 	bl	80039a4 <SCCB_delay>
	if (!SDA_READ)
 80039cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039d0:	4810      	ldr	r0, [pc, #64]	; (8003a14 <SCCB_start+0x60>)
 80039d2:	f001 fdf1 	bl	80055b8 <HAL_GPIO_ReadPin>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <SCCB_start+0x2c>
		return SCCB_FAIL; // If SDA is low, bus is busy
 80039dc:	2300      	movs	r3, #0
 80039de:	e016      	b.n	8003a0e <SCCB_start+0x5a>
	SDA_L;
 80039e0:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <SCCB_start+0x60>)
 80039e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039e6:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 80039e8:	f7ff ffdc 	bl	80039a4 <SCCB_delay>
	if (SDA_READ)
 80039ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039f0:	4808      	ldr	r0, [pc, #32]	; (8003a14 <SCCB_start+0x60>)
 80039f2:	f001 fde1 	bl	80055b8 <HAL_GPIO_ReadPin>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <SCCB_start+0x4c>
		return SCCB_FAIL; // If SDA is high, bus error
 80039fc:	2300      	movs	r3, #0
 80039fe:	e006      	b.n	8003a0e <SCCB_start+0x5a>
	SDA_L;
 8003a00:	4b04      	ldr	r3, [pc, #16]	; (8003a14 <SCCB_start+0x60>)
 8003a02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a06:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a08:	f7ff ffcc 	bl	80039a4 <SCCB_delay>
	return SCCB_OK;
 8003a0c:	2301      	movs	r3, #1
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	40020400 	.word	0x40020400

08003a18 <SCCB_stop>:

static inline void SCCB_stop(void) {
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
	SCL_L;
 8003a1c:	4b0c      	ldr	r3, [pc, #48]	; (8003a50 <SCCB_stop+0x38>)
 8003a1e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003a22:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a24:	f7ff ffbe 	bl	80039a4 <SCCB_delay>
	SDA_L;
 8003a28:	4b09      	ldr	r3, [pc, #36]	; (8003a50 <SCCB_stop+0x38>)
 8003a2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a2e:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a30:	f7ff ffb8 	bl	80039a4 <SCCB_delay>
	SCL_H;
 8003a34:	4b06      	ldr	r3, [pc, #24]	; (8003a50 <SCCB_stop+0x38>)
 8003a36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a3a:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a3c:	f7ff ffb2 	bl	80039a4 <SCCB_delay>
	SDA_H;
 8003a40:	4b03      	ldr	r3, [pc, #12]	; (8003a50 <SCCB_stop+0x38>)
 8003a42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a46:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a48:	f7ff ffac 	bl	80039a4 <SCCB_delay>
}
 8003a4c:	bf00      	nop
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40020400 	.word	0x40020400

08003a54 <SCCB_ack>:

static inline void SCCB_ack(void) {
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
	SCL_L;
 8003a58:	4b0c      	ldr	r3, [pc, #48]	; (8003a8c <SCCB_ack+0x38>)
 8003a5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003a5e:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a60:	f7ff ffa0 	bl	80039a4 <SCCB_delay>
	SDA_L;
 8003a64:	4b09      	ldr	r3, [pc, #36]	; (8003a8c <SCCB_ack+0x38>)
 8003a66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a6a:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a6c:	f7ff ff9a 	bl	80039a4 <SCCB_delay>
	SCL_H;
 8003a70:	4b06      	ldr	r3, [pc, #24]	; (8003a8c <SCCB_ack+0x38>)
 8003a72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a76:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a78:	f7ff ff94 	bl	80039a4 <SCCB_delay>
	SCL_L;
 8003a7c:	4b03      	ldr	r3, [pc, #12]	; (8003a8c <SCCB_ack+0x38>)
 8003a7e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003a82:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a84:	f7ff ff8e 	bl	80039a4 <SCCB_delay>
}
 8003a88:	bf00      	nop
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40020400 	.word	0x40020400

08003a90 <SCCB_noAck>:

static inline void SCCB_noAck(void) {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
	SCL_L;
 8003a94:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <SCCB_noAck+0x38>)
 8003a96:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003a9a:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003a9c:	f7ff ff82 	bl	80039a4 <SCCB_delay>
	SDA_H;
 8003aa0:	4b09      	ldr	r3, [pc, #36]	; (8003ac8 <SCCB_noAck+0x38>)
 8003aa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003aa6:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003aa8:	f7ff ff7c 	bl	80039a4 <SCCB_delay>
	SCL_H;
 8003aac:	4b06      	ldr	r3, [pc, #24]	; (8003ac8 <SCCB_noAck+0x38>)
 8003aae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ab2:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003ab4:	f7ff ff76 	bl	80039a4 <SCCB_delay>
	SCL_L;
 8003ab8:	4b03      	ldr	r3, [pc, #12]	; (8003ac8 <SCCB_noAck+0x38>)
 8003aba:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003abe:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003ac0:	f7ff ff70 	bl	80039a4 <SCCB_delay>
}
 8003ac4:	bf00      	nop
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40020400 	.word	0x40020400

08003acc <SCCB_waitAck>:

static inline SCCBState SCCB_waitAck(void) {
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
	SCL_L;
 8003ad0:	4b13      	ldr	r3, [pc, #76]	; (8003b20 <SCCB_waitAck+0x54>)
 8003ad2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003ad6:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003ad8:	f7ff ff64 	bl	80039a4 <SCCB_delay>
	SDA_H;
 8003adc:	4b10      	ldr	r3, [pc, #64]	; (8003b20 <SCCB_waitAck+0x54>)
 8003ade:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ae2:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003ae4:	f7ff ff5e 	bl	80039a4 <SCCB_delay>
	SCL_H;
 8003ae8:	4b0d      	ldr	r3, [pc, #52]	; (8003b20 <SCCB_waitAck+0x54>)
 8003aea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aee:	619a      	str	r2, [r3, #24]
	SCCB_delay();
 8003af0:	f7ff ff58 	bl	80039a4 <SCCB_delay>
	if (SDA_READ) {
 8003af4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003af8:	4809      	ldr	r0, [pc, #36]	; (8003b20 <SCCB_waitAck+0x54>)
 8003afa:	f001 fd5d 	bl	80055b8 <HAL_GPIO_ReadPin>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d005      	beq.n	8003b10 <SCCB_waitAck+0x44>
		SCL_L;
 8003b04:	4b06      	ldr	r3, [pc, #24]	; (8003b20 <SCCB_waitAck+0x54>)
 8003b06:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003b0a:	619a      	str	r2, [r3, #24]
		return SCCB_FAIL;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	e004      	b.n	8003b1a <SCCB_waitAck+0x4e>
	}
	SCL_L;
 8003b10:	4b03      	ldr	r3, [pc, #12]	; (8003b20 <SCCB_waitAck+0x54>)
 8003b12:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003b16:	619a      	str	r2, [r3, #24]
	return SCCB_OK;
 8003b18:	2301      	movs	r3, #1
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40020400 	.word	0x40020400

08003b24 <SCCB_TxByte>:

static inline void SCCB_TxByte(uint8_t SendByte) {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	71fb      	strb	r3, [r7, #7]
	volatile uint8_t i = 8;
 8003b2e:	2308      	movs	r3, #8
 8003b30:	73fb      	strb	r3, [r7, #15]
	while (i--) {
 8003b32:	e01d      	b.n	8003b70 <SCCB_TxByte+0x4c>
		SCL_L;
 8003b34:	4b16      	ldr	r3, [pc, #88]	; (8003b90 <SCCB_TxByte+0x6c>)
 8003b36:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003b3a:	619a      	str	r2, [r3, #24]
		SCCB_delay();
 8003b3c:	f7ff ff32 	bl	80039a4 <SCCB_delay>
		if (SendByte & 0x80) {
 8003b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	da04      	bge.n	8003b52 <SCCB_TxByte+0x2e>
			SDA_H;
 8003b48:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <SCCB_TxByte+0x6c>)
 8003b4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b4e:	619a      	str	r2, [r3, #24]
 8003b50:	e003      	b.n	8003b5a <SCCB_TxByte+0x36>
		} else {
			SDA_L;
 8003b52:	4b0f      	ldr	r3, [pc, #60]	; (8003b90 <SCCB_TxByte+0x6c>)
 8003b54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b58:	619a      	str	r2, [r3, #24]
		}
		SendByte <<= 1;
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	71fb      	strb	r3, [r7, #7]
		SCCB_delay();
 8003b60:	f7ff ff20 	bl	80039a4 <SCCB_delay>
		SCL_H;
 8003b64:	4b0a      	ldr	r3, [pc, #40]	; (8003b90 <SCCB_TxByte+0x6c>)
 8003b66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b6a:	619a      	str	r2, [r3, #24]
		SCCB_delay();
 8003b6c:	f7ff ff1a 	bl	80039a4 <SCCB_delay>
	while (i--) {
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	1e5a      	subs	r2, r3, #1
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	73fa      	strb	r2, [r7, #15]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1da      	bne.n	8003b34 <SCCB_TxByte+0x10>
	}
	SCL_L;
 8003b7e:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <SCCB_TxByte+0x6c>)
 8003b80:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003b84:	619a      	str	r2, [r3, #24]
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	40020400 	.word	0x40020400

08003b94 <SCCB_RxByte>:

static inline uint8_t SCCB_RxByte(void) {
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
	volatile uint8_t i = 8;
 8003b9a:	2308      	movs	r3, #8
 8003b9c:	71bb      	strb	r3, [r7, #6]
	uint8_t ReceiveByte = 0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	71fb      	strb	r3, [r7, #7]

	SDA_H;
 8003ba2:	4b18      	ldr	r3, [pc, #96]	; (8003c04 <SCCB_RxByte+0x70>)
 8003ba4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ba8:	619a      	str	r2, [r3, #24]
	while (i--) {
 8003baa:	e01a      	b.n	8003be2 <SCCB_RxByte+0x4e>
		ReceiveByte <<= 1;
 8003bac:	79fb      	ldrb	r3, [r7, #7]
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	71fb      	strb	r3, [r7, #7]
		SCL_L;
 8003bb2:	4b14      	ldr	r3, [pc, #80]	; (8003c04 <SCCB_RxByte+0x70>)
 8003bb4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003bb8:	619a      	str	r2, [r3, #24]
		SCCB_delay();
 8003bba:	f7ff fef3 	bl	80039a4 <SCCB_delay>
		SCL_H;
 8003bbe:	4b11      	ldr	r3, [pc, #68]	; (8003c04 <SCCB_RxByte+0x70>)
 8003bc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bc4:	619a      	str	r2, [r3, #24]
		SCCB_delay();
 8003bc6:	f7ff feed 	bl	80039a4 <SCCB_delay>
		if (SDA_READ) {
 8003bca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003bce:	480d      	ldr	r0, [pc, #52]	; (8003c04 <SCCB_RxByte+0x70>)
 8003bd0:	f001 fcf2 	bl	80055b8 <HAL_GPIO_ReadPin>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <SCCB_RxByte+0x4e>
			ReceiveByte |= 0x01;
 8003bda:	79fb      	ldrb	r3, [r7, #7]
 8003bdc:	f043 0301 	orr.w	r3, r3, #1
 8003be0:	71fb      	strb	r3, [r7, #7]
	while (i--) {
 8003be2:	79bb      	ldrb	r3, [r7, #6]
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	1e5a      	subs	r2, r3, #1
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	71ba      	strb	r2, [r7, #6]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1dd      	bne.n	8003bac <SCCB_RxByte+0x18>
		}
	}
	SCL_L;
 8003bf0:	4b04      	ldr	r3, [pc, #16]	; (8003c04 <SCCB_RxByte+0x70>)
 8003bf2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003bf6:	619a      	str	r2, [r3, #24]
	return ReceiveByte & 0xFF;
 8003bf8:	79fb      	ldrb	r3, [r7, #7]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40020400 	.word	0x40020400

08003c08 <SCCB_send_byte>:

SCCBState SCCB_send_byte(uint16_t WriteAddress, uint8_t SendByte) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	4603      	mov	r3, r0
 8003c10:	460a      	mov	r2, r1
 8003c12:	80fb      	strh	r3, [r7, #6]
 8003c14:	4613      	mov	r3, r2
 8003c16:	717b      	strb	r3, [r7, #5]
	if (!SCCB_start()) {
 8003c18:	f7ff fecc 	bl	80039b4 <SCCB_start>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <SCCB_send_byte+0x1e>
		return SCCB_FAIL;
 8003c22:	2300      	movs	r3, #0
 8003c24:	e01b      	b.n	8003c5e <SCCB_send_byte+0x56>
	}
	SCCB_TxByte(OV7725_ADDR); // device address
 8003c26:	2042      	movs	r0, #66	; 0x42
 8003c28:	f7ff ff7c 	bl	8003b24 <SCCB_TxByte>
	if (!SCCB_waitAck()) {
 8003c2c:	f7ff ff4e 	bl	8003acc <SCCB_waitAck>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d103      	bne.n	8003c3e <SCCB_send_byte+0x36>
		SCCB_stop();
 8003c36:	f7ff feef 	bl	8003a18 <SCCB_stop>
		return SCCB_FAIL;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	e00f      	b.n	8003c5e <SCCB_send_byte+0x56>
	}
	SCCB_TxByte((uint8_t)(WriteAddress & 0x00FF));
 8003c3e:	88fb      	ldrh	r3, [r7, #6]
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff ff6e 	bl	8003b24 <SCCB_TxByte>
	SCCB_waitAck();
 8003c48:	f7ff ff40 	bl	8003acc <SCCB_waitAck>
	SCCB_TxByte(SendByte);
 8003c4c:	797b      	ldrb	r3, [r7, #5]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff ff68 	bl	8003b24 <SCCB_TxByte>
	SCCB_waitAck();
 8003c54:	f7ff ff3a 	bl	8003acc <SCCB_waitAck>
	SCCB_stop();
 8003c58:	f7ff fede 	bl	8003a18 <SCCB_stop>
	return SCCB_OK;
 8003c5c:	2301      	movs	r3, #1
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <SCCB_read_byte>:

SCCBState SCCB_read_byte(uint8_t addr, uint8_t* buf, uint16_t len) {
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b082      	sub	sp, #8
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	6039      	str	r1, [r7, #0]
 8003c70:	71fb      	strb	r3, [r7, #7]
 8003c72:	4613      	mov	r3, r2
 8003c74:	80bb      	strh	r3, [r7, #4]
	if (!SCCB_start()) {
 8003c76:	f7ff fe9d 	bl	80039b4 <SCCB_start>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <SCCB_read_byte+0x1e>
		return SCCB_FAIL;
 8003c80:	2300      	movs	r3, #0
 8003c82:	e040      	b.n	8003d06 <SCCB_read_byte+0xa0>
	}
	SCCB_TxByte(OV7725_ADDR); // device address
 8003c84:	2042      	movs	r0, #66	; 0x42
 8003c86:	f7ff ff4d 	bl	8003b24 <SCCB_TxByte>
	if (!SCCB_waitAck()) {
 8003c8a:	f7ff ff1f 	bl	8003acc <SCCB_waitAck>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d103      	bne.n	8003c9c <SCCB_read_byte+0x36>
		SCCB_stop();
 8003c94:	f7ff fec0 	bl	8003a18 <SCCB_stop>
		return SCCB_FAIL;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e034      	b.n	8003d06 <SCCB_read_byte+0xa0>
	}
	SCCB_TxByte(addr);
 8003c9c:	79fb      	ldrb	r3, [r7, #7]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff ff40 	bl	8003b24 <SCCB_TxByte>
	SCCB_waitAck();
 8003ca4:	f7ff ff12 	bl	8003acc <SCCB_waitAck>
	SCCB_stop();
 8003ca8:	f7ff feb6 	bl	8003a18 <SCCB_stop>

	if (!SCCB_start()) {
 8003cac:	f7ff fe82 	bl	80039b4 <SCCB_start>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <SCCB_read_byte+0x54>
		return SCCB_FAIL;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e025      	b.n	8003d06 <SCCB_read_byte+0xa0>
	}
	SCCB_TxByte(OV7725_ADDR + 1);
 8003cba:	2043      	movs	r0, #67	; 0x43
 8003cbc:	f7ff ff32 	bl	8003b24 <SCCB_TxByte>
	if (!SCCB_waitAck()) {
 8003cc0:	f7ff ff04 	bl	8003acc <SCCB_waitAck>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d117      	bne.n	8003cfa <SCCB_read_byte+0x94>
		SCCB_stop();
 8003cca:	f7ff fea5 	bl	8003a18 <SCCB_stop>
		return SCCB_FAIL;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	e019      	b.n	8003d06 <SCCB_read_byte+0xa0>
	}
	while (len) {
		*buf = SCCB_RxByte();
 8003cd2:	f7ff ff5f 	bl	8003b94 <SCCB_RxByte>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	461a      	mov	r2, r3
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	701a      	strb	r2, [r3, #0]
		if (len == 1) {
 8003cde:	88bb      	ldrh	r3, [r7, #4]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d102      	bne.n	8003cea <SCCB_read_byte+0x84>
			SCCB_noAck();
 8003ce4:	f7ff fed4 	bl	8003a90 <SCCB_noAck>
 8003ce8:	e001      	b.n	8003cee <SCCB_read_byte+0x88>
		} else {
			SCCB_ack();
 8003cea:	f7ff feb3 	bl	8003a54 <SCCB_ack>
		}
		buf++;
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	603b      	str	r3, [r7, #0]
		len--;
 8003cf4:	88bb      	ldrh	r3, [r7, #4]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	80bb      	strh	r3, [r7, #4]
	while (len) {
 8003cfa:	88bb      	ldrh	r3, [r7, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e8      	bne.n	8003cd2 <SCCB_read_byte+0x6c>
	}
	SCCB_stop();
 8003d00:	f7ff fe8a 	bl	8003a18 <SCCB_stop>
	return SCCB_OK;
 8003d04:	2301      	movs	r3, #1
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003d14:	4b17      	ldr	r3, [pc, #92]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d16:	4a18      	ldr	r2, [pc, #96]	; (8003d78 <MX_SPI1_Init+0x68>)
 8003d18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003d1a:	4b16      	ldr	r3, [pc, #88]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003d22:	4b14      	ldr	r3, [pc, #80]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d28:	4b12      	ldr	r3, [pc, #72]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d2e:	4b11      	ldr	r3, [pc, #68]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d34:	4b0f      	ldr	r3, [pc, #60]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003d3a:	4b0e      	ldr	r3, [pc, #56]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d40:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d42:	4b0c      	ldr	r3, [pc, #48]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d48:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d4e:	4b09      	ldr	r3, [pc, #36]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d54:	4b07      	ldr	r3, [pc, #28]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003d5a:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d5c:	220a      	movs	r2, #10
 8003d5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003d60:	4804      	ldr	r0, [pc, #16]	; (8003d74 <MX_SPI1_Init+0x64>)
 8003d62:	f002 fa4f 	bl	8006204 <HAL_SPI_Init>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003d6c:	f7ff fda4 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003d70:	bf00      	nop
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	20005830 	.word	0x20005830
 8003d78:	40013000 	.word	0x40013000

08003d7c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08a      	sub	sp, #40	; 0x28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d84:	f107 0314 	add.w	r3, r7, #20
 8003d88:	2200      	movs	r2, #0
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	605a      	str	r2, [r3, #4]
 8003d8e:	609a      	str	r2, [r3, #8]
 8003d90:	60da      	str	r2, [r3, #12]
 8003d92:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a39      	ldr	r2, [pc, #228]	; (8003e80 <HAL_SPI_MspInit+0x104>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d16b      	bne.n	8003e76 <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	4b38      	ldr	r3, [pc, #224]	; (8003e84 <HAL_SPI_MspInit+0x108>)
 8003da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003da6:	4a37      	ldr	r2, [pc, #220]	; (8003e84 <HAL_SPI_MspInit+0x108>)
 8003da8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003dac:	6453      	str	r3, [r2, #68]	; 0x44
 8003dae:	4b35      	ldr	r3, [pc, #212]	; (8003e84 <HAL_SPI_MspInit+0x108>)
 8003db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003db6:	613b      	str	r3, [r7, #16]
 8003db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	4b31      	ldr	r3, [pc, #196]	; (8003e84 <HAL_SPI_MspInit+0x108>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	4a30      	ldr	r2, [pc, #192]	; (8003e84 <HAL_SPI_MspInit+0x108>)
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dca:	4b2e      	ldr	r3, [pc, #184]	; (8003e84 <HAL_SPI_MspInit+0x108>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TFT_SCK_Pin|TFT_MOSI_Pin;
 8003dd6:	23a0      	movs	r3, #160	; 0xa0
 8003dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dda:	2302      	movs	r3, #2
 8003ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dde:	2300      	movs	r3, #0
 8003de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003de2:	2303      	movs	r3, #3
 8003de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003de6:	2305      	movs	r3, #5
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dea:	f107 0314 	add.w	r3, r7, #20
 8003dee:	4619      	mov	r1, r3
 8003df0:	4825      	ldr	r0, [pc, #148]	; (8003e88 <HAL_SPI_MspInit+0x10c>)
 8003df2:	f001 fa45 	bl	8005280 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003df6:	4b25      	ldr	r3, [pc, #148]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003df8:	4a25      	ldr	r2, [pc, #148]	; (8003e90 <HAL_SPI_MspInit+0x114>)
 8003dfa:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003dfc:	4b23      	ldr	r3, [pc, #140]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003dfe:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003e02:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e04:	4b21      	ldr	r3, [pc, #132]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e06:	2240      	movs	r2, #64	; 0x40
 8003e08:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e0a:	4b20      	ldr	r3, [pc, #128]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e10:	4b1e      	ldr	r3, [pc, #120]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e16:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e18:	4b1c      	ldr	r3, [pc, #112]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e1e:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003e24:	4b19      	ldr	r3, [pc, #100]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e2a:	4b18      	ldr	r3, [pc, #96]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003e30:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e32:	2204      	movs	r2, #4
 8003e34:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003e36:	4b15      	ldr	r3, [pc, #84]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e38:	2203      	movs	r2, #3
 8003e3a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_INC16;
 8003e3c:	4b13      	ldr	r3, [pc, #76]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e3e:	f04f 72c0 	mov.w	r2, #25165824	; 0x1800000
 8003e42:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003e44:	4b11      	ldr	r3, [pc, #68]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003e4a:	4810      	ldr	r0, [pc, #64]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e4c:	f000 fe86 	bl	8004b5c <HAL_DMA_Init>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8003e56:	f7ff fd2f 	bl	80038b8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a0b      	ldr	r2, [pc, #44]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e5e:	649a      	str	r2, [r3, #72]	; 0x48
 8003e60:	4a0a      	ldr	r2, [pc, #40]	; (8003e8c <HAL_SPI_MspInit+0x110>)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003e66:	2200      	movs	r2, #0
 8003e68:	2100      	movs	r1, #0
 8003e6a:	2023      	movs	r0, #35	; 0x23
 8003e6c:	f000 fe3f 	bl	8004aee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003e70:	2023      	movs	r0, #35	; 0x23
 8003e72:	f000 fe58 	bl	8004b26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003e76:	bf00      	nop
 8003e78:	3728      	adds	r7, #40	; 0x28
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40013000 	.word	0x40013000
 8003e84:	40023800 	.word	0x40023800
 8003e88:	40020000 	.word	0x40020000
 8003e8c:	20005888 	.word	0x20005888
 8003e90:	40026458 	.word	0x40026458

08003e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	607b      	str	r3, [r7, #4]
 8003e9e:	4b10      	ldr	r3, [pc, #64]	; (8003ee0 <HAL_MspInit+0x4c>)
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea2:	4a0f      	ldr	r2, [pc, #60]	; (8003ee0 <HAL_MspInit+0x4c>)
 8003ea4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8003eaa:	4b0d      	ldr	r3, [pc, #52]	; (8003ee0 <HAL_MspInit+0x4c>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eb2:	607b      	str	r3, [r7, #4]
 8003eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	603b      	str	r3, [r7, #0]
 8003eba:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <HAL_MspInit+0x4c>)
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	4a08      	ldr	r2, [pc, #32]	; (8003ee0 <HAL_MspInit+0x4c>)
 8003ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ec6:	4b06      	ldr	r3, [pc, #24]	; (8003ee0 <HAL_MspInit+0x4c>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ece:	603b      	str	r3, [r7, #0]
 8003ed0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ed2:	bf00      	nop
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40023800 	.word	0x40023800

08003ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ee8:	e7fe      	b.n	8003ee8 <NMI_Handler+0x4>

08003eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003eea:	b480      	push	{r7}
 8003eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eee:	e7fe      	b.n	8003eee <HardFault_Handler+0x4>

08003ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ef4:	e7fe      	b.n	8003ef4 <MemManage_Handler+0x4>

08003ef6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003efa:	e7fe      	b.n	8003efa <BusFault_Handler+0x4>

08003efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f00:	e7fe      	b.n	8003f00 <UsageFault_Handler+0x4>

08003f02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f02:	b480      	push	{r7}
 8003f04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f06:	bf00      	nop
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f14:	bf00      	nop
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f22:	bf00      	nop
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f30:	f000 fbc2 	bl	80046b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003f3c:	4802      	ldr	r0, [pc, #8]	; (8003f48 <SPI1_IRQHandler+0x10>)
 8003f3e:	f002 fbdd 	bl	80066fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	20005830 	.word	0x20005830

08003f4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAM_VSYNC_Pin);
 8003f50:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003f54:	f001 fb62 	bl	800561c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003f58:	bf00      	nop
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003f60:	4802      	ldr	r0, [pc, #8]	; (8003f6c <TIM5_IRQHandler+0x10>)
 8003f62:	f002 ff68 	bl	8006e36 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	200058e8 	.word	0x200058e8

08003f70 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003f74:	4802      	ldr	r0, [pc, #8]	; (8003f80 <DMA2_Stream3_IRQHandler+0x10>)
 8003f76:	f000 ff19 	bl	8004dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003f7a:	bf00      	nop
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	20005888 	.word	0x20005888

08003f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f88:	4b06      	ldr	r3, [pc, #24]	; (8003fa4 <SystemInit+0x20>)
 8003f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f8e:	4a05      	ldr	r2, [pc, #20]	; (8003fa4 <SystemInit+0x20>)
 8003f90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f98:	bf00      	nop
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <MX_TIM5_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08e      	sub	sp, #56	; 0x38
 8003fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	605a      	str	r2, [r3, #4]
 8003fb8:	609a      	str	r2, [r3, #8]
 8003fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fbc:	f107 0320 	add.w	r3, r7, #32
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003fc6:	1d3b      	adds	r3, r7, #4
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	605a      	str	r2, [r3, #4]
 8003fce:	609a      	str	r2, [r3, #8]
 8003fd0:	60da      	str	r2, [r3, #12]
 8003fd2:	611a      	str	r2, [r3, #16]
 8003fd4:	615a      	str	r2, [r3, #20]
 8003fd6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003fd8:	4b2c      	ldr	r3, [pc, #176]	; (800408c <MX_TIM5_Init+0xe4>)
 8003fda:	4a2d      	ldr	r2, [pc, #180]	; (8004090 <MX_TIM5_Init+0xe8>)
 8003fdc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8003fde:	4b2b      	ldr	r3, [pc, #172]	; (800408c <MX_TIM5_Init+0xe4>)
 8003fe0:	2253      	movs	r2, #83	; 0x53
 8003fe2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fe4:	4b29      	ldr	r3, [pc, #164]	; (800408c <MX_TIM5_Init+0xe4>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8003fea:	4b28      	ldr	r3, [pc, #160]	; (800408c <MX_TIM5_Init+0xe4>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ff0:	4b26      	ldr	r3, [pc, #152]	; (800408c <MX_TIM5_Init+0xe4>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ff6:	4b25      	ldr	r3, [pc, #148]	; (800408c <MX_TIM5_Init+0xe4>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003ffc:	4823      	ldr	r0, [pc, #140]	; (800408c <MX_TIM5_Init+0xe4>)
 8003ffe:	f002 fe09 	bl	8006c14 <HAL_TIM_Base_Init>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 8004008:	f7ff fc56 	bl	80038b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800400c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004010:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004012:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004016:	4619      	mov	r1, r3
 8004018:	481c      	ldr	r0, [pc, #112]	; (800408c <MX_TIM5_Init+0xe4>)
 800401a:	f003 f8d7 	bl	80071cc <HAL_TIM_ConfigClockSource>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8004024:	f7ff fc48 	bl	80038b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004028:	4818      	ldr	r0, [pc, #96]	; (800408c <MX_TIM5_Init+0xe4>)
 800402a:	f002 feab 	bl	8006d84 <HAL_TIM_PWM_Init>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8004034:	f7ff fc40 	bl	80038b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004038:	2300      	movs	r3, #0
 800403a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800403c:	2300      	movs	r3, #0
 800403e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004040:	f107 0320 	add.w	r3, r7, #32
 8004044:	4619      	mov	r1, r3
 8004046:	4811      	ldr	r0, [pc, #68]	; (800408c <MX_TIM5_Init+0xe4>)
 8004048:	f003 fca4 	bl	8007994 <HAL_TIMEx_MasterConfigSynchronization>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8004052:	f7ff fc31 	bl	80038b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004056:	2360      	movs	r3, #96	; 0x60
 8004058:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800405a:	2300      	movs	r3, #0
 800405c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004066:	1d3b      	adds	r3, r7, #4
 8004068:	2200      	movs	r2, #0
 800406a:	4619      	mov	r1, r3
 800406c:	4807      	ldr	r0, [pc, #28]	; (800408c <MX_TIM5_Init+0xe4>)
 800406e:	f002 ffeb 	bl	8007048 <HAL_TIM_PWM_ConfigChannel>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d001      	beq.n	800407c <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 8004078:	f7ff fc1e 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800407c:	4803      	ldr	r0, [pc, #12]	; (800408c <MX_TIM5_Init+0xe4>)
 800407e:	f000 f945 	bl	800430c <HAL_TIM_MspPostInit>

}
 8004082:	bf00      	nop
 8004084:	3738      	adds	r7, #56	; 0x38
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	200058e8 	.word	0x200058e8
 8004090:	40000c00 	.word	0x40000c00

08004094 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800409a:	463b      	mov	r3, r7
 800409c:	2200      	movs	r2, #0
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80040a2:	4b15      	ldr	r3, [pc, #84]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040a4:	4a15      	ldr	r2, [pc, #84]	; (80040fc <MX_TIM6_Init+0x68>)
 80040a6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80040a8:	4b13      	ldr	r3, [pc, #76]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040aa:	2253      	movs	r2, #83	; 0x53
 80040ac:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ae:	4b12      	ldr	r3, [pc, #72]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80040b4:	4b10      	ldr	r3, [pc, #64]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040ba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040bc:	4b0e      	ldr	r3, [pc, #56]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040be:	2200      	movs	r2, #0
 80040c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80040c2:	480d      	ldr	r0, [pc, #52]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040c4:	f002 fda6 	bl	8006c14 <HAL_TIM_Base_Init>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80040ce:	f7ff fbf3 	bl	80038b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040d2:	2300      	movs	r3, #0
 80040d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040d6:	2300      	movs	r3, #0
 80040d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80040da:	463b      	mov	r3, r7
 80040dc:	4619      	mov	r1, r3
 80040de:	4806      	ldr	r0, [pc, #24]	; (80040f8 <MX_TIM6_Init+0x64>)
 80040e0:	f003 fc58 	bl	8007994 <HAL_TIMEx_MasterConfigSynchronization>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80040ea:	f7ff fbe5 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80040ee:	bf00      	nop
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	20005930 	.word	0x20005930
 80040fc:	40001000 	.word	0x40001000

08004100 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004106:	1d3b      	adds	r3, r7, #4
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	605a      	str	r2, [r3, #4]
 800410e:	609a      	str	r2, [r3, #8]
 8004110:	60da      	str	r2, [r3, #12]
 8004112:	611a      	str	r2, [r3, #16]
 8004114:	615a      	str	r2, [r3, #20]
 8004116:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004118:	4b1e      	ldr	r3, [pc, #120]	; (8004194 <MX_TIM10_Init+0x94>)
 800411a:	4a1f      	ldr	r2, [pc, #124]	; (8004198 <MX_TIM10_Init+0x98>)
 800411c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 84-1;
 800411e:	4b1d      	ldr	r3, [pc, #116]	; (8004194 <MX_TIM10_Init+0x94>)
 8004120:	2253      	movs	r2, #83	; 0x53
 8004122:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004124:	4b1b      	ldr	r3, [pc, #108]	; (8004194 <MX_TIM10_Init+0x94>)
 8004126:	2200      	movs	r2, #0
 8004128:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800412a:	4b1a      	ldr	r3, [pc, #104]	; (8004194 <MX_TIM10_Init+0x94>)
 800412c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004130:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004132:	4b18      	ldr	r3, [pc, #96]	; (8004194 <MX_TIM10_Init+0x94>)
 8004134:	2200      	movs	r2, #0
 8004136:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004138:	4b16      	ldr	r3, [pc, #88]	; (8004194 <MX_TIM10_Init+0x94>)
 800413a:	2200      	movs	r2, #0
 800413c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800413e:	4815      	ldr	r0, [pc, #84]	; (8004194 <MX_TIM10_Init+0x94>)
 8004140:	f002 fd68 	bl	8006c14 <HAL_TIM_Base_Init>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800414a:	f7ff fbb5 	bl	80038b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800414e:	4811      	ldr	r0, [pc, #68]	; (8004194 <MX_TIM10_Init+0x94>)
 8004150:	f002 fe18 	bl	8006d84 <HAL_TIM_PWM_Init>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800415a:	f7ff fbad 	bl	80038b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800415e:	2360      	movs	r3, #96	; 0x60
 8004160:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004166:	2300      	movs	r3, #0
 8004168:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800416a:	2300      	movs	r3, #0
 800416c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800416e:	1d3b      	adds	r3, r7, #4
 8004170:	2200      	movs	r2, #0
 8004172:	4619      	mov	r1, r3
 8004174:	4807      	ldr	r0, [pc, #28]	; (8004194 <MX_TIM10_Init+0x94>)
 8004176:	f002 ff67 	bl	8007048 <HAL_TIM_PWM_ConfigChannel>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8004180:	f7ff fb9a 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8004184:	4803      	ldr	r0, [pc, #12]	; (8004194 <MX_TIM10_Init+0x94>)
 8004186:	f000 f8c1 	bl	800430c <HAL_TIM_MspPostInit>

}
 800418a:	bf00      	nop
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	20005978 	.word	0x20005978
 8004198:	40014400 	.word	0x40014400

0800419c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80041a2:	1d3b      	adds	r3, r7, #4
 80041a4:	2200      	movs	r2, #0
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	605a      	str	r2, [r3, #4]
 80041aa:	609a      	str	r2, [r3, #8]
 80041ac:	60da      	str	r2, [r3, #12]
 80041ae:	611a      	str	r2, [r3, #16]
 80041b0:	615a      	str	r2, [r3, #20]
 80041b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80041b4:	4b1e      	ldr	r3, [pc, #120]	; (8004230 <MX_TIM11_Init+0x94>)
 80041b6:	4a1f      	ldr	r2, [pc, #124]	; (8004234 <MX_TIM11_Init+0x98>)
 80041b8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80041ba:	4b1d      	ldr	r3, [pc, #116]	; (8004230 <MX_TIM11_Init+0x94>)
 80041bc:	2200      	movs	r2, #0
 80041be:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041c0:	4b1b      	ldr	r3, [pc, #108]	; (8004230 <MX_TIM11_Init+0x94>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80041c6:	4b1a      	ldr	r3, [pc, #104]	; (8004230 <MX_TIM11_Init+0x94>)
 80041c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041cc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ce:	4b18      	ldr	r3, [pc, #96]	; (8004230 <MX_TIM11_Init+0x94>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041d4:	4b16      	ldr	r3, [pc, #88]	; (8004230 <MX_TIM11_Init+0x94>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80041da:	4815      	ldr	r0, [pc, #84]	; (8004230 <MX_TIM11_Init+0x94>)
 80041dc:	f002 fd1a 	bl	8006c14 <HAL_TIM_Base_Init>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80041e6:	f7ff fb67 	bl	80038b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80041ea:	4811      	ldr	r0, [pc, #68]	; (8004230 <MX_TIM11_Init+0x94>)
 80041ec:	f002 fdca 	bl	8006d84 <HAL_TIM_PWM_Init>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80041f6:	f7ff fb5f 	bl	80038b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041fa:	2360      	movs	r3, #96	; 0x60
 80041fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004206:	2300      	movs	r3, #0
 8004208:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800420a:	1d3b      	adds	r3, r7, #4
 800420c:	2200      	movs	r2, #0
 800420e:	4619      	mov	r1, r3
 8004210:	4807      	ldr	r0, [pc, #28]	; (8004230 <MX_TIM11_Init+0x94>)
 8004212:	f002 ff19 	bl	8007048 <HAL_TIM_PWM_ConfigChannel>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800421c:	f7ff fb4c 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8004220:	4803      	ldr	r0, [pc, #12]	; (8004230 <MX_TIM11_Init+0x94>)
 8004222:	f000 f873 	bl	800430c <HAL_TIM_MspPostInit>

}
 8004226:	bf00      	nop
 8004228:	3720      	adds	r7, #32
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	200059c0 	.word	0x200059c0
 8004234:	40014800 	.word	0x40014800

08004238 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a2c      	ldr	r2, [pc, #176]	; (80042f8 <HAL_TIM_Base_MspInit+0xc0>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d116      	bne.n	8004278 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	4b2b      	ldr	r3, [pc, #172]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	4a2a      	ldr	r2, [pc, #168]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 8004254:	f043 0308 	orr.w	r3, r3, #8
 8004258:	6413      	str	r3, [r2, #64]	; 0x40
 800425a:	4b28      	ldr	r3, [pc, #160]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f003 0308 	and.w	r3, r3, #8
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	697b      	ldr	r3, [r7, #20]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004266:	2200      	movs	r2, #0
 8004268:	2100      	movs	r1, #0
 800426a:	2032      	movs	r0, #50	; 0x32
 800426c:	f000 fc3f 	bl	8004aee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004270:	2032      	movs	r0, #50	; 0x32
 8004272:	f000 fc58 	bl	8004b26 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8004276:	e03a      	b.n	80042ee <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM6)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a20      	ldr	r2, [pc, #128]	; (8004300 <HAL_TIM_Base_MspInit+0xc8>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d10e      	bne.n	80042a0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004282:	2300      	movs	r3, #0
 8004284:	613b      	str	r3, [r7, #16]
 8004286:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 8004288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428a:	4a1c      	ldr	r2, [pc, #112]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 800428c:	f043 0310 	orr.w	r3, r3, #16
 8004290:	6413      	str	r3, [r2, #64]	; 0x40
 8004292:	4b1a      	ldr	r3, [pc, #104]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	f003 0310 	and.w	r3, r3, #16
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	693b      	ldr	r3, [r7, #16]
}
 800429e:	e026      	b.n	80042ee <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM10)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a17      	ldr	r2, [pc, #92]	; (8004304 <HAL_TIM_Base_MspInit+0xcc>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d10e      	bne.n	80042c8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	4b13      	ldr	r3, [pc, #76]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 80042b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b2:	4a12      	ldr	r2, [pc, #72]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 80042b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042b8:	6453      	str	r3, [r2, #68]	; 0x44
 80042ba:	4b10      	ldr	r3, [pc, #64]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 80042bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c2:	60fb      	str	r3, [r7, #12]
 80042c4:	68fb      	ldr	r3, [r7, #12]
}
 80042c6:	e012      	b.n	80042ee <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM11)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a0e      	ldr	r2, [pc, #56]	; (8004308 <HAL_TIM_Base_MspInit+0xd0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d10d      	bne.n	80042ee <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80042d2:	2300      	movs	r3, #0
 80042d4:	60bb      	str	r3, [r7, #8]
 80042d6:	4b09      	ldr	r3, [pc, #36]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 80042d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042da:	4a08      	ldr	r2, [pc, #32]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 80042dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042e0:	6453      	str	r3, [r2, #68]	; 0x44
 80042e2:	4b06      	ldr	r3, [pc, #24]	; (80042fc <HAL_TIM_Base_MspInit+0xc4>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042ea:	60bb      	str	r3, [r7, #8]
 80042ec:	68bb      	ldr	r3, [r7, #8]
}
 80042ee:	bf00      	nop
 80042f0:	3718      	adds	r7, #24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	40000c00 	.word	0x40000c00
 80042fc:	40023800 	.word	0x40023800
 8004300:	40001000 	.word	0x40001000
 8004304:	40014400 	.word	0x40014400
 8004308:	40014800 	.word	0x40014800

0800430c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b08a      	sub	sp, #40	; 0x28
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004314:	f107 0314 	add.w	r3, r7, #20
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	605a      	str	r2, [r3, #4]
 800431e:	609a      	str	r2, [r3, #8]
 8004320:	60da      	str	r2, [r3, #12]
 8004322:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a37      	ldr	r2, [pc, #220]	; (8004408 <HAL_TIM_MspPostInit+0xfc>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d11e      	bne.n	800436c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800432e:	2300      	movs	r3, #0
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	4b36      	ldr	r3, [pc, #216]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004336:	4a35      	ldr	r2, [pc, #212]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	6313      	str	r3, [r2, #48]	; 0x30
 800433e:	4b33      	ldr	r3, [pc, #204]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 8004340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	613b      	str	r3, [r7, #16]
 8004348:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = servo_Pin;
 800434a:	2301      	movs	r3, #1
 800434c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434e:	2302      	movs	r3, #2
 8004350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004352:	2300      	movs	r3, #0
 8004354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004356:	2300      	movs	r3, #0
 8004358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800435a:	2302      	movs	r3, #2
 800435c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(servo_GPIO_Port, &GPIO_InitStruct);
 800435e:	f107 0314 	add.w	r3, r7, #20
 8004362:	4619      	mov	r1, r3
 8004364:	482a      	ldr	r0, [pc, #168]	; (8004410 <HAL_TIM_MspPostInit+0x104>)
 8004366:	f000 ff8b 	bl	8005280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800436a:	e048      	b.n	80043fe <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM10)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a28      	ldr	r2, [pc, #160]	; (8004414 <HAL_TIM_MspPostInit+0x108>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d11f      	bne.n	80043b6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004376:	2300      	movs	r3, #0
 8004378:	60fb      	str	r3, [r7, #12]
 800437a:	4b24      	ldr	r3, [pc, #144]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 800437c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437e:	4a23      	ldr	r2, [pc, #140]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 8004380:	f043 0302 	orr.w	r3, r3, #2
 8004384:	6313      	str	r3, [r2, #48]	; 0x30
 8004386:	4b21      	ldr	r3, [pc, #132]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	60fb      	str	r3, [r7, #12]
 8004390:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENA_Pin;
 8004392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004398:	2302      	movs	r3, #2
 800439a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439c:	2300      	movs	r3, #0
 800439e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a0:	2300      	movs	r3, #0
 80043a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80043a4:	2303      	movs	r3, #3
 80043a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 80043a8:	f107 0314 	add.w	r3, r7, #20
 80043ac:	4619      	mov	r1, r3
 80043ae:	481a      	ldr	r0, [pc, #104]	; (8004418 <HAL_TIM_MspPostInit+0x10c>)
 80043b0:	f000 ff66 	bl	8005280 <HAL_GPIO_Init>
}
 80043b4:	e023      	b.n	80043fe <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM11)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a18      	ldr	r2, [pc, #96]	; (800441c <HAL_TIM_MspPostInit+0x110>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d11e      	bne.n	80043fe <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c0:	2300      	movs	r3, #0
 80043c2:	60bb      	str	r3, [r7, #8]
 80043c4:	4b11      	ldr	r3, [pc, #68]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 80043c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c8:	4a10      	ldr	r2, [pc, #64]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 80043ca:	f043 0302 	orr.w	r3, r3, #2
 80043ce:	6313      	str	r3, [r2, #48]	; 0x30
 80043d0:	4b0e      	ldr	r3, [pc, #56]	; (800440c <HAL_TIM_MspPostInit+0x100>)
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	60bb      	str	r3, [r7, #8]
 80043da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENB_Pin;
 80043dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e2:	2302      	movs	r3, #2
 80043e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ea:	2300      	movs	r3, #0
 80043ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80043ee:	2303      	movs	r3, #3
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENB_GPIO_Port, &GPIO_InitStruct);
 80043f2:	f107 0314 	add.w	r3, r7, #20
 80043f6:	4619      	mov	r1, r3
 80043f8:	4807      	ldr	r0, [pc, #28]	; (8004418 <HAL_TIM_MspPostInit+0x10c>)
 80043fa:	f000 ff41 	bl	8005280 <HAL_GPIO_Init>
}
 80043fe:	bf00      	nop
 8004400:	3728      	adds	r7, #40	; 0x28
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40000c00 	.word	0x40000c00
 800440c:	40023800 	.word	0x40023800
 8004410:	40020000 	.word	0x40020000
 8004414:	40014400 	.word	0x40014400
 8004418:	40020400 	.word	0x40020400
 800441c:	40014800 	.word	0x40014800

08004420 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004424:	4b11      	ldr	r3, [pc, #68]	; (800446c <MX_USART1_UART_Init+0x4c>)
 8004426:	4a12      	ldr	r2, [pc, #72]	; (8004470 <MX_USART1_UART_Init+0x50>)
 8004428:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800442a:	4b10      	ldr	r3, [pc, #64]	; (800446c <MX_USART1_UART_Init+0x4c>)
 800442c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004430:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004432:	4b0e      	ldr	r3, [pc, #56]	; (800446c <MX_USART1_UART_Init+0x4c>)
 8004434:	2200      	movs	r2, #0
 8004436:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004438:	4b0c      	ldr	r3, [pc, #48]	; (800446c <MX_USART1_UART_Init+0x4c>)
 800443a:	2200      	movs	r2, #0
 800443c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800443e:	4b0b      	ldr	r3, [pc, #44]	; (800446c <MX_USART1_UART_Init+0x4c>)
 8004440:	2200      	movs	r2, #0
 8004442:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004444:	4b09      	ldr	r3, [pc, #36]	; (800446c <MX_USART1_UART_Init+0x4c>)
 8004446:	220c      	movs	r2, #12
 8004448:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800444a:	4b08      	ldr	r3, [pc, #32]	; (800446c <MX_USART1_UART_Init+0x4c>)
 800444c:	2200      	movs	r2, #0
 800444e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <MX_USART1_UART_Init+0x4c>)
 8004452:	2200      	movs	r2, #0
 8004454:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004456:	4805      	ldr	r0, [pc, #20]	; (800446c <MX_USART1_UART_Init+0x4c>)
 8004458:	f003 fb2c 	bl	8007ab4 <HAL_UART_Init>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004462:	f7ff fa29 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004466:	bf00      	nop
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	20005a08 	.word	0x20005a08
 8004470:	40011000 	.word	0x40011000

08004474 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004478:	4b11      	ldr	r3, [pc, #68]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 800447a:	4a12      	ldr	r2, [pc, #72]	; (80044c4 <MX_USART2_UART_Init+0x50>)
 800447c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800447e:	4b10      	ldr	r3, [pc, #64]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 8004480:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004484:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004486:	4b0e      	ldr	r3, [pc, #56]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 8004488:	2200      	movs	r2, #0
 800448a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800448c:	4b0c      	ldr	r3, [pc, #48]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 800448e:	2200      	movs	r2, #0
 8004490:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004492:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 8004494:	2200      	movs	r2, #0
 8004496:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004498:	4b09      	ldr	r3, [pc, #36]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 800449a:	220c      	movs	r2, #12
 800449c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800449e:	4b08      	ldr	r3, [pc, #32]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80044a4:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80044aa:	4805      	ldr	r0, [pc, #20]	; (80044c0 <MX_USART2_UART_Init+0x4c>)
 80044ac:	f003 fb02 	bl	8007ab4 <HAL_UART_Init>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80044b6:	f7ff f9ff 	bl	80038b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20005a4c 	.word	0x20005a4c
 80044c4:	40004400 	.word	0x40004400

080044c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08c      	sub	sp, #48	; 0x30
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044d0:	f107 031c 	add.w	r3, r7, #28
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	605a      	str	r2, [r3, #4]
 80044da:	609a      	str	r2, [r3, #8]
 80044dc:	60da      	str	r2, [r3, #12]
 80044de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a32      	ldr	r2, [pc, #200]	; (80045b0 <HAL_UART_MspInit+0xe8>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d12d      	bne.n	8004546 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80044ea:	2300      	movs	r3, #0
 80044ec:	61bb      	str	r3, [r7, #24]
 80044ee:	4b31      	ldr	r3, [pc, #196]	; (80045b4 <HAL_UART_MspInit+0xec>)
 80044f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f2:	4a30      	ldr	r2, [pc, #192]	; (80045b4 <HAL_UART_MspInit+0xec>)
 80044f4:	f043 0310 	orr.w	r3, r3, #16
 80044f8:	6453      	str	r3, [r2, #68]	; 0x44
 80044fa:	4b2e      	ldr	r3, [pc, #184]	; (80045b4 <HAL_UART_MspInit+0xec>)
 80044fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fe:	f003 0310 	and.w	r3, r3, #16
 8004502:	61bb      	str	r3, [r7, #24]
 8004504:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004506:	2300      	movs	r3, #0
 8004508:	617b      	str	r3, [r7, #20]
 800450a:	4b2a      	ldr	r3, [pc, #168]	; (80045b4 <HAL_UART_MspInit+0xec>)
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	4a29      	ldr	r2, [pc, #164]	; (80045b4 <HAL_UART_MspInit+0xec>)
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	6313      	str	r3, [r2, #48]	; 0x30
 8004516:	4b27      	ldr	r3, [pc, #156]	; (80045b4 <HAL_UART_MspInit+0xec>)
 8004518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004522:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004528:	2302      	movs	r3, #2
 800452a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452c:	2300      	movs	r3, #0
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004530:	2303      	movs	r3, #3
 8004532:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004534:	2307      	movs	r3, #7
 8004536:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004538:	f107 031c 	add.w	r3, r7, #28
 800453c:	4619      	mov	r1, r3
 800453e:	481e      	ldr	r0, [pc, #120]	; (80045b8 <HAL_UART_MspInit+0xf0>)
 8004540:	f000 fe9e 	bl	8005280 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004544:	e030      	b.n	80045a8 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a1c      	ldr	r2, [pc, #112]	; (80045bc <HAL_UART_MspInit+0xf4>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d12b      	bne.n	80045a8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]
 8004554:	4b17      	ldr	r3, [pc, #92]	; (80045b4 <HAL_UART_MspInit+0xec>)
 8004556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004558:	4a16      	ldr	r2, [pc, #88]	; (80045b4 <HAL_UART_MspInit+0xec>)
 800455a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800455e:	6413      	str	r3, [r2, #64]	; 0x40
 8004560:	4b14      	ldr	r3, [pc, #80]	; (80045b4 <HAL_UART_MspInit+0xec>)
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004568:	613b      	str	r3, [r7, #16]
 800456a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <HAL_UART_MspInit+0xec>)
 8004572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004574:	4a0f      	ldr	r2, [pc, #60]	; (80045b4 <HAL_UART_MspInit+0xec>)
 8004576:	f043 0301 	orr.w	r3, r3, #1
 800457a:	6313      	str	r3, [r2, #48]	; 0x30
 800457c:	4b0d      	ldr	r3, [pc, #52]	; (80045b4 <HAL_UART_MspInit+0xec>)
 800457e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004588:	230c      	movs	r3, #12
 800458a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800458c:	2302      	movs	r3, #2
 800458e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004590:	2300      	movs	r3, #0
 8004592:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004594:	2303      	movs	r3, #3
 8004596:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004598:	2307      	movs	r3, #7
 800459a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800459c:	f107 031c 	add.w	r3, r7, #28
 80045a0:	4619      	mov	r1, r3
 80045a2:	4805      	ldr	r0, [pc, #20]	; (80045b8 <HAL_UART_MspInit+0xf0>)
 80045a4:	f000 fe6c 	bl	8005280 <HAL_GPIO_Init>
}
 80045a8:	bf00      	nop
 80045aa:	3730      	adds	r7, #48	; 0x30
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40011000 	.word	0x40011000
 80045b4:	40023800 	.word	0x40023800
 80045b8:	40020000 	.word	0x40020000
 80045bc:	40004400 	.word	0x40004400

080045c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80045c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80045f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80045c4:	480d      	ldr	r0, [pc, #52]	; (80045fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80045c6:	490e      	ldr	r1, [pc, #56]	; (8004600 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80045c8:	4a0e      	ldr	r2, [pc, #56]	; (8004604 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80045ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045cc:	e002      	b.n	80045d4 <LoopCopyDataInit>

080045ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045d2:	3304      	adds	r3, #4

080045d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045d8:	d3f9      	bcc.n	80045ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045da:	4a0b      	ldr	r2, [pc, #44]	; (8004608 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80045dc:	4c0b      	ldr	r4, [pc, #44]	; (800460c <LoopFillZerobss+0x26>)
  movs r3, #0
 80045de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045e0:	e001      	b.n	80045e6 <LoopFillZerobss>

080045e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045e4:	3204      	adds	r2, #4

080045e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045e8:	d3fb      	bcc.n	80045e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80045ea:	f7ff fccb 	bl	8003f84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80045ee:	f003 fd29 	bl	8008044 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045f2:	f7ff f82b 	bl	800364c <main>
  bx  lr    
 80045f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80045f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80045fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004600:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8004604:	08009ea0 	.word	0x08009ea0
  ldr r2, =_sbss
 8004608:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 800460c:	20005a94 	.word	0x20005a94

08004610 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004610:	e7fe      	b.n	8004610 <ADC_IRQHandler>
	...

08004614 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004618:	4b0e      	ldr	r3, [pc, #56]	; (8004654 <HAL_Init+0x40>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a0d      	ldr	r2, [pc, #52]	; (8004654 <HAL_Init+0x40>)
 800461e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004622:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004624:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <HAL_Init+0x40>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a0a      	ldr	r2, [pc, #40]	; (8004654 <HAL_Init+0x40>)
 800462a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800462e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004630:	4b08      	ldr	r3, [pc, #32]	; (8004654 <HAL_Init+0x40>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a07      	ldr	r2, [pc, #28]	; (8004654 <HAL_Init+0x40>)
 8004636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800463a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800463c:	2003      	movs	r0, #3
 800463e:	f000 fa4b 	bl	8004ad8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004642:	200f      	movs	r0, #15
 8004644:	f000 f808 	bl	8004658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004648:	f7ff fc24 	bl	8003e94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023c00 	.word	0x40023c00

08004658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004660:	4b12      	ldr	r3, [pc, #72]	; (80046ac <HAL_InitTick+0x54>)
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	4b12      	ldr	r3, [pc, #72]	; (80046b0 <HAL_InitTick+0x58>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	4619      	mov	r1, r3
 800466a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800466e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004672:	fbb2 f3f3 	udiv	r3, r2, r3
 8004676:	4618      	mov	r0, r3
 8004678:	f000 fa63 	bl	8004b42 <HAL_SYSTICK_Config>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e00e      	b.n	80046a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b0f      	cmp	r3, #15
 800468a:	d80a      	bhi.n	80046a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800468c:	2200      	movs	r2, #0
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	f04f 30ff 	mov.w	r0, #4294967295
 8004694:	f000 fa2b 	bl	8004aee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004698:	4a06      	ldr	r2, [pc, #24]	; (80046b4 <HAL_InitTick+0x5c>)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	e000      	b.n	80046a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	200000a0 	.word	0x200000a0
 80046b0:	200000a8 	.word	0x200000a8
 80046b4:	200000a4 	.word	0x200000a4

080046b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046bc:	4b06      	ldr	r3, [pc, #24]	; (80046d8 <HAL_IncTick+0x20>)
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	461a      	mov	r2, r3
 80046c2:	4b06      	ldr	r3, [pc, #24]	; (80046dc <HAL_IncTick+0x24>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4413      	add	r3, r2
 80046c8:	4a04      	ldr	r2, [pc, #16]	; (80046dc <HAL_IncTick+0x24>)
 80046ca:	6013      	str	r3, [r2, #0]
}
 80046cc:	bf00      	nop
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	200000a8 	.word	0x200000a8
 80046dc:	20005a90 	.word	0x20005a90

080046e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  return uwTick;
 80046e4:	4b03      	ldr	r3, [pc, #12]	; (80046f4 <HAL_GetTick+0x14>)
 80046e6:	681b      	ldr	r3, [r3, #0]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	20005a90 	.word	0x20005a90

080046f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004700:	f7ff ffee 	bl	80046e0 <HAL_GetTick>
 8004704:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004710:	d005      	beq.n	800471e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004712:	4b0a      	ldr	r3, [pc, #40]	; (800473c <HAL_Delay+0x44>)
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4413      	add	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800471e:	bf00      	nop
 8004720:	f7ff ffde 	bl	80046e0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	429a      	cmp	r2, r3
 800472e:	d8f7      	bhi.n	8004720 <HAL_Delay+0x28>
  {
  }
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	200000a8 	.word	0x200000a8

08004740 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e0ed      	b.n	800492e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d102      	bne.n	8004764 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd f8b8 	bl	80018d4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f042 0201 	orr.w	r2, r2, #1
 8004772:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004774:	f7ff ffb4 	bl	80046e0 <HAL_GetTick>
 8004778:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800477a:	e012      	b.n	80047a2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800477c:	f7ff ffb0 	bl	80046e0 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b0a      	cmp	r3, #10
 8004788:	d90b      	bls.n	80047a2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2205      	movs	r2, #5
 800479a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e0c5      	b.n	800492e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0e5      	beq.n	800477c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f022 0202 	bic.w	r2, r2, #2
 80047be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047c0:	f7ff ff8e 	bl	80046e0 <HAL_GetTick>
 80047c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80047c6:	e012      	b.n	80047ee <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047c8:	f7ff ff8a 	bl	80046e0 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b0a      	cmp	r3, #10
 80047d4:	d90b      	bls.n	80047ee <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2205      	movs	r2, #5
 80047e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e09f      	b.n	800492e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1e5      	bne.n	80047c8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	7e1b      	ldrb	r3, [r3, #24]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d108      	bne.n	8004816 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	e007      	b.n	8004826 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004824:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	7e5b      	ldrb	r3, [r3, #25]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d108      	bne.n	8004840 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	e007      	b.n	8004850 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800484e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	7e9b      	ldrb	r3, [r3, #26]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d108      	bne.n	800486a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0220 	orr.w	r2, r2, #32
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	e007      	b.n	800487a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0220 	bic.w	r2, r2, #32
 8004878:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	7edb      	ldrb	r3, [r3, #27]
 800487e:	2b01      	cmp	r3, #1
 8004880:	d108      	bne.n	8004894 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0210 	bic.w	r2, r2, #16
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	e007      	b.n	80048a4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0210 	orr.w	r2, r2, #16
 80048a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	7f1b      	ldrb	r3, [r3, #28]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d108      	bne.n	80048be <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f042 0208 	orr.w	r2, r2, #8
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	e007      	b.n	80048ce <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0208 	bic.w	r2, r2, #8
 80048cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	7f5b      	ldrb	r3, [r3, #29]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d108      	bne.n	80048e8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0204 	orr.w	r2, r2, #4
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	e007      	b.n	80048f8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0204 	bic.w	r2, r2, #4
 80048f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	ea42 0103 	orr.w	r1, r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	1e5a      	subs	r2, r3, #1
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f003 0307 	and.w	r3, r3, #7
 8004946:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004948:	4b0c      	ldr	r3, [pc, #48]	; (800497c <__NVIC_SetPriorityGrouping+0x44>)
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004954:	4013      	ands	r3, r2
 8004956:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004960:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004968:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800496a:	4a04      	ldr	r2, [pc, #16]	; (800497c <__NVIC_SetPriorityGrouping+0x44>)
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	60d3      	str	r3, [r2, #12]
}
 8004970:	bf00      	nop
 8004972:	3714      	adds	r7, #20
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	e000ed00 	.word	0xe000ed00

08004980 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004980:	b480      	push	{r7}
 8004982:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004984:	4b04      	ldr	r3, [pc, #16]	; (8004998 <__NVIC_GetPriorityGrouping+0x18>)
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	0a1b      	lsrs	r3, r3, #8
 800498a:	f003 0307 	and.w	r3, r3, #7
}
 800498e:	4618      	mov	r0, r3
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	e000ed00 	.word	0xe000ed00

0800499c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	4603      	mov	r3, r0
 80049a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	db0b      	blt.n	80049c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049ae:	79fb      	ldrb	r3, [r7, #7]
 80049b0:	f003 021f 	and.w	r2, r3, #31
 80049b4:	4907      	ldr	r1, [pc, #28]	; (80049d4 <__NVIC_EnableIRQ+0x38>)
 80049b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ba:	095b      	lsrs	r3, r3, #5
 80049bc:	2001      	movs	r0, #1
 80049be:	fa00 f202 	lsl.w	r2, r0, r2
 80049c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	e000e100 	.word	0xe000e100

080049d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	4603      	mov	r3, r0
 80049e0:	6039      	str	r1, [r7, #0]
 80049e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	db0a      	blt.n	8004a02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	490c      	ldr	r1, [pc, #48]	; (8004a24 <__NVIC_SetPriority+0x4c>)
 80049f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f6:	0112      	lsls	r2, r2, #4
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	440b      	add	r3, r1
 80049fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a00:	e00a      	b.n	8004a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	b2da      	uxtb	r2, r3
 8004a06:	4908      	ldr	r1, [pc, #32]	; (8004a28 <__NVIC_SetPriority+0x50>)
 8004a08:	79fb      	ldrb	r3, [r7, #7]
 8004a0a:	f003 030f 	and.w	r3, r3, #15
 8004a0e:	3b04      	subs	r3, #4
 8004a10:	0112      	lsls	r2, r2, #4
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	440b      	add	r3, r1
 8004a16:	761a      	strb	r2, [r3, #24]
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	e000e100 	.word	0xe000e100
 8004a28:	e000ed00 	.word	0xe000ed00

08004a2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b089      	sub	sp, #36	; 0x24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f1c3 0307 	rsb	r3, r3, #7
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	bf28      	it	cs
 8004a4a:	2304      	movcs	r3, #4
 8004a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	3304      	adds	r3, #4
 8004a52:	2b06      	cmp	r3, #6
 8004a54:	d902      	bls.n	8004a5c <NVIC_EncodePriority+0x30>
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	3b03      	subs	r3, #3
 8004a5a:	e000      	b.n	8004a5e <NVIC_EncodePriority+0x32>
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a60:	f04f 32ff 	mov.w	r2, #4294967295
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6a:	43da      	mvns	r2, r3
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	401a      	ands	r2, r3
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a74:	f04f 31ff 	mov.w	r1, #4294967295
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a7e:	43d9      	mvns	r1, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a84:	4313      	orrs	r3, r2
         );
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3724      	adds	r7, #36	; 0x24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
	...

08004a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004aa4:	d301      	bcc.n	8004aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e00f      	b.n	8004aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004aaa:	4a0a      	ldr	r2, [pc, #40]	; (8004ad4 <SysTick_Config+0x40>)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ab2:	210f      	movs	r1, #15
 8004ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab8:	f7ff ff8e 	bl	80049d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004abc:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <SysTick_Config+0x40>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ac2:	4b04      	ldr	r3, [pc, #16]	; (8004ad4 <SysTick_Config+0x40>)
 8004ac4:	2207      	movs	r2, #7
 8004ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3708      	adds	r7, #8
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	e000e010 	.word	0xe000e010

08004ad8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7ff ff29 	bl	8004938 <__NVIC_SetPriorityGrouping>
}
 8004ae6:	bf00      	nop
 8004ae8:	3708      	adds	r7, #8
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b086      	sub	sp, #24
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	4603      	mov	r3, r0
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]
 8004afa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b00:	f7ff ff3e 	bl	8004980 <__NVIC_GetPriorityGrouping>
 8004b04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	68b9      	ldr	r1, [r7, #8]
 8004b0a:	6978      	ldr	r0, [r7, #20]
 8004b0c:	f7ff ff8e 	bl	8004a2c <NVIC_EncodePriority>
 8004b10:	4602      	mov	r2, r0
 8004b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b16:	4611      	mov	r1, r2
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f7ff ff5d 	bl	80049d8 <__NVIC_SetPriority>
}
 8004b1e:	bf00      	nop
 8004b20:	3718      	adds	r7, #24
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b082      	sub	sp, #8
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff ff31 	bl	800499c <__NVIC_EnableIRQ>
}
 8004b3a:	bf00      	nop
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b082      	sub	sp, #8
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7ff ffa2 	bl	8004a94 <SysTick_Config>
 8004b50:	4603      	mov	r3, r0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
	...

08004b5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004b68:	f7ff fdba 	bl	80046e0 <HAL_GetTick>
 8004b6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e099      	b.n	8004cac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b98:	e00f      	b.n	8004bba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b9a:	f7ff fda1 	bl	80046e0 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b05      	cmp	r3, #5
 8004ba6:	d908      	bls.n	8004bba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2203      	movs	r2, #3
 8004bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e078      	b.n	8004cac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1e8      	bne.n	8004b9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4b38      	ldr	r3, [pc, #224]	; (8004cb4 <HAL_DMA_Init+0x158>)
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004be6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bfe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	2b04      	cmp	r3, #4
 8004c12:	d107      	bne.n	8004c24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f023 0307 	bic.w	r3, r3, #7
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d117      	bne.n	8004c7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00e      	beq.n	8004c7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 fa91 	bl	8005188 <DMA_CheckFifoParam>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d008      	beq.n	8004c7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2240      	movs	r2, #64	; 0x40
 8004c70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e016      	b.n	8004cac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 fa48 	bl	800511c <DMA_CalcBaseAndBitshift>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c94:	223f      	movs	r2, #63	; 0x3f
 8004c96:	409a      	lsls	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3718      	adds	r7, #24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	f010803f 	.word	0xf010803f

08004cb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b086      	sub	sp, #24
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d101      	bne.n	8004cde <HAL_DMA_Start_IT+0x26>
 8004cda:	2302      	movs	r3, #2
 8004cdc:	e040      	b.n	8004d60 <HAL_DMA_Start_IT+0xa8>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d12f      	bne.n	8004d52 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	68b9      	ldr	r1, [r7, #8]
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f000 f9da 	bl	80050c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d10:	223f      	movs	r2, #63	; 0x3f
 8004d12:	409a      	lsls	r2, r3
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 0216 	orr.w	r2, r2, #22
 8004d26:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0208 	orr.w	r2, r2, #8
 8004d3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	e005      	b.n	8004d5e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d004      	beq.n	8004d86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2280      	movs	r2, #128	; 0x80
 8004d80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e00c      	b.n	8004da0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2205      	movs	r2, #5
 8004d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0201 	bic.w	r2, r2, #1
 8004d9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004db8:	4b8e      	ldr	r3, [pc, #568]	; (8004ff4 <HAL_DMA_IRQHandler+0x248>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a8e      	ldr	r2, [pc, #568]	; (8004ff8 <HAL_DMA_IRQHandler+0x24c>)
 8004dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc2:	0a9b      	lsrs	r3, r3, #10
 8004dc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd6:	2208      	movs	r2, #8
 8004dd8:	409a      	lsls	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01a      	beq.n	8004e18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d013      	beq.n	8004e18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f022 0204 	bic.w	r2, r2, #4
 8004dfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e04:	2208      	movs	r2, #8
 8004e06:	409a      	lsls	r2, r3
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e10:	f043 0201 	orr.w	r2, r3, #1
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	4013      	ands	r3, r2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d012      	beq.n	8004e4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00b      	beq.n	8004e4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	409a      	lsls	r2, r3
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e46:	f043 0202 	orr.w	r2, r3, #2
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e52:	2204      	movs	r2, #4
 8004e54:	409a      	lsls	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d012      	beq.n	8004e84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0302 	and.w	r3, r3, #2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00b      	beq.n	8004e84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e70:	2204      	movs	r2, #4
 8004e72:	409a      	lsls	r2, r3
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e7c:	f043 0204 	orr.w	r2, r3, #4
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e88:	2210      	movs	r2, #16
 8004e8a:	409a      	lsls	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d043      	beq.n	8004f1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0308 	and.w	r3, r3, #8
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d03c      	beq.n	8004f1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea6:	2210      	movs	r2, #16
 8004ea8:	409a      	lsls	r2, r3
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d018      	beq.n	8004eee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d108      	bne.n	8004edc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d024      	beq.n	8004f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	4798      	blx	r3
 8004eda:	e01f      	b.n	8004f1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d01b      	beq.n	8004f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	4798      	blx	r3
 8004eec:	e016      	b.n	8004f1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d107      	bne.n	8004f0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0208 	bic.w	r2, r2, #8
 8004f0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d003      	beq.n	8004f1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f20:	2220      	movs	r2, #32
 8004f22:	409a      	lsls	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	4013      	ands	r3, r2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	f000 808f 	beq.w	800504c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0310 	and.w	r3, r3, #16
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 8087 	beq.w	800504c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f42:	2220      	movs	r2, #32
 8004f44:	409a      	lsls	r2, r3
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b05      	cmp	r3, #5
 8004f54:	d136      	bne.n	8004fc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 0216 	bic.w	r2, r2, #22
 8004f64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	695a      	ldr	r2, [r3, #20]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d103      	bne.n	8004f86 <HAL_DMA_IRQHandler+0x1da>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d007      	beq.n	8004f96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0208 	bic.w	r2, r2, #8
 8004f94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f9a:	223f      	movs	r2, #63	; 0x3f
 8004f9c:	409a      	lsls	r2, r3
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d07e      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	4798      	blx	r3
        }
        return;
 8004fc2:	e079      	b.n	80050b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d01d      	beq.n	800500e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10d      	bne.n	8004ffc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d031      	beq.n	800504c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	4798      	blx	r3
 8004ff0:	e02c      	b.n	800504c <HAL_DMA_IRQHandler+0x2a0>
 8004ff2:	bf00      	nop
 8004ff4:	200000a0 	.word	0x200000a0
 8004ff8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005000:	2b00      	cmp	r3, #0
 8005002:	d023      	beq.n	800504c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	4798      	blx	r3
 800500c:	e01e      	b.n	800504c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10f      	bne.n	800503c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 0210 	bic.w	r2, r2, #16
 800502a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005050:	2b00      	cmp	r3, #0
 8005052:	d032      	beq.n	80050ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d022      	beq.n	80050a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2205      	movs	r2, #5
 8005064:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f022 0201 	bic.w	r2, r2, #1
 8005076:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	3301      	adds	r3, #1
 800507c:	60bb      	str	r3, [r7, #8]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	429a      	cmp	r2, r3
 8005082:	d307      	bcc.n	8005094 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1f2      	bne.n	8005078 <HAL_DMA_IRQHandler+0x2cc>
 8005092:	e000      	b.n	8005096 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005094:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d005      	beq.n	80050ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	4798      	blx	r3
 80050b6:	e000      	b.n	80050ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80050b8:	bf00      	nop
    }
  }
}
 80050ba:	3718      	adds	r7, #24
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
 80050cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	683a      	ldr	r2, [r7, #0]
 80050e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b40      	cmp	r3, #64	; 0x40
 80050ec:	d108      	bne.n	8005100 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80050fe:	e007      	b.n	8005110 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	60da      	str	r2, [r3, #12]
}
 8005110:	bf00      	nop
 8005112:	3714      	adds	r7, #20
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	b2db      	uxtb	r3, r3
 800512a:	3b10      	subs	r3, #16
 800512c:	4a14      	ldr	r2, [pc, #80]	; (8005180 <DMA_CalcBaseAndBitshift+0x64>)
 800512e:	fba2 2303 	umull	r2, r3, r2, r3
 8005132:	091b      	lsrs	r3, r3, #4
 8005134:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005136:	4a13      	ldr	r2, [pc, #76]	; (8005184 <DMA_CalcBaseAndBitshift+0x68>)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	4413      	add	r3, r2
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	461a      	mov	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2b03      	cmp	r3, #3
 8005148:	d909      	bls.n	800515e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005152:	f023 0303 	bic.w	r3, r3, #3
 8005156:	1d1a      	adds	r2, r3, #4
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	659a      	str	r2, [r3, #88]	; 0x58
 800515c:	e007      	b.n	800516e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005166:	f023 0303 	bic.w	r3, r3, #3
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005172:	4618      	mov	r0, r3
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	aaaaaaab 	.word	0xaaaaaaab
 8005184:	08009e54 	.word	0x08009e54

08005188 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005190:	2300      	movs	r3, #0
 8005192:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005198:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d11f      	bne.n	80051e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d856      	bhi.n	8005256 <DMA_CheckFifoParam+0xce>
 80051a8:	a201      	add	r2, pc, #4	; (adr r2, 80051b0 <DMA_CheckFifoParam+0x28>)
 80051aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ae:	bf00      	nop
 80051b0:	080051c1 	.word	0x080051c1
 80051b4:	080051d3 	.word	0x080051d3
 80051b8:	080051c1 	.word	0x080051c1
 80051bc:	08005257 	.word	0x08005257
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d046      	beq.n	800525a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051d0:	e043      	b.n	800525a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051da:	d140      	bne.n	800525e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051e0:	e03d      	b.n	800525e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	699b      	ldr	r3, [r3, #24]
 80051e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051ea:	d121      	bne.n	8005230 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	d837      	bhi.n	8005262 <DMA_CheckFifoParam+0xda>
 80051f2:	a201      	add	r2, pc, #4	; (adr r2, 80051f8 <DMA_CheckFifoParam+0x70>)
 80051f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f8:	08005209 	.word	0x08005209
 80051fc:	0800520f 	.word	0x0800520f
 8005200:	08005209 	.word	0x08005209
 8005204:	08005221 	.word	0x08005221
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	73fb      	strb	r3, [r7, #15]
      break;
 800520c:	e030      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005212:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d025      	beq.n	8005266 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800521e:	e022      	b.n	8005266 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005224:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005228:	d11f      	bne.n	800526a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800522e:	e01c      	b.n	800526a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b02      	cmp	r3, #2
 8005234:	d903      	bls.n	800523e <DMA_CheckFifoParam+0xb6>
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b03      	cmp	r3, #3
 800523a:	d003      	beq.n	8005244 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800523c:	e018      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	73fb      	strb	r3, [r7, #15]
      break;
 8005242:	e015      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005248:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00e      	beq.n	800526e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	73fb      	strb	r3, [r7, #15]
      break;
 8005254:	e00b      	b.n	800526e <DMA_CheckFifoParam+0xe6>
      break;
 8005256:	bf00      	nop
 8005258:	e00a      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      break;
 800525a:	bf00      	nop
 800525c:	e008      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      break;
 800525e:	bf00      	nop
 8005260:	e006      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      break;
 8005262:	bf00      	nop
 8005264:	e004      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      break;
 8005266:	bf00      	nop
 8005268:	e002      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      break;   
 800526a:	bf00      	nop
 800526c:	e000      	b.n	8005270 <DMA_CheckFifoParam+0xe8>
      break;
 800526e:	bf00      	nop
    }
  } 
  
  return status; 
 8005270:	7bfb      	ldrb	r3, [r7, #15]
}
 8005272:	4618      	mov	r0, r3
 8005274:	3714      	adds	r7, #20
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop

08005280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005280:	b480      	push	{r7}
 8005282:	b089      	sub	sp, #36	; 0x24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800528a:	2300      	movs	r3, #0
 800528c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800528e:	2300      	movs	r3, #0
 8005290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005292:	2300      	movs	r3, #0
 8005294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	e16b      	b.n	8005574 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800529c:	2201      	movs	r2, #1
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	fa02 f303 	lsl.w	r3, r2, r3
 80052a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	4013      	ands	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	f040 815a 	bne.w	800556e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f003 0303 	and.w	r3, r3, #3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d005      	beq.n	80052d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d130      	bne.n	8005334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	005b      	lsls	r3, r3, #1
 80052dc:	2203      	movs	r2, #3
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43db      	mvns	r3, r3
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4013      	ands	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	fa02 f303 	lsl.w	r3, r2, r3
 80052f6:	69ba      	ldr	r2, [r7, #24]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	69ba      	ldr	r2, [r7, #24]
 8005300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005308:	2201      	movs	r2, #1
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	fa02 f303 	lsl.w	r3, r2, r3
 8005310:	43db      	mvns	r3, r3
 8005312:	69ba      	ldr	r2, [r7, #24]
 8005314:	4013      	ands	r3, r2
 8005316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	091b      	lsrs	r3, r3, #4
 800531e:	f003 0201 	and.w	r2, r3, #1
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	fa02 f303 	lsl.w	r3, r2, r3
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	4313      	orrs	r3, r2
 800532c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f003 0303 	and.w	r3, r3, #3
 800533c:	2b03      	cmp	r3, #3
 800533e:	d017      	beq.n	8005370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	2203      	movs	r2, #3
 800534c:	fa02 f303 	lsl.w	r3, r2, r3
 8005350:	43db      	mvns	r3, r3
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	4013      	ands	r3, r2
 8005356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	689a      	ldr	r2, [r3, #8]
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	fa02 f303 	lsl.w	r3, r2, r3
 8005364:	69ba      	ldr	r2, [r7, #24]
 8005366:	4313      	orrs	r3, r2
 8005368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f003 0303 	and.w	r3, r3, #3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d123      	bne.n	80053c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	08da      	lsrs	r2, r3, #3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3208      	adds	r2, #8
 8005384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	f003 0307 	and.w	r3, r3, #7
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	220f      	movs	r2, #15
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	43db      	mvns	r3, r3
 800539a:	69ba      	ldr	r2, [r7, #24]
 800539c:	4013      	ands	r3, r2
 800539e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	fa02 f303 	lsl.w	r3, r2, r3
 80053b0:	69ba      	ldr	r2, [r7, #24]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	08da      	lsrs	r2, r3, #3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	3208      	adds	r2, #8
 80053be:	69b9      	ldr	r1, [r7, #24]
 80053c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	2203      	movs	r2, #3
 80053d0:	fa02 f303 	lsl.w	r3, r2, r3
 80053d4:	43db      	mvns	r3, r3
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	4013      	ands	r3, r2
 80053da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f003 0203 	and.w	r2, r3, #3
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 80b4 	beq.w	800556e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005406:	2300      	movs	r3, #0
 8005408:	60fb      	str	r3, [r7, #12]
 800540a:	4b60      	ldr	r3, [pc, #384]	; (800558c <HAL_GPIO_Init+0x30c>)
 800540c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540e:	4a5f      	ldr	r2, [pc, #380]	; (800558c <HAL_GPIO_Init+0x30c>)
 8005410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005414:	6453      	str	r3, [r2, #68]	; 0x44
 8005416:	4b5d      	ldr	r3, [pc, #372]	; (800558c <HAL_GPIO_Init+0x30c>)
 8005418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800541a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005422:	4a5b      	ldr	r2, [pc, #364]	; (8005590 <HAL_GPIO_Init+0x310>)
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	089b      	lsrs	r3, r3, #2
 8005428:	3302      	adds	r3, #2
 800542a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800542e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	f003 0303 	and.w	r3, r3, #3
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	220f      	movs	r2, #15
 800543a:	fa02 f303 	lsl.w	r3, r2, r3
 800543e:	43db      	mvns	r3, r3
 8005440:	69ba      	ldr	r2, [r7, #24]
 8005442:	4013      	ands	r3, r2
 8005444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a52      	ldr	r2, [pc, #328]	; (8005594 <HAL_GPIO_Init+0x314>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d02b      	beq.n	80054a6 <HAL_GPIO_Init+0x226>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a51      	ldr	r2, [pc, #324]	; (8005598 <HAL_GPIO_Init+0x318>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d025      	beq.n	80054a2 <HAL_GPIO_Init+0x222>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a50      	ldr	r2, [pc, #320]	; (800559c <HAL_GPIO_Init+0x31c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d01f      	beq.n	800549e <HAL_GPIO_Init+0x21e>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a4f      	ldr	r2, [pc, #316]	; (80055a0 <HAL_GPIO_Init+0x320>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d019      	beq.n	800549a <HAL_GPIO_Init+0x21a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a4e      	ldr	r2, [pc, #312]	; (80055a4 <HAL_GPIO_Init+0x324>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d013      	beq.n	8005496 <HAL_GPIO_Init+0x216>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a4d      	ldr	r2, [pc, #308]	; (80055a8 <HAL_GPIO_Init+0x328>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00d      	beq.n	8005492 <HAL_GPIO_Init+0x212>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a4c      	ldr	r2, [pc, #304]	; (80055ac <HAL_GPIO_Init+0x32c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d007      	beq.n	800548e <HAL_GPIO_Init+0x20e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a4b      	ldr	r2, [pc, #300]	; (80055b0 <HAL_GPIO_Init+0x330>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d101      	bne.n	800548a <HAL_GPIO_Init+0x20a>
 8005486:	2307      	movs	r3, #7
 8005488:	e00e      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 800548a:	2308      	movs	r3, #8
 800548c:	e00c      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 800548e:	2306      	movs	r3, #6
 8005490:	e00a      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 8005492:	2305      	movs	r3, #5
 8005494:	e008      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 8005496:	2304      	movs	r3, #4
 8005498:	e006      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 800549a:	2303      	movs	r3, #3
 800549c:	e004      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 800549e:	2302      	movs	r3, #2
 80054a0:	e002      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <HAL_GPIO_Init+0x228>
 80054a6:	2300      	movs	r3, #0
 80054a8:	69fa      	ldr	r2, [r7, #28]
 80054aa:	f002 0203 	and.w	r2, r2, #3
 80054ae:	0092      	lsls	r2, r2, #2
 80054b0:	4093      	lsls	r3, r2
 80054b2:	69ba      	ldr	r2, [r7, #24]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054b8:	4935      	ldr	r1, [pc, #212]	; (8005590 <HAL_GPIO_Init+0x310>)
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	089b      	lsrs	r3, r3, #2
 80054be:	3302      	adds	r3, #2
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054c6:	4b3b      	ldr	r3, [pc, #236]	; (80055b4 <HAL_GPIO_Init+0x334>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	4013      	ands	r3, r2
 80054d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054ea:	4a32      	ldr	r2, [pc, #200]	; (80055b4 <HAL_GPIO_Init+0x334>)
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054f0:	4b30      	ldr	r3, [pc, #192]	; (80055b4 <HAL_GPIO_Init+0x334>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	43db      	mvns	r3, r3
 80054fa:	69ba      	ldr	r2, [r7, #24]
 80054fc:	4013      	ands	r3, r2
 80054fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005514:	4a27      	ldr	r2, [pc, #156]	; (80055b4 <HAL_GPIO_Init+0x334>)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800551a:	4b26      	ldr	r3, [pc, #152]	; (80055b4 <HAL_GPIO_Init+0x334>)
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	43db      	mvns	r3, r3
 8005524:	69ba      	ldr	r2, [r7, #24]
 8005526:	4013      	ands	r3, r2
 8005528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800553e:	4a1d      	ldr	r2, [pc, #116]	; (80055b4 <HAL_GPIO_Init+0x334>)
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005544:	4b1b      	ldr	r3, [pc, #108]	; (80055b4 <HAL_GPIO_Init+0x334>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	43db      	mvns	r3, r3
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	4013      	ands	r3, r2
 8005552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4313      	orrs	r3, r2
 8005566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005568:	4a12      	ldr	r2, [pc, #72]	; (80055b4 <HAL_GPIO_Init+0x334>)
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3301      	adds	r3, #1
 8005572:	61fb      	str	r3, [r7, #28]
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	2b0f      	cmp	r3, #15
 8005578:	f67f ae90 	bls.w	800529c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800557c:	bf00      	nop
 800557e:	bf00      	nop
 8005580:	3724      	adds	r7, #36	; 0x24
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40023800 	.word	0x40023800
 8005590:	40013800 	.word	0x40013800
 8005594:	40020000 	.word	0x40020000
 8005598:	40020400 	.word	0x40020400
 800559c:	40020800 	.word	0x40020800
 80055a0:	40020c00 	.word	0x40020c00
 80055a4:	40021000 	.word	0x40021000
 80055a8:	40021400 	.word	0x40021400
 80055ac:	40021800 	.word	0x40021800
 80055b0:	40021c00 	.word	0x40021c00
 80055b4:	40013c00 	.word	0x40013c00

080055b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	460b      	mov	r3, r1
 80055c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691a      	ldr	r2, [r3, #16]
 80055c8:	887b      	ldrh	r3, [r7, #2]
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055d0:	2301      	movs	r3, #1
 80055d2:	73fb      	strb	r3, [r7, #15]
 80055d4:	e001      	b.n	80055da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055d6:	2300      	movs	r3, #0
 80055d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055da:	7bfb      	ldrb	r3, [r7, #15]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	460b      	mov	r3, r1
 80055f2:	807b      	strh	r3, [r7, #2]
 80055f4:	4613      	mov	r3, r2
 80055f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055f8:	787b      	ldrb	r3, [r7, #1]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055fe:	887a      	ldrh	r2, [r7, #2]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005604:	e003      	b.n	800560e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005606:	887b      	ldrh	r3, [r7, #2]
 8005608:	041a      	lsls	r2, r3, #16
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	619a      	str	r2, [r3, #24]
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
	...

0800561c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	4603      	mov	r3, r0
 8005624:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005626:	4b08      	ldr	r3, [pc, #32]	; (8005648 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005628:	695a      	ldr	r2, [r3, #20]
 800562a:	88fb      	ldrh	r3, [r7, #6]
 800562c:	4013      	ands	r3, r2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d006      	beq.n	8005640 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005632:	4a05      	ldr	r2, [pc, #20]	; (8005648 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005638:	88fb      	ldrh	r3, [r7, #6]
 800563a:	4618      	mov	r0, r3
 800563c:	f7fc f8a6 	bl	800178c <HAL_GPIO_EXTI_Callback>
  }
}
 8005640:	bf00      	nop
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40013c00 	.word	0x40013c00

0800564c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e12b      	b.n	80058b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7fc fb0e 	bl	8001c94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2224      	movs	r2, #36	; 0x24
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0201 	bic.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800569e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80056b0:	f000 fd80 	bl	80061b4 <HAL_RCC_GetPCLK1Freq>
 80056b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	4a81      	ldr	r2, [pc, #516]	; (80058c0 <HAL_I2C_Init+0x274>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d807      	bhi.n	80056d0 <HAL_I2C_Init+0x84>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	4a80      	ldr	r2, [pc, #512]	; (80058c4 <HAL_I2C_Init+0x278>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	bf94      	ite	ls
 80056c8:	2301      	movls	r3, #1
 80056ca:	2300      	movhi	r3, #0
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	e006      	b.n	80056de <HAL_I2C_Init+0x92>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4a7d      	ldr	r2, [pc, #500]	; (80058c8 <HAL_I2C_Init+0x27c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	bf94      	ite	ls
 80056d8:	2301      	movls	r3, #1
 80056da:	2300      	movhi	r3, #0
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e0e7      	b.n	80058b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4a78      	ldr	r2, [pc, #480]	; (80058cc <HAL_I2C_Init+0x280>)
 80056ea:	fba2 2303 	umull	r2, r3, r2, r3
 80056ee:	0c9b      	lsrs	r3, r3, #18
 80056f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	430a      	orrs	r2, r1
 8005704:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	4a6a      	ldr	r2, [pc, #424]	; (80058c0 <HAL_I2C_Init+0x274>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d802      	bhi.n	8005720 <HAL_I2C_Init+0xd4>
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	3301      	adds	r3, #1
 800571e:	e009      	b.n	8005734 <HAL_I2C_Init+0xe8>
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005726:	fb02 f303 	mul.w	r3, r2, r3
 800572a:	4a69      	ldr	r2, [pc, #420]	; (80058d0 <HAL_I2C_Init+0x284>)
 800572c:	fba2 2303 	umull	r2, r3, r2, r3
 8005730:	099b      	lsrs	r3, r3, #6
 8005732:	3301      	adds	r3, #1
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	430b      	orrs	r3, r1
 800573a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	69db      	ldr	r3, [r3, #28]
 8005742:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005746:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	495c      	ldr	r1, [pc, #368]	; (80058c0 <HAL_I2C_Init+0x274>)
 8005750:	428b      	cmp	r3, r1
 8005752:	d819      	bhi.n	8005788 <HAL_I2C_Init+0x13c>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	1e59      	subs	r1, r3, #1
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005762:	1c59      	adds	r1, r3, #1
 8005764:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005768:	400b      	ands	r3, r1
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00a      	beq.n	8005784 <HAL_I2C_Init+0x138>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	1e59      	subs	r1, r3, #1
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	fbb1 f3f3 	udiv	r3, r1, r3
 800577c:	3301      	adds	r3, #1
 800577e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005782:	e051      	b.n	8005828 <HAL_I2C_Init+0x1dc>
 8005784:	2304      	movs	r3, #4
 8005786:	e04f      	b.n	8005828 <HAL_I2C_Init+0x1dc>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d111      	bne.n	80057b4 <HAL_I2C_Init+0x168>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	1e58      	subs	r0, r3, #1
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6859      	ldr	r1, [r3, #4]
 8005798:	460b      	mov	r3, r1
 800579a:	005b      	lsls	r3, r3, #1
 800579c:	440b      	add	r3, r1
 800579e:	fbb0 f3f3 	udiv	r3, r0, r3
 80057a2:	3301      	adds	r3, #1
 80057a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	bf0c      	ite	eq
 80057ac:	2301      	moveq	r3, #1
 80057ae:	2300      	movne	r3, #0
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	e012      	b.n	80057da <HAL_I2C_Init+0x18e>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	1e58      	subs	r0, r3, #1
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6859      	ldr	r1, [r3, #4]
 80057bc:	460b      	mov	r3, r1
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	440b      	add	r3, r1
 80057c2:	0099      	lsls	r1, r3, #2
 80057c4:	440b      	add	r3, r1
 80057c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80057ca:	3301      	adds	r3, #1
 80057cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	bf0c      	ite	eq
 80057d4:	2301      	moveq	r3, #1
 80057d6:	2300      	movne	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <HAL_I2C_Init+0x196>
 80057de:	2301      	movs	r3, #1
 80057e0:	e022      	b.n	8005828 <HAL_I2C_Init+0x1dc>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10e      	bne.n	8005808 <HAL_I2C_Init+0x1bc>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	1e58      	subs	r0, r3, #1
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6859      	ldr	r1, [r3, #4]
 80057f2:	460b      	mov	r3, r1
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	440b      	add	r3, r1
 80057f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80057fc:	3301      	adds	r3, #1
 80057fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005802:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005806:	e00f      	b.n	8005828 <HAL_I2C_Init+0x1dc>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	1e58      	subs	r0, r3, #1
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6859      	ldr	r1, [r3, #4]
 8005810:	460b      	mov	r3, r1
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	0099      	lsls	r1, r3, #2
 8005818:	440b      	add	r3, r1
 800581a:	fbb0 f3f3 	udiv	r3, r0, r3
 800581e:	3301      	adds	r3, #1
 8005820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005824:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005828:	6879      	ldr	r1, [r7, #4]
 800582a:	6809      	ldr	r1, [r1, #0]
 800582c:	4313      	orrs	r3, r2
 800582e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	69da      	ldr	r2, [r3, #28]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005856:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6911      	ldr	r1, [r2, #16]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	68d2      	ldr	r2, [r2, #12]
 8005862:	4311      	orrs	r1, r2
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6812      	ldr	r2, [r2, #0]
 8005868:	430b      	orrs	r3, r1
 800586a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	695a      	ldr	r2, [r3, #20]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	431a      	orrs	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	430a      	orrs	r2, r1
 8005886:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f042 0201 	orr.w	r2, r2, #1
 8005896:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	000186a0 	.word	0x000186a0
 80058c4:	001e847f 	.word	0x001e847f
 80058c8:	003d08ff 	.word	0x003d08ff
 80058cc:	431bde83 	.word	0x431bde83
 80058d0:	10624dd3 	.word	0x10624dd3

080058d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e267      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d075      	beq.n	80059de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058f2:	4b88      	ldr	r3, [pc, #544]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f003 030c 	and.w	r3, r3, #12
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d00c      	beq.n	8005918 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058fe:	4b85      	ldr	r3, [pc, #532]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005906:	2b08      	cmp	r3, #8
 8005908:	d112      	bne.n	8005930 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800590a:	4b82      	ldr	r3, [pc, #520]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005916:	d10b      	bne.n	8005930 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005918:	4b7e      	ldr	r3, [pc, #504]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d05b      	beq.n	80059dc <HAL_RCC_OscConfig+0x108>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d157      	bne.n	80059dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e242      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005938:	d106      	bne.n	8005948 <HAL_RCC_OscConfig+0x74>
 800593a:	4b76      	ldr	r3, [pc, #472]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a75      	ldr	r2, [pc, #468]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	e01d      	b.n	8005984 <HAL_RCC_OscConfig+0xb0>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005950:	d10c      	bne.n	800596c <HAL_RCC_OscConfig+0x98>
 8005952:	4b70      	ldr	r3, [pc, #448]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a6f      	ldr	r2, [pc, #444]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800595c:	6013      	str	r3, [r2, #0]
 800595e:	4b6d      	ldr	r3, [pc, #436]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a6c      	ldr	r2, [pc, #432]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	e00b      	b.n	8005984 <HAL_RCC_OscConfig+0xb0>
 800596c:	4b69      	ldr	r3, [pc, #420]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a68      	ldr	r2, [pc, #416]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005976:	6013      	str	r3, [r2, #0]
 8005978:	4b66      	ldr	r3, [pc, #408]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a65      	ldr	r2, [pc, #404]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 800597e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d013      	beq.n	80059b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598c:	f7fe fea8 	bl	80046e0 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005994:	f7fe fea4 	bl	80046e0 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b64      	cmp	r3, #100	; 0x64
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e207      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059a6:	4b5b      	ldr	r3, [pc, #364]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d0f0      	beq.n	8005994 <HAL_RCC_OscConfig+0xc0>
 80059b2:	e014      	b.n	80059de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b4:	f7fe fe94 	bl	80046e0 <HAL_GetTick>
 80059b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ba:	e008      	b.n	80059ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059bc:	f7fe fe90 	bl	80046e0 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b64      	cmp	r3, #100	; 0x64
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e1f3      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ce:	4b51      	ldr	r3, [pc, #324]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1f0      	bne.n	80059bc <HAL_RCC_OscConfig+0xe8>
 80059da:	e000      	b.n	80059de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d063      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059ea:	4b4a      	ldr	r3, [pc, #296]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f003 030c 	and.w	r3, r3, #12
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00b      	beq.n	8005a0e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059f6:	4b47      	ldr	r3, [pc, #284]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	d11c      	bne.n	8005a3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a02:	4b44      	ldr	r3, [pc, #272]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d116      	bne.n	8005a3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a0e:	4b41      	ldr	r3, [pc, #260]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d005      	beq.n	8005a26 <HAL_RCC_OscConfig+0x152>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d001      	beq.n	8005a26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e1c7      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a26:	4b3b      	ldr	r3, [pc, #236]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	4937      	ldr	r1, [pc, #220]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a3a:	e03a      	b.n	8005ab2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d020      	beq.n	8005a86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a44:	4b34      	ldr	r3, [pc, #208]	; (8005b18 <HAL_RCC_OscConfig+0x244>)
 8005a46:	2201      	movs	r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a4a:	f7fe fe49 	bl	80046e0 <HAL_GetTick>
 8005a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a50:	e008      	b.n	8005a64 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a52:	f7fe fe45 	bl	80046e0 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d901      	bls.n	8005a64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e1a8      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a64:	4b2b      	ldr	r3, [pc, #172]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0f0      	beq.n	8005a52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a70:	4b28      	ldr	r3, [pc, #160]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	00db      	lsls	r3, r3, #3
 8005a7e:	4925      	ldr	r1, [pc, #148]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	600b      	str	r3, [r1, #0]
 8005a84:	e015      	b.n	8005ab2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a86:	4b24      	ldr	r3, [pc, #144]	; (8005b18 <HAL_RCC_OscConfig+0x244>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a8c:	f7fe fe28 	bl	80046e0 <HAL_GetTick>
 8005a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a94:	f7fe fe24 	bl	80046e0 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e187      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005aa6:	4b1b      	ldr	r3, [pc, #108]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1f0      	bne.n	8005a94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d036      	beq.n	8005b2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d016      	beq.n	8005af4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ac6:	4b15      	ldr	r3, [pc, #84]	; (8005b1c <HAL_RCC_OscConfig+0x248>)
 8005ac8:	2201      	movs	r2, #1
 8005aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005acc:	f7fe fe08 	bl	80046e0 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ad4:	f7fe fe04 	bl	80046e0 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e167      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ae6:	4b0b      	ldr	r3, [pc, #44]	; (8005b14 <HAL_RCC_OscConfig+0x240>)
 8005ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0f0      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x200>
 8005af2:	e01b      	b.n	8005b2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005af4:	4b09      	ldr	r3, [pc, #36]	; (8005b1c <HAL_RCC_OscConfig+0x248>)
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005afa:	f7fe fdf1 	bl	80046e0 <HAL_GetTick>
 8005afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b00:	e00e      	b.n	8005b20 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b02:	f7fe fded 	bl	80046e0 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d907      	bls.n	8005b20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e150      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
 8005b14:	40023800 	.word	0x40023800
 8005b18:	42470000 	.word	0x42470000
 8005b1c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b20:	4b88      	ldr	r3, [pc, #544]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005b22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1ea      	bne.n	8005b02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f000 8097 	beq.w	8005c68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b3e:	4b81      	ldr	r3, [pc, #516]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d10f      	bne.n	8005b6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	4b7d      	ldr	r3, [pc, #500]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b52:	4a7c      	ldr	r2, [pc, #496]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b58:	6413      	str	r3, [r2, #64]	; 0x40
 8005b5a:	4b7a      	ldr	r3, [pc, #488]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b62:	60bb      	str	r3, [r7, #8]
 8005b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b66:	2301      	movs	r3, #1
 8005b68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b6a:	4b77      	ldr	r3, [pc, #476]	; (8005d48 <HAL_RCC_OscConfig+0x474>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d118      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b76:	4b74      	ldr	r3, [pc, #464]	; (8005d48 <HAL_RCC_OscConfig+0x474>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a73      	ldr	r2, [pc, #460]	; (8005d48 <HAL_RCC_OscConfig+0x474>)
 8005b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b82:	f7fe fdad 	bl	80046e0 <HAL_GetTick>
 8005b86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b88:	e008      	b.n	8005b9c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b8a:	f7fe fda9 	bl	80046e0 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d901      	bls.n	8005b9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e10c      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b9c:	4b6a      	ldr	r3, [pc, #424]	; (8005d48 <HAL_RCC_OscConfig+0x474>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0f0      	beq.n	8005b8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d106      	bne.n	8005bbe <HAL_RCC_OscConfig+0x2ea>
 8005bb0:	4b64      	ldr	r3, [pc, #400]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb4:	4a63      	ldr	r2, [pc, #396]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bb6:	f043 0301 	orr.w	r3, r3, #1
 8005bba:	6713      	str	r3, [r2, #112]	; 0x70
 8005bbc:	e01c      	b.n	8005bf8 <HAL_RCC_OscConfig+0x324>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	2b05      	cmp	r3, #5
 8005bc4:	d10c      	bne.n	8005be0 <HAL_RCC_OscConfig+0x30c>
 8005bc6:	4b5f      	ldr	r3, [pc, #380]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bca:	4a5e      	ldr	r2, [pc, #376]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bcc:	f043 0304 	orr.w	r3, r3, #4
 8005bd0:	6713      	str	r3, [r2, #112]	; 0x70
 8005bd2:	4b5c      	ldr	r3, [pc, #368]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd6:	4a5b      	ldr	r2, [pc, #364]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bd8:	f043 0301 	orr.w	r3, r3, #1
 8005bdc:	6713      	str	r3, [r2, #112]	; 0x70
 8005bde:	e00b      	b.n	8005bf8 <HAL_RCC_OscConfig+0x324>
 8005be0:	4b58      	ldr	r3, [pc, #352]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be4:	4a57      	ldr	r2, [pc, #348]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005be6:	f023 0301 	bic.w	r3, r3, #1
 8005bea:	6713      	str	r3, [r2, #112]	; 0x70
 8005bec:	4b55      	ldr	r3, [pc, #340]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf0:	4a54      	ldr	r2, [pc, #336]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005bf2:	f023 0304 	bic.w	r3, r3, #4
 8005bf6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d015      	beq.n	8005c2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c00:	f7fe fd6e 	bl	80046e0 <HAL_GetTick>
 8005c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c06:	e00a      	b.n	8005c1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c08:	f7fe fd6a 	bl	80046e0 <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d901      	bls.n	8005c1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e0cb      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c1e:	4b49      	ldr	r3, [pc, #292]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d0ee      	beq.n	8005c08 <HAL_RCC_OscConfig+0x334>
 8005c2a:	e014      	b.n	8005c56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c2c:	f7fe fd58 	bl	80046e0 <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c32:	e00a      	b.n	8005c4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c34:	f7fe fd54 	bl	80046e0 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e0b5      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c4a:	4b3e      	ldr	r3, [pc, #248]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1ee      	bne.n	8005c34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c56:	7dfb      	ldrb	r3, [r7, #23]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d105      	bne.n	8005c68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c5c:	4b39      	ldr	r3, [pc, #228]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c60:	4a38      	ldr	r2, [pc, #224]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 80a1 	beq.w	8005db4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c72:	4b34      	ldr	r3, [pc, #208]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f003 030c 	and.w	r3, r3, #12
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d05c      	beq.n	8005d38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d141      	bne.n	8005d0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c86:	4b31      	ldr	r3, [pc, #196]	; (8005d4c <HAL_RCC_OscConfig+0x478>)
 8005c88:	2200      	movs	r2, #0
 8005c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c8c:	f7fe fd28 	bl	80046e0 <HAL_GetTick>
 8005c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c92:	e008      	b.n	8005ca6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c94:	f7fe fd24 	bl	80046e0 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d901      	bls.n	8005ca6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e087      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ca6:	4b27      	ldr	r3, [pc, #156]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1f0      	bne.n	8005c94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	69da      	ldr	r2, [r3, #28]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc0:	019b      	lsls	r3, r3, #6
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	085b      	lsrs	r3, r3, #1
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	041b      	lsls	r3, r3, #16
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd4:	061b      	lsls	r3, r3, #24
 8005cd6:	491b      	ldr	r1, [pc, #108]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cdc:	4b1b      	ldr	r3, [pc, #108]	; (8005d4c <HAL_RCC_OscConfig+0x478>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ce2:	f7fe fcfd 	bl	80046e0 <HAL_GetTick>
 8005ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ce8:	e008      	b.n	8005cfc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cea:	f7fe fcf9 	bl	80046e0 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d901      	bls.n	8005cfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e05c      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cfc:	4b11      	ldr	r3, [pc, #68]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0f0      	beq.n	8005cea <HAL_RCC_OscConfig+0x416>
 8005d08:	e054      	b.n	8005db4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d0a:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <HAL_RCC_OscConfig+0x478>)
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d10:	f7fe fce6 	bl	80046e0 <HAL_GetTick>
 8005d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d16:	e008      	b.n	8005d2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d18:	f7fe fce2 	bl	80046e0 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d901      	bls.n	8005d2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e045      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d2a:	4b06      	ldr	r3, [pc, #24]	; (8005d44 <HAL_RCC_OscConfig+0x470>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1f0      	bne.n	8005d18 <HAL_RCC_OscConfig+0x444>
 8005d36:	e03d      	b.n	8005db4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d107      	bne.n	8005d50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e038      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
 8005d44:	40023800 	.word	0x40023800
 8005d48:	40007000 	.word	0x40007000
 8005d4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d50:	4b1b      	ldr	r3, [pc, #108]	; (8005dc0 <HAL_RCC_OscConfig+0x4ec>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d028      	beq.n	8005db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d121      	bne.n	8005db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d11a      	bne.n	8005db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d80:	4013      	ands	r3, r2
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d111      	bne.n	8005db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d96:	085b      	lsrs	r3, r3, #1
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d107      	bne.n	8005db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005daa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d001      	beq.n	8005db4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40023800 	.word	0x40023800

08005dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e0cc      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005dd8:	4b68      	ldr	r3, [pc, #416]	; (8005f7c <HAL_RCC_ClockConfig+0x1b8>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0307 	and.w	r3, r3, #7
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d90c      	bls.n	8005e00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005de6:	4b65      	ldr	r3, [pc, #404]	; (8005f7c <HAL_RCC_ClockConfig+0x1b8>)
 8005de8:	683a      	ldr	r2, [r7, #0]
 8005dea:	b2d2      	uxtb	r2, r2
 8005dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dee:	4b63      	ldr	r3, [pc, #396]	; (8005f7c <HAL_RCC_ClockConfig+0x1b8>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0307 	and.w	r3, r3, #7
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d001      	beq.n	8005e00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e0b8      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d020      	beq.n	8005e4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d005      	beq.n	8005e24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e18:	4b59      	ldr	r3, [pc, #356]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	4a58      	ldr	r2, [pc, #352]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0308 	and.w	r3, r3, #8
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d005      	beq.n	8005e3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e30:	4b53      	ldr	r3, [pc, #332]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	4a52      	ldr	r2, [pc, #328]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e3c:	4b50      	ldr	r3, [pc, #320]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	494d      	ldr	r1, [pc, #308]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d044      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d107      	bne.n	8005e72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e62:	4b47      	ldr	r3, [pc, #284]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d119      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e07f      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d003      	beq.n	8005e82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e7e:	2b03      	cmp	r3, #3
 8005e80:	d107      	bne.n	8005e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e82:	4b3f      	ldr	r3, [pc, #252]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d109      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e06f      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e92:	4b3b      	ldr	r3, [pc, #236]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e067      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ea2:	4b37      	ldr	r3, [pc, #220]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f023 0203 	bic.w	r2, r3, #3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	4934      	ldr	r1, [pc, #208]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005eb4:	f7fe fc14 	bl	80046e0 <HAL_GetTick>
 8005eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eba:	e00a      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ebc:	f7fe fc10 	bl	80046e0 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e04f      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ed2:	4b2b      	ldr	r3, [pc, #172]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f003 020c 	and.w	r2, r3, #12
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d1eb      	bne.n	8005ebc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ee4:	4b25      	ldr	r3, [pc, #148]	; (8005f7c <HAL_RCC_ClockConfig+0x1b8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0307 	and.w	r3, r3, #7
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d20c      	bcs.n	8005f0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ef2:	4b22      	ldr	r3, [pc, #136]	; (8005f7c <HAL_RCC_ClockConfig+0x1b8>)
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	b2d2      	uxtb	r2, r2
 8005ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efa:	4b20      	ldr	r3, [pc, #128]	; (8005f7c <HAL_RCC_ClockConfig+0x1b8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0307 	and.w	r3, r3, #7
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d001      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e032      	b.n	8005f72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0304 	and.w	r3, r3, #4
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d008      	beq.n	8005f2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f18:	4b19      	ldr	r3, [pc, #100]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	4916      	ldr	r1, [pc, #88]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0308 	and.w	r3, r3, #8
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d009      	beq.n	8005f4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f36:	4b12      	ldr	r3, [pc, #72]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	490e      	ldr	r1, [pc, #56]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f4a:	f000 f821 	bl	8005f90 <HAL_RCC_GetSysClockFreq>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	4b0b      	ldr	r3, [pc, #44]	; (8005f80 <HAL_RCC_ClockConfig+0x1bc>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	091b      	lsrs	r3, r3, #4
 8005f56:	f003 030f 	and.w	r3, r3, #15
 8005f5a:	490a      	ldr	r1, [pc, #40]	; (8005f84 <HAL_RCC_ClockConfig+0x1c0>)
 8005f5c:	5ccb      	ldrb	r3, [r1, r3]
 8005f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f62:	4a09      	ldr	r2, [pc, #36]	; (8005f88 <HAL_RCC_ClockConfig+0x1c4>)
 8005f64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f66:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <HAL_RCC_ClockConfig+0x1c8>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fe fb74 	bl	8004658 <HAL_InitTick>

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3710      	adds	r7, #16
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	40023c00 	.word	0x40023c00
 8005f80:	40023800 	.word	0x40023800
 8005f84:	08009e3c 	.word	0x08009e3c
 8005f88:	200000a0 	.word	0x200000a0
 8005f8c:	200000a4 	.word	0x200000a4

08005f90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f94:	b094      	sub	sp, #80	; 0x50
 8005f96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fa8:	4b79      	ldr	r3, [pc, #484]	; (8006190 <HAL_RCC_GetSysClockFreq+0x200>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 030c 	and.w	r3, r3, #12
 8005fb0:	2b08      	cmp	r3, #8
 8005fb2:	d00d      	beq.n	8005fd0 <HAL_RCC_GetSysClockFreq+0x40>
 8005fb4:	2b08      	cmp	r3, #8
 8005fb6:	f200 80e1 	bhi.w	800617c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d002      	beq.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x34>
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	d003      	beq.n	8005fca <HAL_RCC_GetSysClockFreq+0x3a>
 8005fc2:	e0db      	b.n	800617c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fc4:	4b73      	ldr	r3, [pc, #460]	; (8006194 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fc6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005fc8:	e0db      	b.n	8006182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fca:	4b73      	ldr	r3, [pc, #460]	; (8006198 <HAL_RCC_GetSysClockFreq+0x208>)
 8005fcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005fce:	e0d8      	b.n	8006182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fd0:	4b6f      	ldr	r3, [pc, #444]	; (8006190 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fd8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fda:	4b6d      	ldr	r3, [pc, #436]	; (8006190 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d063      	beq.n	80060ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fe6:	4b6a      	ldr	r3, [pc, #424]	; (8006190 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	099b      	lsrs	r3, r3, #6
 8005fec:	2200      	movs	r2, #0
 8005fee:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ff0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff8:	633b      	str	r3, [r7, #48]	; 0x30
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	637b      	str	r3, [r7, #52]	; 0x34
 8005ffe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006002:	4622      	mov	r2, r4
 8006004:	462b      	mov	r3, r5
 8006006:	f04f 0000 	mov.w	r0, #0
 800600a:	f04f 0100 	mov.w	r1, #0
 800600e:	0159      	lsls	r1, r3, #5
 8006010:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006014:	0150      	lsls	r0, r2, #5
 8006016:	4602      	mov	r2, r0
 8006018:	460b      	mov	r3, r1
 800601a:	4621      	mov	r1, r4
 800601c:	1a51      	subs	r1, r2, r1
 800601e:	6139      	str	r1, [r7, #16]
 8006020:	4629      	mov	r1, r5
 8006022:	eb63 0301 	sbc.w	r3, r3, r1
 8006026:	617b      	str	r3, [r7, #20]
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006034:	4659      	mov	r1, fp
 8006036:	018b      	lsls	r3, r1, #6
 8006038:	4651      	mov	r1, sl
 800603a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800603e:	4651      	mov	r1, sl
 8006040:	018a      	lsls	r2, r1, #6
 8006042:	4651      	mov	r1, sl
 8006044:	ebb2 0801 	subs.w	r8, r2, r1
 8006048:	4659      	mov	r1, fp
 800604a:	eb63 0901 	sbc.w	r9, r3, r1
 800604e:	f04f 0200 	mov.w	r2, #0
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800605a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800605e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006062:	4690      	mov	r8, r2
 8006064:	4699      	mov	r9, r3
 8006066:	4623      	mov	r3, r4
 8006068:	eb18 0303 	adds.w	r3, r8, r3
 800606c:	60bb      	str	r3, [r7, #8]
 800606e:	462b      	mov	r3, r5
 8006070:	eb49 0303 	adc.w	r3, r9, r3
 8006074:	60fb      	str	r3, [r7, #12]
 8006076:	f04f 0200 	mov.w	r2, #0
 800607a:	f04f 0300 	mov.w	r3, #0
 800607e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006082:	4629      	mov	r1, r5
 8006084:	024b      	lsls	r3, r1, #9
 8006086:	4621      	mov	r1, r4
 8006088:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800608c:	4621      	mov	r1, r4
 800608e:	024a      	lsls	r2, r1, #9
 8006090:	4610      	mov	r0, r2
 8006092:	4619      	mov	r1, r3
 8006094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006096:	2200      	movs	r2, #0
 8006098:	62bb      	str	r3, [r7, #40]	; 0x28
 800609a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800609c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060a0:	f7fa fd6e 	bl	8000b80 <__aeabi_uldivmod>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4613      	mov	r3, r2
 80060aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060ac:	e058      	b.n	8006160 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ae:	4b38      	ldr	r3, [pc, #224]	; (8006190 <HAL_RCC_GetSysClockFreq+0x200>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	099b      	lsrs	r3, r3, #6
 80060b4:	2200      	movs	r2, #0
 80060b6:	4618      	mov	r0, r3
 80060b8:	4611      	mov	r1, r2
 80060ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80060be:	623b      	str	r3, [r7, #32]
 80060c0:	2300      	movs	r3, #0
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24
 80060c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	f04f 0000 	mov.w	r0, #0
 80060d0:	f04f 0100 	mov.w	r1, #0
 80060d4:	0159      	lsls	r1, r3, #5
 80060d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060da:	0150      	lsls	r0, r2, #5
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	4641      	mov	r1, r8
 80060e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80060e6:	4649      	mov	r1, r9
 80060e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80060ec:	f04f 0200 	mov.w	r2, #0
 80060f0:	f04f 0300 	mov.w	r3, #0
 80060f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006100:	ebb2 040a 	subs.w	r4, r2, sl
 8006104:	eb63 050b 	sbc.w	r5, r3, fp
 8006108:	f04f 0200 	mov.w	r2, #0
 800610c:	f04f 0300 	mov.w	r3, #0
 8006110:	00eb      	lsls	r3, r5, #3
 8006112:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006116:	00e2      	lsls	r2, r4, #3
 8006118:	4614      	mov	r4, r2
 800611a:	461d      	mov	r5, r3
 800611c:	4643      	mov	r3, r8
 800611e:	18e3      	adds	r3, r4, r3
 8006120:	603b      	str	r3, [r7, #0]
 8006122:	464b      	mov	r3, r9
 8006124:	eb45 0303 	adc.w	r3, r5, r3
 8006128:	607b      	str	r3, [r7, #4]
 800612a:	f04f 0200 	mov.w	r2, #0
 800612e:	f04f 0300 	mov.w	r3, #0
 8006132:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006136:	4629      	mov	r1, r5
 8006138:	028b      	lsls	r3, r1, #10
 800613a:	4621      	mov	r1, r4
 800613c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006140:	4621      	mov	r1, r4
 8006142:	028a      	lsls	r2, r1, #10
 8006144:	4610      	mov	r0, r2
 8006146:	4619      	mov	r1, r3
 8006148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800614a:	2200      	movs	r2, #0
 800614c:	61bb      	str	r3, [r7, #24]
 800614e:	61fa      	str	r2, [r7, #28]
 8006150:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006154:	f7fa fd14 	bl	8000b80 <__aeabi_uldivmod>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4613      	mov	r3, r2
 800615e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006160:	4b0b      	ldr	r3, [pc, #44]	; (8006190 <HAL_RCC_GetSysClockFreq+0x200>)
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	0c1b      	lsrs	r3, r3, #16
 8006166:	f003 0303 	and.w	r3, r3, #3
 800616a:	3301      	adds	r3, #1
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006170:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006174:	fbb2 f3f3 	udiv	r3, r2, r3
 8006178:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800617a:	e002      	b.n	8006182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800617c:	4b05      	ldr	r3, [pc, #20]	; (8006194 <HAL_RCC_GetSysClockFreq+0x204>)
 800617e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006180:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006184:	4618      	mov	r0, r3
 8006186:	3750      	adds	r7, #80	; 0x50
 8006188:	46bd      	mov	sp, r7
 800618a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800618e:	bf00      	nop
 8006190:	40023800 	.word	0x40023800
 8006194:	00f42400 	.word	0x00f42400
 8006198:	007a1200 	.word	0x007a1200

0800619c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800619c:	b480      	push	{r7}
 800619e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061a0:	4b03      	ldr	r3, [pc, #12]	; (80061b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80061a2:	681b      	ldr	r3, [r3, #0]
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	200000a0 	.word	0x200000a0

080061b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80061b8:	f7ff fff0 	bl	800619c <HAL_RCC_GetHCLKFreq>
 80061bc:	4602      	mov	r2, r0
 80061be:	4b05      	ldr	r3, [pc, #20]	; (80061d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	0a9b      	lsrs	r3, r3, #10
 80061c4:	f003 0307 	and.w	r3, r3, #7
 80061c8:	4903      	ldr	r1, [pc, #12]	; (80061d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061ca:	5ccb      	ldrb	r3, [r1, r3]
 80061cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	40023800 	.word	0x40023800
 80061d8:	08009e4c 	.word	0x08009e4c

080061dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80061e0:	f7ff ffdc 	bl	800619c <HAL_RCC_GetHCLKFreq>
 80061e4:	4602      	mov	r2, r0
 80061e6:	4b05      	ldr	r3, [pc, #20]	; (80061fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	0b5b      	lsrs	r3, r3, #13
 80061ec:	f003 0307 	and.w	r3, r3, #7
 80061f0:	4903      	ldr	r1, [pc, #12]	; (8006200 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061f2:	5ccb      	ldrb	r3, [r1, r3]
 80061f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	40023800 	.word	0x40023800
 8006200:	08009e4c 	.word	0x08009e4c

08006204 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e07b      	b.n	800630e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621a:	2b00      	cmp	r3, #0
 800621c:	d108      	bne.n	8006230 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006226:	d009      	beq.n	800623c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	61da      	str	r2, [r3, #28]
 800622e:	e005      	b.n	800623c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d106      	bne.n	800625c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7fd fd90 	bl	8003d7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006272:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006284:	431a      	orrs	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800628e:	431a      	orrs	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	431a      	orrs	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062b6:	431a      	orrs	r2, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a1b      	ldr	r3, [r3, #32]
 80062bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c0:	ea42 0103 	orr.w	r1, r2, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	430a      	orrs	r2, r1
 80062d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	0c1b      	lsrs	r3, r3, #16
 80062da:	f003 0104 	and.w	r1, r3, #4
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e2:	f003 0210 	and.w	r2, r3, #16
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	430a      	orrs	r2, r1
 80062ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3708      	adds	r7, #8
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b088      	sub	sp, #32
 800631a:	af00      	add	r7, sp, #0
 800631c:	60f8      	str	r0, [r7, #12]
 800631e:	60b9      	str	r1, [r7, #8]
 8006320:	603b      	str	r3, [r7, #0]
 8006322:	4613      	mov	r3, r2
 8006324:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006330:	2b01      	cmp	r3, #1
 8006332:	d101      	bne.n	8006338 <HAL_SPI_Transmit+0x22>
 8006334:	2302      	movs	r3, #2
 8006336:	e126      	b.n	8006586 <HAL_SPI_Transmit+0x270>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006340:	f7fe f9ce 	bl	80046e0 <HAL_GetTick>
 8006344:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006346:	88fb      	ldrh	r3, [r7, #6]
 8006348:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b01      	cmp	r3, #1
 8006354:	d002      	beq.n	800635c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006356:	2302      	movs	r3, #2
 8006358:	77fb      	strb	r3, [r7, #31]
    goto error;
 800635a:	e10b      	b.n	8006574 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d002      	beq.n	8006368 <HAL_SPI_Transmit+0x52>
 8006362:	88fb      	ldrh	r3, [r7, #6]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d102      	bne.n	800636e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800636c:	e102      	b.n	8006574 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2203      	movs	r2, #3
 8006372:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	68ba      	ldr	r2, [r7, #8]
 8006380:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	88fa      	ldrh	r2, [r7, #6]
 8006386:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	88fa      	ldrh	r2, [r7, #6]
 800638c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063b4:	d10f      	bne.n	80063d6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e0:	2b40      	cmp	r3, #64	; 0x40
 80063e2:	d007      	beq.n	80063f4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063fc:	d14b      	bne.n	8006496 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d002      	beq.n	800640c <HAL_SPI_Transmit+0xf6>
 8006406:	8afb      	ldrh	r3, [r7, #22]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d13e      	bne.n	800648a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006410:	881a      	ldrh	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641c:	1c9a      	adds	r2, r3, #2
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006426:	b29b      	uxth	r3, r3
 8006428:	3b01      	subs	r3, #1
 800642a:	b29a      	uxth	r2, r3
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006430:	e02b      	b.n	800648a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b02      	cmp	r3, #2
 800643e:	d112      	bne.n	8006466 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006444:	881a      	ldrh	r2, [r3, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006450:	1c9a      	adds	r2, r3, #2
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800645a:	b29b      	uxth	r3, r3
 800645c:	3b01      	subs	r3, #1
 800645e:	b29a      	uxth	r2, r3
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	86da      	strh	r2, [r3, #54]	; 0x36
 8006464:	e011      	b.n	800648a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006466:	f7fe f93b 	bl	80046e0 <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	683a      	ldr	r2, [r7, #0]
 8006472:	429a      	cmp	r2, r3
 8006474:	d803      	bhi.n	800647e <HAL_SPI_Transmit+0x168>
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800647c:	d102      	bne.n	8006484 <HAL_SPI_Transmit+0x16e>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d102      	bne.n	800648a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006488:	e074      	b.n	8006574 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800648e:	b29b      	uxth	r3, r3
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1ce      	bne.n	8006432 <HAL_SPI_Transmit+0x11c>
 8006494:	e04c      	b.n	8006530 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d002      	beq.n	80064a4 <HAL_SPI_Transmit+0x18e>
 800649e:	8afb      	ldrh	r3, [r7, #22]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d140      	bne.n	8006526 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	330c      	adds	r3, #12
 80064ae:	7812      	ldrb	r2, [r2, #0]
 80064b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b6:	1c5a      	adds	r2, r3, #1
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	3b01      	subs	r3, #1
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80064ca:	e02c      	b.n	8006526 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d113      	bne.n	8006502 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	330c      	adds	r3, #12
 80064e4:	7812      	ldrb	r2, [r2, #0]
 80064e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ec:	1c5a      	adds	r2, r3, #1
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8006500:	e011      	b.n	8006526 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006502:	f7fe f8ed 	bl	80046e0 <HAL_GetTick>
 8006506:	4602      	mov	r2, r0
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	683a      	ldr	r2, [r7, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d803      	bhi.n	800651a <HAL_SPI_Transmit+0x204>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006518:	d102      	bne.n	8006520 <HAL_SPI_Transmit+0x20a>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d102      	bne.n	8006526 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006524:	e026      	b.n	8006574 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800652a:	b29b      	uxth	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1cd      	bne.n	80064cc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006530:	69ba      	ldr	r2, [r7, #24]
 8006532:	6839      	ldr	r1, [r7, #0]
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 fb2b 	bl	8006b90 <SPI_EndRxTxTransaction>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10a      	bne.n	8006564 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800654e:	2300      	movs	r3, #0
 8006550:	613b      	str	r3, [r7, #16]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	613b      	str	r3, [r7, #16]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	613b      	str	r3, [r7, #16]
 8006562:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006568:	2b00      	cmp	r3, #0
 800656a:	d002      	beq.n	8006572 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	77fb      	strb	r3, [r7, #31]
 8006570:	e000      	b.n	8006574 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006572:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006584:	7ffb      	ldrb	r3, [r7, #31]
}
 8006586:	4618      	mov	r0, r3
 8006588:	3720      	adds	r7, #32
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	4613      	mov	r3, r2
 800659c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800659e:	2300      	movs	r3, #0
 80065a0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d101      	bne.n	80065b0 <HAL_SPI_Transmit_DMA+0x20>
 80065ac:	2302      	movs	r3, #2
 80065ae:	e09b      	b.n	80066e8 <HAL_SPI_Transmit_DMA+0x158>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d002      	beq.n	80065ca <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80065c4:	2302      	movs	r3, #2
 80065c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80065c8:	e089      	b.n	80066de <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d002      	beq.n	80065d6 <HAL_SPI_Transmit_DMA+0x46>
 80065d0:	88fb      	ldrh	r3, [r7, #6]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80065da:	e080      	b.n	80066de <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2203      	movs	r2, #3
 80065e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	88fa      	ldrh	r2, [r7, #6]
 80065f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	88fa      	ldrh	r2, [r7, #6]
 80065fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006622:	d10f      	bne.n	8006644 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006632:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006642:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006648:	4a29      	ldr	r2, [pc, #164]	; (80066f0 <HAL_SPI_Transmit_DMA+0x160>)
 800664a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006650:	4a28      	ldr	r2, [pc, #160]	; (80066f4 <HAL_SPI_Transmit_DMA+0x164>)
 8006652:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006658:	4a27      	ldr	r2, [pc, #156]	; (80066f8 <HAL_SPI_Transmit_DMA+0x168>)
 800665a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006660:	2200      	movs	r2, #0
 8006662:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666c:	4619      	mov	r1, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	330c      	adds	r3, #12
 8006674:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800667a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800667c:	f7fe fb1c 	bl	8004cb8 <HAL_DMA_Start_IT>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00c      	beq.n	80066a0 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800668a:	f043 0210 	orr.w	r2, r3, #16
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800669e:	e01e      	b.n	80066de <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066aa:	2b40      	cmp	r3, #64	; 0x40
 80066ac:	d007      	beq.n	80066be <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066bc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	685a      	ldr	r2, [r3, #4]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f042 0220 	orr.w	r2, r2, #32
 80066cc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f042 0202 	orr.w	r2, r2, #2
 80066dc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80066e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3718      	adds	r7, #24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	080069fd 	.word	0x080069fd
 80066f4:	08006955 	.word	0x08006955
 80066f8:	08006a19 	.word	0x08006a19

080066fc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b088      	sub	sp, #32
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	099b      	lsrs	r3, r3, #6
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10f      	bne.n	8006740 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00a      	beq.n	8006740 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	099b      	lsrs	r3, r3, #6
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d004      	beq.n	8006740 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	4798      	blx	r3
    return;
 800673e:	e0d7      	b.n	80068f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	085b      	lsrs	r3, r3, #1
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00a      	beq.n	8006762 <HAL_SPI_IRQHandler+0x66>
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	09db      	lsrs	r3, r3, #7
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d004      	beq.n	8006762 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	4798      	blx	r3
    return;
 8006760:	e0c6      	b.n	80068f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	095b      	lsrs	r3, r3, #5
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10c      	bne.n	8006788 <HAL_SPI_IRQHandler+0x8c>
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	099b      	lsrs	r3, r3, #6
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d106      	bne.n	8006788 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	0a1b      	lsrs	r3, r3, #8
 800677e:	f003 0301 	and.w	r3, r3, #1
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 80b4 	beq.w	80068f0 <HAL_SPI_IRQHandler+0x1f4>
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	095b      	lsrs	r3, r3, #5
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 80ad 	beq.w	80068f0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	099b      	lsrs	r3, r3, #6
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d023      	beq.n	80067ea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d011      	beq.n	80067d2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067b2:	f043 0204 	orr.w	r2, r3, #4
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067ba:	2300      	movs	r3, #0
 80067bc:	617b      	str	r3, [r7, #20]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	617b      	str	r3, [r7, #20]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	e00b      	b.n	80067ea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067d2:	2300      	movs	r3, #0
 80067d4:	613b      	str	r3, [r7, #16]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	613b      	str	r3, [r7, #16]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	613b      	str	r3, [r7, #16]
 80067e6:	693b      	ldr	r3, [r7, #16]
        return;
 80067e8:	e082      	b.n	80068f0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	095b      	lsrs	r3, r3, #5
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d014      	beq.n	8006820 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067fa:	f043 0201 	orr.w	r2, r3, #1
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006802:	2300      	movs	r3, #0
 8006804:	60fb      	str	r3, [r7, #12]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800681c:	601a      	str	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	0a1b      	lsrs	r3, r3, #8
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00c      	beq.n	8006846 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	f043 0208 	orr.w	r2, r3, #8
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006838:	2300      	movs	r3, #0
 800683a:	60bb      	str	r3, [r7, #8]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	60bb      	str	r3, [r7, #8]
 8006844:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800684a:	2b00      	cmp	r3, #0
 800684c:	d04f      	beq.n	80068ee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800685c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d104      	bne.n	800687a <HAL_SPI_IRQHandler+0x17e>
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d034      	beq.n	80068e4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 0203 	bic.w	r2, r2, #3
 8006888:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800688e:	2b00      	cmp	r3, #0
 8006890:	d011      	beq.n	80068b6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006896:	4a18      	ldr	r2, [pc, #96]	; (80068f8 <HAL_SPI_IRQHandler+0x1fc>)
 8006898:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800689e:	4618      	mov	r0, r3
 80068a0:	f7fe fa62 	bl	8004d68 <HAL_DMA_Abort_IT>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d005      	beq.n	80068b6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d016      	beq.n	80068ec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068c2:	4a0d      	ldr	r2, [pc, #52]	; (80068f8 <HAL_SPI_IRQHandler+0x1fc>)
 80068c4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7fe fa4c 	bl	8004d68 <HAL_DMA_Abort_IT>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00a      	beq.n	80068ec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80068e2:	e003      	b.n	80068ec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f81d 	bl	8006924 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80068ea:	e000      	b.n	80068ee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80068ec:	bf00      	nop
    return;
 80068ee:	bf00      	nop
  }
}
 80068f0:	3720      	adds	r7, #32
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	08006a59 	.word	0x08006a59

080068fc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006946:	b2db      	uxtb	r3, r3
}
 8006948:	4618      	mov	r0, r3
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b086      	sub	sp, #24
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006960:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006962:	f7fd febd 	bl	80046e0 <HAL_GetTick>
 8006966:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006972:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006976:	d03b      	beq.n	80069f0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f022 0220 	bic.w	r2, r2, #32
 8006986:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0202 	bic.w	r2, r2, #2
 8006996:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	2164      	movs	r1, #100	; 0x64
 800699c:	6978      	ldr	r0, [r7, #20]
 800699e:	f000 f8f7 	bl	8006b90 <SPI_EndRxTxTransaction>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d005      	beq.n	80069b4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ac:	f043 0220 	orr.w	r2, r3, #32
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10a      	bne.n	80069d2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069bc:	2300      	movs	r3, #0
 80069be:	60fb      	str	r3, [r7, #12]
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	2200      	movs	r2, #0
 80069d6:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d003      	beq.n	80069f0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80069e8:	6978      	ldr	r0, [r7, #20]
 80069ea:	f7ff ff9b 	bl	8006924 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80069ee:	e002      	b.n	80069f6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80069f0:	6978      	ldr	r0, [r7, #20]
 80069f2:	f7ff ff83 	bl	80068fc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006a0a:	68f8      	ldr	r0, [r7, #12]
 8006a0c:	f7ff ff80 	bl	8006910 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a10:	bf00      	nop
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a24:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 0203 	bic.w	r2, r2, #3
 8006a34:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a3a:	f043 0210 	orr.w	r2, r3, #16
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7ff ff6a 	bl	8006924 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a50:	bf00      	nop
 8006a52:	3710      	adds	r7, #16
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	f7ff ff56 	bl	8006924 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a78:	bf00      	nop
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b088      	sub	sp, #32
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	603b      	str	r3, [r7, #0]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a90:	f7fd fe26 	bl	80046e0 <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a98:	1a9b      	subs	r3, r3, r2
 8006a9a:	683a      	ldr	r2, [r7, #0]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006aa0:	f7fd fe1e 	bl	80046e0 <HAL_GetTick>
 8006aa4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006aa6:	4b39      	ldr	r3, [pc, #228]	; (8006b8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	015b      	lsls	r3, r3, #5
 8006aac:	0d1b      	lsrs	r3, r3, #20
 8006aae:	69fa      	ldr	r2, [r7, #28]
 8006ab0:	fb02 f303 	mul.w	r3, r2, r3
 8006ab4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ab6:	e054      	b.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006abe:	d050      	beq.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ac0:	f7fd fe0e 	bl	80046e0 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	69fa      	ldr	r2, [r7, #28]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d902      	bls.n	8006ad6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d13d      	bne.n	8006b52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ae4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aee:	d111      	bne.n	8006b14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006af8:	d004      	beq.n	8006b04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b02:	d107      	bne.n	8006b14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b1c:	d10f      	bne.n	8006b3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e017      	b.n	8006b82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	bf0c      	ite	eq
 8006b72:	2301      	moveq	r3, #1
 8006b74:	2300      	movne	r3, #0
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	79fb      	ldrb	r3, [r7, #7]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d19b      	bne.n	8006ab8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3720      	adds	r7, #32
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	200000a0 	.word	0x200000a0

08006b90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b088      	sub	sp, #32
 8006b94:	af02      	add	r7, sp, #8
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b9c:	4b1b      	ldr	r3, [pc, #108]	; (8006c0c <SPI_EndRxTxTransaction+0x7c>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a1b      	ldr	r2, [pc, #108]	; (8006c10 <SPI_EndRxTxTransaction+0x80>)
 8006ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba6:	0d5b      	lsrs	r3, r3, #21
 8006ba8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006bac:	fb02 f303 	mul.w	r3, r2, r3
 8006bb0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bba:	d112      	bne.n	8006be2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2180      	movs	r1, #128	; 0x80
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f7ff ff5a 	bl	8006a80 <SPI_WaitFlagStateUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d016      	beq.n	8006c00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd6:	f043 0220 	orr.w	r2, r3, #32
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e00f      	b.n	8006c02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00a      	beq.n	8006bfe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	3b01      	subs	r3, #1
 8006bec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf8:	2b80      	cmp	r3, #128	; 0x80
 8006bfa:	d0f2      	beq.n	8006be2 <SPI_EndRxTxTransaction+0x52>
 8006bfc:	e000      	b.n	8006c00 <SPI_EndRxTxTransaction+0x70>
        break;
 8006bfe:	bf00      	nop
  }

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3718      	adds	r7, #24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	200000a0 	.word	0x200000a0
 8006c10:	165e9f81 	.word	0x165e9f81

08006c14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e041      	b.n	8006caa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d106      	bne.n	8006c40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7fd fafc 	bl	8004238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	3304      	adds	r3, #4
 8006c50:	4619      	mov	r1, r3
 8006c52:	4610      	mov	r0, r2
 8006c54:	f000 fbb4 	bl	80073c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cc2:	b2db      	uxtb	r3, r3
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d001      	beq.n	8006ccc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e046      	b.n	8006d5a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2202      	movs	r2, #2
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a23      	ldr	r2, [pc, #140]	; (8006d68 <HAL_TIM_Base_Start+0xb4>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d022      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ce6:	d01d      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a1f      	ldr	r2, [pc, #124]	; (8006d6c <HAL_TIM_Base_Start+0xb8>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d018      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a1e      	ldr	r2, [pc, #120]	; (8006d70 <HAL_TIM_Base_Start+0xbc>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d013      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a1c      	ldr	r2, [pc, #112]	; (8006d74 <HAL_TIM_Base_Start+0xc0>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d00e      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a1b      	ldr	r2, [pc, #108]	; (8006d78 <HAL_TIM_Base_Start+0xc4>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d009      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a19      	ldr	r2, [pc, #100]	; (8006d7c <HAL_TIM_Base_Start+0xc8>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d004      	beq.n	8006d24 <HAL_TIM_Base_Start+0x70>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a18      	ldr	r2, [pc, #96]	; (8006d80 <HAL_TIM_Base_Start+0xcc>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d111      	bne.n	8006d48 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f003 0307 	and.w	r3, r3, #7
 8006d2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2b06      	cmp	r3, #6
 8006d34:	d010      	beq.n	8006d58 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f042 0201 	orr.w	r2, r2, #1
 8006d44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d46:	e007      	b.n	8006d58 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f042 0201 	orr.w	r2, r2, #1
 8006d56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	40010000 	.word	0x40010000
 8006d6c:	40000400 	.word	0x40000400
 8006d70:	40000800 	.word	0x40000800
 8006d74:	40000c00 	.word	0x40000c00
 8006d78:	40010400 	.word	0x40010400
 8006d7c:	40014000 	.word	0x40014000
 8006d80:	40001800 	.word	0x40001800

08006d84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d101      	bne.n	8006d96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e041      	b.n	8006e1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d106      	bne.n	8006db0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f839 	bl	8006e22 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	3304      	adds	r3, #4
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	4610      	mov	r0, r2
 8006dc4:	f000 fafc 	bl	80073c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3708      	adds	r7, #8
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b083      	sub	sp, #12
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e2a:	bf00      	nop
 8006e2c:	370c      	adds	r7, #12
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b082      	sub	sp, #8
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	f003 0302 	and.w	r3, r3, #2
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d122      	bne.n	8006e92 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	d11b      	bne.n	8006e92 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f06f 0202 	mvn.w	r2, #2
 8006e62:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	f003 0303 	and.w	r3, r3, #3
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d003      	beq.n	8006e80 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 fa82 	bl	8007382 <HAL_TIM_IC_CaptureCallback>
 8006e7e:	e005      	b.n	8006e8c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f000 fa74 	bl	800736e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 fa85 	bl	8007396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	f003 0304 	and.w	r3, r3, #4
 8006e9c:	2b04      	cmp	r3, #4
 8006e9e:	d122      	bne.n	8006ee6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	f003 0304 	and.w	r3, r3, #4
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d11b      	bne.n	8006ee6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f06f 0204 	mvn.w	r2, #4
 8006eb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2202      	movs	r2, #2
 8006ebc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	699b      	ldr	r3, [r3, #24]
 8006ec4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d003      	beq.n	8006ed4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fa58 	bl	8007382 <HAL_TIM_IC_CaptureCallback>
 8006ed2:	e005      	b.n	8006ee0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f000 fa4a 	bl	800736e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 fa5b 	bl	8007396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	f003 0308 	and.w	r3, r3, #8
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d122      	bne.n	8006f3a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b08      	cmp	r3, #8
 8006f00:	d11b      	bne.n	8006f3a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f06f 0208 	mvn.w	r2, #8
 8006f0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2204      	movs	r2, #4
 8006f10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69db      	ldr	r3, [r3, #28]
 8006f18:	f003 0303 	and.w	r3, r3, #3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d003      	beq.n	8006f28 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fa2e 	bl	8007382 <HAL_TIM_IC_CaptureCallback>
 8006f26:	e005      	b.n	8006f34 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 fa20 	bl	800736e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 fa31 	bl	8007396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	f003 0310 	and.w	r3, r3, #16
 8006f44:	2b10      	cmp	r3, #16
 8006f46:	d122      	bne.n	8006f8e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	f003 0310 	and.w	r3, r3, #16
 8006f52:	2b10      	cmp	r3, #16
 8006f54:	d11b      	bne.n	8006f8e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f06f 0210 	mvn.w	r2, #16
 8006f5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2208      	movs	r2, #8
 8006f64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d003      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 fa04 	bl	8007382 <HAL_TIM_IC_CaptureCallback>
 8006f7a:	e005      	b.n	8006f88 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f9f6 	bl	800736e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fa07 	bl	8007396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d10e      	bne.n	8006fba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d107      	bne.n	8006fba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f06f 0201 	mvn.w	r2, #1
 8006fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f9d0 	bl	800735a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc4:	2b80      	cmp	r3, #128	; 0x80
 8006fc6:	d10e      	bne.n	8006fe6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fd2:	2b80      	cmp	r3, #128	; 0x80
 8006fd4:	d107      	bne.n	8006fe6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 fd5d 	bl	8007aa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff0:	2b40      	cmp	r3, #64	; 0x40
 8006ff2:	d10e      	bne.n	8007012 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffe:	2b40      	cmp	r3, #64	; 0x40
 8007000:	d107      	bne.n	8007012 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800700a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 f9cc 	bl	80073aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	f003 0320 	and.w	r3, r3, #32
 800701c:	2b20      	cmp	r3, #32
 800701e:	d10e      	bne.n	800703e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f003 0320 	and.w	r3, r3, #32
 800702a:	2b20      	cmp	r3, #32
 800702c:	d107      	bne.n	800703e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f06f 0220 	mvn.w	r2, #32
 8007036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 fd27 	bl	8007a8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800703e:	bf00      	nop
 8007040:	3708      	adds	r7, #8
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
	...

08007048 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b086      	sub	sp, #24
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007054:	2300      	movs	r3, #0
 8007056:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800705e:	2b01      	cmp	r3, #1
 8007060:	d101      	bne.n	8007066 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007062:	2302      	movs	r3, #2
 8007064:	e0ae      	b.n	80071c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2b0c      	cmp	r3, #12
 8007072:	f200 809f 	bhi.w	80071b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007076:	a201      	add	r2, pc, #4	; (adr r2, 800707c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800707c:	080070b1 	.word	0x080070b1
 8007080:	080071b5 	.word	0x080071b5
 8007084:	080071b5 	.word	0x080071b5
 8007088:	080071b5 	.word	0x080071b5
 800708c:	080070f1 	.word	0x080070f1
 8007090:	080071b5 	.word	0x080071b5
 8007094:	080071b5 	.word	0x080071b5
 8007098:	080071b5 	.word	0x080071b5
 800709c:	08007133 	.word	0x08007133
 80070a0:	080071b5 	.word	0x080071b5
 80070a4:	080071b5 	.word	0x080071b5
 80070a8:	080071b5 	.word	0x080071b5
 80070ac:	08007173 	.word	0x08007173
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68b9      	ldr	r1, [r7, #8]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f000 fa22 	bl	8007500 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	699a      	ldr	r2, [r3, #24]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f042 0208 	orr.w	r2, r2, #8
 80070ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	699a      	ldr	r2, [r3, #24]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f022 0204 	bic.w	r2, r2, #4
 80070da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	6999      	ldr	r1, [r3, #24]
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	691a      	ldr	r2, [r3, #16]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	430a      	orrs	r2, r1
 80070ec:	619a      	str	r2, [r3, #24]
      break;
 80070ee:	e064      	b.n	80071ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68b9      	ldr	r1, [r7, #8]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 fa72 	bl	80075e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800710a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	699a      	ldr	r2, [r3, #24]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800711a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	6999      	ldr	r1, [r3, #24]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	021a      	lsls	r2, r3, #8
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	619a      	str	r2, [r3, #24]
      break;
 8007130:	e043      	b.n	80071ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68b9      	ldr	r1, [r7, #8]
 8007138:	4618      	mov	r0, r3
 800713a:	f000 fac7 	bl	80076cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	69da      	ldr	r2, [r3, #28]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f042 0208 	orr.w	r2, r2, #8
 800714c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69da      	ldr	r2, [r3, #28]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f022 0204 	bic.w	r2, r2, #4
 800715c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	69d9      	ldr	r1, [r3, #28]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	691a      	ldr	r2, [r3, #16]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	430a      	orrs	r2, r1
 800716e:	61da      	str	r2, [r3, #28]
      break;
 8007170:	e023      	b.n	80071ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68b9      	ldr	r1, [r7, #8]
 8007178:	4618      	mov	r0, r3
 800717a:	f000 fb1b 	bl	80077b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69da      	ldr	r2, [r3, #28]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800718c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	69da      	ldr	r2, [r3, #28]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800719c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	69d9      	ldr	r1, [r3, #28]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	691b      	ldr	r3, [r3, #16]
 80071a8:	021a      	lsls	r2, r3, #8
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	61da      	str	r2, [r3, #28]
      break;
 80071b2:	e002      	b.n	80071ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	75fb      	strb	r3, [r7, #23]
      break;
 80071b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3718      	adds	r7, #24
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071d6:	2300      	movs	r3, #0
 80071d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d101      	bne.n	80071e8 <HAL_TIM_ConfigClockSource+0x1c>
 80071e4:	2302      	movs	r3, #2
 80071e6:	e0b4      	b.n	8007352 <HAL_TIM_ConfigClockSource+0x186>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2202      	movs	r2, #2
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800720e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68ba      	ldr	r2, [r7, #8]
 8007216:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007220:	d03e      	beq.n	80072a0 <HAL_TIM_ConfigClockSource+0xd4>
 8007222:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007226:	f200 8087 	bhi.w	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 800722a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800722e:	f000 8086 	beq.w	800733e <HAL_TIM_ConfigClockSource+0x172>
 8007232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007236:	d87f      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007238:	2b70      	cmp	r3, #112	; 0x70
 800723a:	d01a      	beq.n	8007272 <HAL_TIM_ConfigClockSource+0xa6>
 800723c:	2b70      	cmp	r3, #112	; 0x70
 800723e:	d87b      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007240:	2b60      	cmp	r3, #96	; 0x60
 8007242:	d050      	beq.n	80072e6 <HAL_TIM_ConfigClockSource+0x11a>
 8007244:	2b60      	cmp	r3, #96	; 0x60
 8007246:	d877      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007248:	2b50      	cmp	r3, #80	; 0x50
 800724a:	d03c      	beq.n	80072c6 <HAL_TIM_ConfigClockSource+0xfa>
 800724c:	2b50      	cmp	r3, #80	; 0x50
 800724e:	d873      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007250:	2b40      	cmp	r3, #64	; 0x40
 8007252:	d058      	beq.n	8007306 <HAL_TIM_ConfigClockSource+0x13a>
 8007254:	2b40      	cmp	r3, #64	; 0x40
 8007256:	d86f      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007258:	2b30      	cmp	r3, #48	; 0x30
 800725a:	d064      	beq.n	8007326 <HAL_TIM_ConfigClockSource+0x15a>
 800725c:	2b30      	cmp	r3, #48	; 0x30
 800725e:	d86b      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007260:	2b20      	cmp	r3, #32
 8007262:	d060      	beq.n	8007326 <HAL_TIM_ConfigClockSource+0x15a>
 8007264:	2b20      	cmp	r3, #32
 8007266:	d867      	bhi.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
 8007268:	2b00      	cmp	r3, #0
 800726a:	d05c      	beq.n	8007326 <HAL_TIM_ConfigClockSource+0x15a>
 800726c:	2b10      	cmp	r3, #16
 800726e:	d05a      	beq.n	8007326 <HAL_TIM_ConfigClockSource+0x15a>
 8007270:	e062      	b.n	8007338 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6818      	ldr	r0, [r3, #0]
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	6899      	ldr	r1, [r3, #8]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	f000 fb67 	bl	8007954 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007294:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	609a      	str	r2, [r3, #8]
      break;
 800729e:	e04f      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6818      	ldr	r0, [r3, #0]
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	6899      	ldr	r1, [r3, #8]
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	f000 fb50 	bl	8007954 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689a      	ldr	r2, [r3, #8]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072c2:	609a      	str	r2, [r3, #8]
      break;
 80072c4:	e03c      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6818      	ldr	r0, [r3, #0]
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	6859      	ldr	r1, [r3, #4]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	461a      	mov	r2, r3
 80072d4:	f000 fac4 	bl	8007860 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2150      	movs	r1, #80	; 0x50
 80072de:	4618      	mov	r0, r3
 80072e0:	f000 fb1d 	bl	800791e <TIM_ITRx_SetConfig>
      break;
 80072e4:	e02c      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6818      	ldr	r0, [r3, #0]
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	6859      	ldr	r1, [r3, #4]
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	461a      	mov	r2, r3
 80072f4:	f000 fae3 	bl	80078be <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2160      	movs	r1, #96	; 0x60
 80072fe:	4618      	mov	r0, r3
 8007300:	f000 fb0d 	bl	800791e <TIM_ITRx_SetConfig>
      break;
 8007304:	e01c      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6818      	ldr	r0, [r3, #0]
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	6859      	ldr	r1, [r3, #4]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	461a      	mov	r2, r3
 8007314:	f000 faa4 	bl	8007860 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2140      	movs	r1, #64	; 0x40
 800731e:	4618      	mov	r0, r3
 8007320:	f000 fafd 	bl	800791e <TIM_ITRx_SetConfig>
      break;
 8007324:	e00c      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4619      	mov	r1, r3
 8007330:	4610      	mov	r0, r2
 8007332:	f000 faf4 	bl	800791e <TIM_ITRx_SetConfig>
      break;
 8007336:	e003      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	73fb      	strb	r3, [r7, #15]
      break;
 800733c:	e000      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800733e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007350:	7bfb      	ldrb	r3, [r7, #15]
}
 8007352:	4618      	mov	r0, r3
 8007354:	3710      	adds	r7, #16
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800735a:	b480      	push	{r7}
 800735c:	b083      	sub	sp, #12
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007362:	bf00      	nop
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800736e:	b480      	push	{r7}
 8007370:	b083      	sub	sp, #12
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007376:	bf00      	nop
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007382:	b480      	push	{r7}
 8007384:	b083      	sub	sp, #12
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800738a:	bf00      	nop
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr

08007396 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007396:	b480      	push	{r7}
 8007398:	b083      	sub	sp, #12
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800739e:	bf00      	nop
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073b2:	bf00      	nop
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr
	...

080073c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b085      	sub	sp, #20
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a40      	ldr	r2, [pc, #256]	; (80074d4 <TIM_Base_SetConfig+0x114>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d013      	beq.n	8007400 <TIM_Base_SetConfig+0x40>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073de:	d00f      	beq.n	8007400 <TIM_Base_SetConfig+0x40>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a3d      	ldr	r2, [pc, #244]	; (80074d8 <TIM_Base_SetConfig+0x118>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d00b      	beq.n	8007400 <TIM_Base_SetConfig+0x40>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a3c      	ldr	r2, [pc, #240]	; (80074dc <TIM_Base_SetConfig+0x11c>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d007      	beq.n	8007400 <TIM_Base_SetConfig+0x40>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a3b      	ldr	r2, [pc, #236]	; (80074e0 <TIM_Base_SetConfig+0x120>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d003      	beq.n	8007400 <TIM_Base_SetConfig+0x40>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a3a      	ldr	r2, [pc, #232]	; (80074e4 <TIM_Base_SetConfig+0x124>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d108      	bne.n	8007412 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	4313      	orrs	r3, r2
 8007410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a2f      	ldr	r2, [pc, #188]	; (80074d4 <TIM_Base_SetConfig+0x114>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d02b      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007420:	d027      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a2c      	ldr	r2, [pc, #176]	; (80074d8 <TIM_Base_SetConfig+0x118>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d023      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a2b      	ldr	r2, [pc, #172]	; (80074dc <TIM_Base_SetConfig+0x11c>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d01f      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a2a      	ldr	r2, [pc, #168]	; (80074e0 <TIM_Base_SetConfig+0x120>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d01b      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a29      	ldr	r2, [pc, #164]	; (80074e4 <TIM_Base_SetConfig+0x124>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d017      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a28      	ldr	r2, [pc, #160]	; (80074e8 <TIM_Base_SetConfig+0x128>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d013      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a27      	ldr	r2, [pc, #156]	; (80074ec <TIM_Base_SetConfig+0x12c>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d00f      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a26      	ldr	r2, [pc, #152]	; (80074f0 <TIM_Base_SetConfig+0x130>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d00b      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a25      	ldr	r2, [pc, #148]	; (80074f4 <TIM_Base_SetConfig+0x134>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d007      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a24      	ldr	r2, [pc, #144]	; (80074f8 <TIM_Base_SetConfig+0x138>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d003      	beq.n	8007472 <TIM_Base_SetConfig+0xb2>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	4a23      	ldr	r2, [pc, #140]	; (80074fc <TIM_Base_SetConfig+0x13c>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d108      	bne.n	8007484 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	4313      	orrs	r3, r2
 8007482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	4313      	orrs	r3, r2
 8007490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a0a      	ldr	r2, [pc, #40]	; (80074d4 <TIM_Base_SetConfig+0x114>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d003      	beq.n	80074b8 <TIM_Base_SetConfig+0xf8>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4a0c      	ldr	r2, [pc, #48]	; (80074e4 <TIM_Base_SetConfig+0x124>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d103      	bne.n	80074c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	691a      	ldr	r2, [r3, #16]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	615a      	str	r2, [r3, #20]
}
 80074c6:	bf00      	nop
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	40010000 	.word	0x40010000
 80074d8:	40000400 	.word	0x40000400
 80074dc:	40000800 	.word	0x40000800
 80074e0:	40000c00 	.word	0x40000c00
 80074e4:	40010400 	.word	0x40010400
 80074e8:	40014000 	.word	0x40014000
 80074ec:	40014400 	.word	0x40014400
 80074f0:	40014800 	.word	0x40014800
 80074f4:	40001800 	.word	0x40001800
 80074f8:	40001c00 	.word	0x40001c00
 80074fc:	40002000 	.word	0x40002000

08007500 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007500:	b480      	push	{r7}
 8007502:	b087      	sub	sp, #28
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a1b      	ldr	r3, [r3, #32]
 800750e:	f023 0201 	bic.w	r2, r3, #1
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6a1b      	ldr	r3, [r3, #32]
 800751a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800752e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f023 0303 	bic.w	r3, r3, #3
 8007536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	4313      	orrs	r3, r2
 8007540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	f023 0302 	bic.w	r3, r3, #2
 8007548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	4313      	orrs	r3, r2
 8007552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a20      	ldr	r2, [pc, #128]	; (80075d8 <TIM_OC1_SetConfig+0xd8>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d003      	beq.n	8007564 <TIM_OC1_SetConfig+0x64>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a1f      	ldr	r2, [pc, #124]	; (80075dc <TIM_OC1_SetConfig+0xdc>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d10c      	bne.n	800757e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f023 0308 	bic.w	r3, r3, #8
 800756a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	4313      	orrs	r3, r2
 8007574:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	f023 0304 	bic.w	r3, r3, #4
 800757c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a15      	ldr	r2, [pc, #84]	; (80075d8 <TIM_OC1_SetConfig+0xd8>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d003      	beq.n	800758e <TIM_OC1_SetConfig+0x8e>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4a14      	ldr	r2, [pc, #80]	; (80075dc <TIM_OC1_SetConfig+0xdc>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d111      	bne.n	80075b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800759c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	693a      	ldr	r2, [r7, #16]
 80075a4:	4313      	orrs	r3, r2
 80075a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	699b      	ldr	r3, [r3, #24]
 80075ac:	693a      	ldr	r2, [r7, #16]
 80075ae:	4313      	orrs	r3, r2
 80075b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	685a      	ldr	r2, [r3, #4]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	621a      	str	r2, [r3, #32]
}
 80075cc:	bf00      	nop
 80075ce:	371c      	adds	r7, #28
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	40010000 	.word	0x40010000
 80075dc:	40010400 	.word	0x40010400

080075e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b087      	sub	sp, #28
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	f023 0210 	bic.w	r2, r3, #16
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800760e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007616:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	021b      	lsls	r3, r3, #8
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	4313      	orrs	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	f023 0320 	bic.w	r3, r3, #32
 800762a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	011b      	lsls	r3, r3, #4
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	4313      	orrs	r3, r2
 8007636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a22      	ldr	r2, [pc, #136]	; (80076c4 <TIM_OC2_SetConfig+0xe4>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d003      	beq.n	8007648 <TIM_OC2_SetConfig+0x68>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a21      	ldr	r2, [pc, #132]	; (80076c8 <TIM_OC2_SetConfig+0xe8>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d10d      	bne.n	8007664 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800764e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	011b      	lsls	r3, r3, #4
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	4313      	orrs	r3, r2
 800765a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007662:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a17      	ldr	r2, [pc, #92]	; (80076c4 <TIM_OC2_SetConfig+0xe4>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d003      	beq.n	8007674 <TIM_OC2_SetConfig+0x94>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a16      	ldr	r2, [pc, #88]	; (80076c8 <TIM_OC2_SetConfig+0xe8>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d113      	bne.n	800769c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800767a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007682:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	693a      	ldr	r2, [r7, #16]
 800768c:	4313      	orrs	r3, r2
 800768e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	699b      	ldr	r3, [r3, #24]
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	4313      	orrs	r3, r2
 800769a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	685a      	ldr	r2, [r3, #4]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	621a      	str	r2, [r3, #32]
}
 80076b6:	bf00      	nop
 80076b8:	371c      	adds	r7, #28
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	40010000 	.word	0x40010000
 80076c8:	40010400 	.word	0x40010400

080076cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b087      	sub	sp, #28
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	69db      	ldr	r3, [r3, #28]
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f023 0303 	bic.w	r3, r3, #3
 8007702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	4313      	orrs	r3, r2
 800770c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007714:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	021b      	lsls	r3, r3, #8
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	4313      	orrs	r3, r2
 8007720:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a21      	ldr	r2, [pc, #132]	; (80077ac <TIM_OC3_SetConfig+0xe0>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d003      	beq.n	8007732 <TIM_OC3_SetConfig+0x66>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a20      	ldr	r2, [pc, #128]	; (80077b0 <TIM_OC3_SetConfig+0xe4>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d10d      	bne.n	800774e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007738:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	021b      	lsls	r3, r3, #8
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	4313      	orrs	r3, r2
 8007744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800774c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a16      	ldr	r2, [pc, #88]	; (80077ac <TIM_OC3_SetConfig+0xe0>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d003      	beq.n	800775e <TIM_OC3_SetConfig+0x92>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a15      	ldr	r2, [pc, #84]	; (80077b0 <TIM_OC3_SetConfig+0xe4>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d113      	bne.n	8007786 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800776c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	011b      	lsls	r3, r3, #4
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	4313      	orrs	r3, r2
 8007778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	011b      	lsls	r3, r3, #4
 8007780:	693a      	ldr	r2, [r7, #16]
 8007782:	4313      	orrs	r3, r2
 8007784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	621a      	str	r2, [r3, #32]
}
 80077a0:	bf00      	nop
 80077a2:	371c      	adds	r7, #28
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr
 80077ac:	40010000 	.word	0x40010000
 80077b0:	40010400 	.word	0x40010400

080077b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	69db      	ldr	r3, [r3, #28]
 80077da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	021b      	lsls	r3, r3, #8
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	031b      	lsls	r3, r3, #12
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	4313      	orrs	r3, r2
 800780a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a12      	ldr	r2, [pc, #72]	; (8007858 <TIM_OC4_SetConfig+0xa4>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d003      	beq.n	800781c <TIM_OC4_SetConfig+0x68>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a11      	ldr	r2, [pc, #68]	; (800785c <TIM_OC4_SetConfig+0xa8>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d109      	bne.n	8007830 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007822:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	019b      	lsls	r3, r3, #6
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	4313      	orrs	r3, r2
 800782e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	621a      	str	r2, [r3, #32]
}
 800784a:	bf00      	nop
 800784c:	371c      	adds	r7, #28
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	40010000 	.word	0x40010000
 800785c:	40010400 	.word	0x40010400

08007860 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007860:	b480      	push	{r7}
 8007862:	b087      	sub	sp, #28
 8007864:	af00      	add	r7, sp, #0
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6a1b      	ldr	r3, [r3, #32]
 8007876:	f023 0201 	bic.w	r2, r3, #1
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800788a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	011b      	lsls	r3, r3, #4
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	4313      	orrs	r3, r2
 8007894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	f023 030a 	bic.w	r3, r3, #10
 800789c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800789e:	697a      	ldr	r2, [r7, #20]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	621a      	str	r2, [r3, #32]
}
 80078b2:	bf00      	nop
 80078b4:	371c      	adds	r7, #28
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078be:	b480      	push	{r7}
 80078c0:	b087      	sub	sp, #28
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	60f8      	str	r0, [r7, #12]
 80078c6:	60b9      	str	r1, [r7, #8]
 80078c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	f023 0210 	bic.w	r2, r3, #16
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	031b      	lsls	r3, r3, #12
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	011b      	lsls	r3, r3, #4
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	621a      	str	r2, [r3, #32]
}
 8007912:	bf00      	nop
 8007914:	371c      	adds	r7, #28
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr

0800791e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800791e:	b480      	push	{r7}
 8007920:	b085      	sub	sp, #20
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007934:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	4313      	orrs	r3, r2
 800793c:	f043 0307 	orr.w	r3, r3, #7
 8007940:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	609a      	str	r2, [r3, #8]
}
 8007948:	bf00      	nop
 800794a:	3714      	adds	r7, #20
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007954:	b480      	push	{r7}
 8007956:	b087      	sub	sp, #28
 8007958:	af00      	add	r7, sp, #0
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	607a      	str	r2, [r7, #4]
 8007960:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800796e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	021a      	lsls	r2, r3, #8
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	431a      	orrs	r2, r3
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	4313      	orrs	r3, r2
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	4313      	orrs	r3, r2
 8007980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	609a      	str	r2, [r3, #8]
}
 8007988:	bf00      	nop
 800798a:	371c      	adds	r7, #28
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007994:	b480      	push	{r7}
 8007996:	b085      	sub	sp, #20
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d101      	bne.n	80079ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079a8:	2302      	movs	r3, #2
 80079aa:	e05a      	b.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2202      	movs	r2, #2
 80079b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	4313      	orrs	r3, r2
 80079dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a21      	ldr	r2, [pc, #132]	; (8007a70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d022      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079f8:	d01d      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a1d      	ldr	r2, [pc, #116]	; (8007a74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d018      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a1b      	ldr	r2, [pc, #108]	; (8007a78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d013      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a1a      	ldr	r2, [pc, #104]	; (8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d00e      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a18      	ldr	r2, [pc, #96]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d009      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a17      	ldr	r2, [pc, #92]	; (8007a84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d004      	beq.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a15      	ldr	r2, [pc, #84]	; (8007a88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d10c      	bne.n	8007a50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3714      	adds	r7, #20
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	40010000 	.word	0x40010000
 8007a74:	40000400 	.word	0x40000400
 8007a78:	40000800 	.word	0x40000800
 8007a7c:	40000c00 	.word	0x40000c00
 8007a80:	40010400 	.word	0x40010400
 8007a84:	40014000 	.word	0x40014000
 8007a88:	40001800 	.word	0x40001800

08007a8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b082      	sub	sp, #8
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d101      	bne.n	8007ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e03f      	b.n	8007b46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d106      	bne.n	8007ae0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f7fc fcf4 	bl	80044c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2224      	movs	r2, #36	; 0x24
 8007ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007af6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f829 	bl	8007b50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	691a      	ldr	r2, [r3, #16]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	695a      	ldr	r2, [r3, #20]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68da      	ldr	r2, [r3, #12]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2220      	movs	r2, #32
 8007b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
	...

08007b50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b54:	b0c0      	sub	sp, #256	; 0x100
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b6c:	68d9      	ldr	r1, [r3, #12]
 8007b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	ea40 0301 	orr.w	r3, r0, r1
 8007b78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b7e:	689a      	ldr	r2, [r3, #8]
 8007b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	431a      	orrs	r2, r3
 8007b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b8c:	695b      	ldr	r3, [r3, #20]
 8007b8e:	431a      	orrs	r2, r3
 8007b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b94:	69db      	ldr	r3, [r3, #28]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007ba8:	f021 010c 	bic.w	r1, r1, #12
 8007bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007bb6:	430b      	orrs	r3, r1
 8007bb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bca:	6999      	ldr	r1, [r3, #24]
 8007bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	ea40 0301 	orr.w	r3, r0, r1
 8007bd6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	4b8f      	ldr	r3, [pc, #572]	; (8007e1c <UART_SetConfig+0x2cc>)
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d005      	beq.n	8007bf0 <UART_SetConfig+0xa0>
 8007be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	4b8d      	ldr	r3, [pc, #564]	; (8007e20 <UART_SetConfig+0x2d0>)
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d104      	bne.n	8007bfa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007bf0:	f7fe faf4 	bl	80061dc <HAL_RCC_GetPCLK2Freq>
 8007bf4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007bf8:	e003      	b.n	8007c02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007bfa:	f7fe fadb 	bl	80061b4 <HAL_RCC_GetPCLK1Freq>
 8007bfe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c06:	69db      	ldr	r3, [r3, #28]
 8007c08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c0c:	f040 810c 	bne.w	8007e28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c14:	2200      	movs	r2, #0
 8007c16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c1a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007c1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007c22:	4622      	mov	r2, r4
 8007c24:	462b      	mov	r3, r5
 8007c26:	1891      	adds	r1, r2, r2
 8007c28:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c2a:	415b      	adcs	r3, r3
 8007c2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c32:	4621      	mov	r1, r4
 8007c34:	eb12 0801 	adds.w	r8, r2, r1
 8007c38:	4629      	mov	r1, r5
 8007c3a:	eb43 0901 	adc.w	r9, r3, r1
 8007c3e:	f04f 0200 	mov.w	r2, #0
 8007c42:	f04f 0300 	mov.w	r3, #0
 8007c46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c52:	4690      	mov	r8, r2
 8007c54:	4699      	mov	r9, r3
 8007c56:	4623      	mov	r3, r4
 8007c58:	eb18 0303 	adds.w	r3, r8, r3
 8007c5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007c60:	462b      	mov	r3, r5
 8007c62:	eb49 0303 	adc.w	r3, r9, r3
 8007c66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007c76:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007c7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007c7e:	460b      	mov	r3, r1
 8007c80:	18db      	adds	r3, r3, r3
 8007c82:	653b      	str	r3, [r7, #80]	; 0x50
 8007c84:	4613      	mov	r3, r2
 8007c86:	eb42 0303 	adc.w	r3, r2, r3
 8007c8a:	657b      	str	r3, [r7, #84]	; 0x54
 8007c8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007c90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007c94:	f7f8 ff74 	bl	8000b80 <__aeabi_uldivmod>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	4b61      	ldr	r3, [pc, #388]	; (8007e24 <UART_SetConfig+0x2d4>)
 8007c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8007ca2:	095b      	lsrs	r3, r3, #5
 8007ca4:	011c      	lsls	r4, r3, #4
 8007ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cb0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007cb4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007cb8:	4642      	mov	r2, r8
 8007cba:	464b      	mov	r3, r9
 8007cbc:	1891      	adds	r1, r2, r2
 8007cbe:	64b9      	str	r1, [r7, #72]	; 0x48
 8007cc0:	415b      	adcs	r3, r3
 8007cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cc4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007cc8:	4641      	mov	r1, r8
 8007cca:	eb12 0a01 	adds.w	sl, r2, r1
 8007cce:	4649      	mov	r1, r9
 8007cd0:	eb43 0b01 	adc.w	fp, r3, r1
 8007cd4:	f04f 0200 	mov.w	r2, #0
 8007cd8:	f04f 0300 	mov.w	r3, #0
 8007cdc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007ce0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ce4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ce8:	4692      	mov	sl, r2
 8007cea:	469b      	mov	fp, r3
 8007cec:	4643      	mov	r3, r8
 8007cee:	eb1a 0303 	adds.w	r3, sl, r3
 8007cf2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007cf6:	464b      	mov	r3, r9
 8007cf8:	eb4b 0303 	adc.w	r3, fp, r3
 8007cfc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d0c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007d10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007d14:	460b      	mov	r3, r1
 8007d16:	18db      	adds	r3, r3, r3
 8007d18:	643b      	str	r3, [r7, #64]	; 0x40
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	eb42 0303 	adc.w	r3, r2, r3
 8007d20:	647b      	str	r3, [r7, #68]	; 0x44
 8007d22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007d2a:	f7f8 ff29 	bl	8000b80 <__aeabi_uldivmod>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	460b      	mov	r3, r1
 8007d32:	4611      	mov	r1, r2
 8007d34:	4b3b      	ldr	r3, [pc, #236]	; (8007e24 <UART_SetConfig+0x2d4>)
 8007d36:	fba3 2301 	umull	r2, r3, r3, r1
 8007d3a:	095b      	lsrs	r3, r3, #5
 8007d3c:	2264      	movs	r2, #100	; 0x64
 8007d3e:	fb02 f303 	mul.w	r3, r2, r3
 8007d42:	1acb      	subs	r3, r1, r3
 8007d44:	00db      	lsls	r3, r3, #3
 8007d46:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007d4a:	4b36      	ldr	r3, [pc, #216]	; (8007e24 <UART_SetConfig+0x2d4>)
 8007d4c:	fba3 2302 	umull	r2, r3, r3, r2
 8007d50:	095b      	lsrs	r3, r3, #5
 8007d52:	005b      	lsls	r3, r3, #1
 8007d54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007d58:	441c      	add	r4, r3
 8007d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d64:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007d68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007d6c:	4642      	mov	r2, r8
 8007d6e:	464b      	mov	r3, r9
 8007d70:	1891      	adds	r1, r2, r2
 8007d72:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d74:	415b      	adcs	r3, r3
 8007d76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007d7c:	4641      	mov	r1, r8
 8007d7e:	1851      	adds	r1, r2, r1
 8007d80:	6339      	str	r1, [r7, #48]	; 0x30
 8007d82:	4649      	mov	r1, r9
 8007d84:	414b      	adcs	r3, r1
 8007d86:	637b      	str	r3, [r7, #52]	; 0x34
 8007d88:	f04f 0200 	mov.w	r2, #0
 8007d8c:	f04f 0300 	mov.w	r3, #0
 8007d90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007d94:	4659      	mov	r1, fp
 8007d96:	00cb      	lsls	r3, r1, #3
 8007d98:	4651      	mov	r1, sl
 8007d9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d9e:	4651      	mov	r1, sl
 8007da0:	00ca      	lsls	r2, r1, #3
 8007da2:	4610      	mov	r0, r2
 8007da4:	4619      	mov	r1, r3
 8007da6:	4603      	mov	r3, r0
 8007da8:	4642      	mov	r2, r8
 8007daa:	189b      	adds	r3, r3, r2
 8007dac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007db0:	464b      	mov	r3, r9
 8007db2:	460a      	mov	r2, r1
 8007db4:	eb42 0303 	adc.w	r3, r2, r3
 8007db8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007dc8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007dcc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	18db      	adds	r3, r3, r3
 8007dd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	eb42 0303 	adc.w	r3, r2, r3
 8007ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007dde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007de2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007de6:	f7f8 fecb 	bl	8000b80 <__aeabi_uldivmod>
 8007dea:	4602      	mov	r2, r0
 8007dec:	460b      	mov	r3, r1
 8007dee:	4b0d      	ldr	r3, [pc, #52]	; (8007e24 <UART_SetConfig+0x2d4>)
 8007df0:	fba3 1302 	umull	r1, r3, r3, r2
 8007df4:	095b      	lsrs	r3, r3, #5
 8007df6:	2164      	movs	r1, #100	; 0x64
 8007df8:	fb01 f303 	mul.w	r3, r1, r3
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	3332      	adds	r3, #50	; 0x32
 8007e02:	4a08      	ldr	r2, [pc, #32]	; (8007e24 <UART_SetConfig+0x2d4>)
 8007e04:	fba2 2303 	umull	r2, r3, r2, r3
 8007e08:	095b      	lsrs	r3, r3, #5
 8007e0a:	f003 0207 	and.w	r2, r3, #7
 8007e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4422      	add	r2, r4
 8007e16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e18:	e105      	b.n	8008026 <UART_SetConfig+0x4d6>
 8007e1a:	bf00      	nop
 8007e1c:	40011000 	.word	0x40011000
 8007e20:	40011400 	.word	0x40011400
 8007e24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007e32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007e36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007e3a:	4642      	mov	r2, r8
 8007e3c:	464b      	mov	r3, r9
 8007e3e:	1891      	adds	r1, r2, r2
 8007e40:	6239      	str	r1, [r7, #32]
 8007e42:	415b      	adcs	r3, r3
 8007e44:	627b      	str	r3, [r7, #36]	; 0x24
 8007e46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e4a:	4641      	mov	r1, r8
 8007e4c:	1854      	adds	r4, r2, r1
 8007e4e:	4649      	mov	r1, r9
 8007e50:	eb43 0501 	adc.w	r5, r3, r1
 8007e54:	f04f 0200 	mov.w	r2, #0
 8007e58:	f04f 0300 	mov.w	r3, #0
 8007e5c:	00eb      	lsls	r3, r5, #3
 8007e5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e62:	00e2      	lsls	r2, r4, #3
 8007e64:	4614      	mov	r4, r2
 8007e66:	461d      	mov	r5, r3
 8007e68:	4643      	mov	r3, r8
 8007e6a:	18e3      	adds	r3, r4, r3
 8007e6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007e70:	464b      	mov	r3, r9
 8007e72:	eb45 0303 	adc.w	r3, r5, r3
 8007e76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007e86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007e8a:	f04f 0200 	mov.w	r2, #0
 8007e8e:	f04f 0300 	mov.w	r3, #0
 8007e92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007e96:	4629      	mov	r1, r5
 8007e98:	008b      	lsls	r3, r1, #2
 8007e9a:	4621      	mov	r1, r4
 8007e9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ea0:	4621      	mov	r1, r4
 8007ea2:	008a      	lsls	r2, r1, #2
 8007ea4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007ea8:	f7f8 fe6a 	bl	8000b80 <__aeabi_uldivmod>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4b60      	ldr	r3, [pc, #384]	; (8008034 <UART_SetConfig+0x4e4>)
 8007eb2:	fba3 2302 	umull	r2, r3, r3, r2
 8007eb6:	095b      	lsrs	r3, r3, #5
 8007eb8:	011c      	lsls	r4, r3, #4
 8007eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007ec4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ec8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007ecc:	4642      	mov	r2, r8
 8007ece:	464b      	mov	r3, r9
 8007ed0:	1891      	adds	r1, r2, r2
 8007ed2:	61b9      	str	r1, [r7, #24]
 8007ed4:	415b      	adcs	r3, r3
 8007ed6:	61fb      	str	r3, [r7, #28]
 8007ed8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007edc:	4641      	mov	r1, r8
 8007ede:	1851      	adds	r1, r2, r1
 8007ee0:	6139      	str	r1, [r7, #16]
 8007ee2:	4649      	mov	r1, r9
 8007ee4:	414b      	adcs	r3, r1
 8007ee6:	617b      	str	r3, [r7, #20]
 8007ee8:	f04f 0200 	mov.w	r2, #0
 8007eec:	f04f 0300 	mov.w	r3, #0
 8007ef0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ef4:	4659      	mov	r1, fp
 8007ef6:	00cb      	lsls	r3, r1, #3
 8007ef8:	4651      	mov	r1, sl
 8007efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007efe:	4651      	mov	r1, sl
 8007f00:	00ca      	lsls	r2, r1, #3
 8007f02:	4610      	mov	r0, r2
 8007f04:	4619      	mov	r1, r3
 8007f06:	4603      	mov	r3, r0
 8007f08:	4642      	mov	r2, r8
 8007f0a:	189b      	adds	r3, r3, r2
 8007f0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f10:	464b      	mov	r3, r9
 8007f12:	460a      	mov	r2, r1
 8007f14:	eb42 0303 	adc.w	r3, r2, r3
 8007f18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f26:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007f28:	f04f 0200 	mov.w	r2, #0
 8007f2c:	f04f 0300 	mov.w	r3, #0
 8007f30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007f34:	4649      	mov	r1, r9
 8007f36:	008b      	lsls	r3, r1, #2
 8007f38:	4641      	mov	r1, r8
 8007f3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f3e:	4641      	mov	r1, r8
 8007f40:	008a      	lsls	r2, r1, #2
 8007f42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007f46:	f7f8 fe1b 	bl	8000b80 <__aeabi_uldivmod>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	4b39      	ldr	r3, [pc, #228]	; (8008034 <UART_SetConfig+0x4e4>)
 8007f50:	fba3 1302 	umull	r1, r3, r3, r2
 8007f54:	095b      	lsrs	r3, r3, #5
 8007f56:	2164      	movs	r1, #100	; 0x64
 8007f58:	fb01 f303 	mul.w	r3, r1, r3
 8007f5c:	1ad3      	subs	r3, r2, r3
 8007f5e:	011b      	lsls	r3, r3, #4
 8007f60:	3332      	adds	r3, #50	; 0x32
 8007f62:	4a34      	ldr	r2, [pc, #208]	; (8008034 <UART_SetConfig+0x4e4>)
 8007f64:	fba2 2303 	umull	r2, r3, r2, r3
 8007f68:	095b      	lsrs	r3, r3, #5
 8007f6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f6e:	441c      	add	r4, r3
 8007f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f74:	2200      	movs	r2, #0
 8007f76:	673b      	str	r3, [r7, #112]	; 0x70
 8007f78:	677a      	str	r2, [r7, #116]	; 0x74
 8007f7a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007f7e:	4642      	mov	r2, r8
 8007f80:	464b      	mov	r3, r9
 8007f82:	1891      	adds	r1, r2, r2
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	415b      	adcs	r3, r3
 8007f88:	60fb      	str	r3, [r7, #12]
 8007f8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f8e:	4641      	mov	r1, r8
 8007f90:	1851      	adds	r1, r2, r1
 8007f92:	6039      	str	r1, [r7, #0]
 8007f94:	4649      	mov	r1, r9
 8007f96:	414b      	adcs	r3, r1
 8007f98:	607b      	str	r3, [r7, #4]
 8007f9a:	f04f 0200 	mov.w	r2, #0
 8007f9e:	f04f 0300 	mov.w	r3, #0
 8007fa2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007fa6:	4659      	mov	r1, fp
 8007fa8:	00cb      	lsls	r3, r1, #3
 8007faa:	4651      	mov	r1, sl
 8007fac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fb0:	4651      	mov	r1, sl
 8007fb2:	00ca      	lsls	r2, r1, #3
 8007fb4:	4610      	mov	r0, r2
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	4603      	mov	r3, r0
 8007fba:	4642      	mov	r2, r8
 8007fbc:	189b      	adds	r3, r3, r2
 8007fbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fc0:	464b      	mov	r3, r9
 8007fc2:	460a      	mov	r2, r1
 8007fc4:	eb42 0303 	adc.w	r3, r2, r3
 8007fc8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	663b      	str	r3, [r7, #96]	; 0x60
 8007fd4:	667a      	str	r2, [r7, #100]	; 0x64
 8007fd6:	f04f 0200 	mov.w	r2, #0
 8007fda:	f04f 0300 	mov.w	r3, #0
 8007fde:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007fe2:	4649      	mov	r1, r9
 8007fe4:	008b      	lsls	r3, r1, #2
 8007fe6:	4641      	mov	r1, r8
 8007fe8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fec:	4641      	mov	r1, r8
 8007fee:	008a      	lsls	r2, r1, #2
 8007ff0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007ff4:	f7f8 fdc4 	bl	8000b80 <__aeabi_uldivmod>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	4b0d      	ldr	r3, [pc, #52]	; (8008034 <UART_SetConfig+0x4e4>)
 8007ffe:	fba3 1302 	umull	r1, r3, r3, r2
 8008002:	095b      	lsrs	r3, r3, #5
 8008004:	2164      	movs	r1, #100	; 0x64
 8008006:	fb01 f303 	mul.w	r3, r1, r3
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	011b      	lsls	r3, r3, #4
 800800e:	3332      	adds	r3, #50	; 0x32
 8008010:	4a08      	ldr	r2, [pc, #32]	; (8008034 <UART_SetConfig+0x4e4>)
 8008012:	fba2 2303 	umull	r2, r3, r2, r3
 8008016:	095b      	lsrs	r3, r3, #5
 8008018:	f003 020f 	and.w	r2, r3, #15
 800801c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4422      	add	r2, r4
 8008024:	609a      	str	r2, [r3, #8]
}
 8008026:	bf00      	nop
 8008028:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800802c:	46bd      	mov	sp, r7
 800802e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008032:	bf00      	nop
 8008034:	51eb851f 	.word	0x51eb851f

08008038 <__errno>:
 8008038:	4b01      	ldr	r3, [pc, #4]	; (8008040 <__errno+0x8>)
 800803a:	6818      	ldr	r0, [r3, #0]
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	200000ac 	.word	0x200000ac

08008044 <__libc_init_array>:
 8008044:	b570      	push	{r4, r5, r6, lr}
 8008046:	4d0d      	ldr	r5, [pc, #52]	; (800807c <__libc_init_array+0x38>)
 8008048:	4c0d      	ldr	r4, [pc, #52]	; (8008080 <__libc_init_array+0x3c>)
 800804a:	1b64      	subs	r4, r4, r5
 800804c:	10a4      	asrs	r4, r4, #2
 800804e:	2600      	movs	r6, #0
 8008050:	42a6      	cmp	r6, r4
 8008052:	d109      	bne.n	8008068 <__libc_init_array+0x24>
 8008054:	4d0b      	ldr	r5, [pc, #44]	; (8008084 <__libc_init_array+0x40>)
 8008056:	4c0c      	ldr	r4, [pc, #48]	; (8008088 <__libc_init_array+0x44>)
 8008058:	f000 ff68 	bl	8008f2c <_init>
 800805c:	1b64      	subs	r4, r4, r5
 800805e:	10a4      	asrs	r4, r4, #2
 8008060:	2600      	movs	r6, #0
 8008062:	42a6      	cmp	r6, r4
 8008064:	d105      	bne.n	8008072 <__libc_init_array+0x2e>
 8008066:	bd70      	pop	{r4, r5, r6, pc}
 8008068:	f855 3b04 	ldr.w	r3, [r5], #4
 800806c:	4798      	blx	r3
 800806e:	3601      	adds	r6, #1
 8008070:	e7ee      	b.n	8008050 <__libc_init_array+0xc>
 8008072:	f855 3b04 	ldr.w	r3, [r5], #4
 8008076:	4798      	blx	r3
 8008078:	3601      	adds	r6, #1
 800807a:	e7f2      	b.n	8008062 <__libc_init_array+0x1e>
 800807c:	08009e98 	.word	0x08009e98
 8008080:	08009e98 	.word	0x08009e98
 8008084:	08009e98 	.word	0x08009e98
 8008088:	08009e9c 	.word	0x08009e9c

0800808c <memset>:
 800808c:	4402      	add	r2, r0
 800808e:	4603      	mov	r3, r0
 8008090:	4293      	cmp	r3, r2
 8008092:	d100      	bne.n	8008096 <memset+0xa>
 8008094:	4770      	bx	lr
 8008096:	f803 1b01 	strb.w	r1, [r3], #1
 800809a:	e7f9      	b.n	8008090 <memset+0x4>

0800809c <pow>:
 800809c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809e:	ed2d 8b02 	vpush	{d8}
 80080a2:	eeb0 8a40 	vmov.f32	s16, s0
 80080a6:	eef0 8a60 	vmov.f32	s17, s1
 80080aa:	ec55 4b11 	vmov	r4, r5, d1
 80080ae:	f000 f893 	bl	80081d8 <__ieee754_pow>
 80080b2:	4622      	mov	r2, r4
 80080b4:	462b      	mov	r3, r5
 80080b6:	4620      	mov	r0, r4
 80080b8:	4629      	mov	r1, r5
 80080ba:	ec57 6b10 	vmov	r6, r7, d0
 80080be:	f7f8 fcd9 	bl	8000a74 <__aeabi_dcmpun>
 80080c2:	2800      	cmp	r0, #0
 80080c4:	d13b      	bne.n	800813e <pow+0xa2>
 80080c6:	ec51 0b18 	vmov	r0, r1, d8
 80080ca:	2200      	movs	r2, #0
 80080cc:	2300      	movs	r3, #0
 80080ce:	f7f8 fc9f 	bl	8000a10 <__aeabi_dcmpeq>
 80080d2:	b1b8      	cbz	r0, 8008104 <pow+0x68>
 80080d4:	2200      	movs	r2, #0
 80080d6:	2300      	movs	r3, #0
 80080d8:	4620      	mov	r0, r4
 80080da:	4629      	mov	r1, r5
 80080dc:	f7f8 fc98 	bl	8000a10 <__aeabi_dcmpeq>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d146      	bne.n	8008172 <pow+0xd6>
 80080e4:	ec45 4b10 	vmov	d0, r4, r5
 80080e8:	f000 fe8f 	bl	8008e0a <finite>
 80080ec:	b338      	cbz	r0, 800813e <pow+0xa2>
 80080ee:	2200      	movs	r2, #0
 80080f0:	2300      	movs	r3, #0
 80080f2:	4620      	mov	r0, r4
 80080f4:	4629      	mov	r1, r5
 80080f6:	f7f8 fc95 	bl	8000a24 <__aeabi_dcmplt>
 80080fa:	b300      	cbz	r0, 800813e <pow+0xa2>
 80080fc:	f7ff ff9c 	bl	8008038 <__errno>
 8008100:	2322      	movs	r3, #34	; 0x22
 8008102:	e01b      	b.n	800813c <pow+0xa0>
 8008104:	ec47 6b10 	vmov	d0, r6, r7
 8008108:	f000 fe7f 	bl	8008e0a <finite>
 800810c:	b9e0      	cbnz	r0, 8008148 <pow+0xac>
 800810e:	eeb0 0a48 	vmov.f32	s0, s16
 8008112:	eef0 0a68 	vmov.f32	s1, s17
 8008116:	f000 fe78 	bl	8008e0a <finite>
 800811a:	b1a8      	cbz	r0, 8008148 <pow+0xac>
 800811c:	ec45 4b10 	vmov	d0, r4, r5
 8008120:	f000 fe73 	bl	8008e0a <finite>
 8008124:	b180      	cbz	r0, 8008148 <pow+0xac>
 8008126:	4632      	mov	r2, r6
 8008128:	463b      	mov	r3, r7
 800812a:	4630      	mov	r0, r6
 800812c:	4639      	mov	r1, r7
 800812e:	f7f8 fca1 	bl	8000a74 <__aeabi_dcmpun>
 8008132:	2800      	cmp	r0, #0
 8008134:	d0e2      	beq.n	80080fc <pow+0x60>
 8008136:	f7ff ff7f 	bl	8008038 <__errno>
 800813a:	2321      	movs	r3, #33	; 0x21
 800813c:	6003      	str	r3, [r0, #0]
 800813e:	ecbd 8b02 	vpop	{d8}
 8008142:	ec47 6b10 	vmov	d0, r6, r7
 8008146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008148:	2200      	movs	r2, #0
 800814a:	2300      	movs	r3, #0
 800814c:	4630      	mov	r0, r6
 800814e:	4639      	mov	r1, r7
 8008150:	f7f8 fc5e 	bl	8000a10 <__aeabi_dcmpeq>
 8008154:	2800      	cmp	r0, #0
 8008156:	d0f2      	beq.n	800813e <pow+0xa2>
 8008158:	eeb0 0a48 	vmov.f32	s0, s16
 800815c:	eef0 0a68 	vmov.f32	s1, s17
 8008160:	f000 fe53 	bl	8008e0a <finite>
 8008164:	2800      	cmp	r0, #0
 8008166:	d0ea      	beq.n	800813e <pow+0xa2>
 8008168:	ec45 4b10 	vmov	d0, r4, r5
 800816c:	f000 fe4d 	bl	8008e0a <finite>
 8008170:	e7c3      	b.n	80080fa <pow+0x5e>
 8008172:	4f01      	ldr	r7, [pc, #4]	; (8008178 <pow+0xdc>)
 8008174:	2600      	movs	r6, #0
 8008176:	e7e2      	b.n	800813e <pow+0xa2>
 8008178:	3ff00000 	.word	0x3ff00000

0800817c <sqrt>:
 800817c:	b538      	push	{r3, r4, r5, lr}
 800817e:	ed2d 8b02 	vpush	{d8}
 8008182:	ec55 4b10 	vmov	r4, r5, d0
 8008186:	f000 fd55 	bl	8008c34 <__ieee754_sqrt>
 800818a:	4622      	mov	r2, r4
 800818c:	462b      	mov	r3, r5
 800818e:	4620      	mov	r0, r4
 8008190:	4629      	mov	r1, r5
 8008192:	eeb0 8a40 	vmov.f32	s16, s0
 8008196:	eef0 8a60 	vmov.f32	s17, s1
 800819a:	f7f8 fc6b 	bl	8000a74 <__aeabi_dcmpun>
 800819e:	b990      	cbnz	r0, 80081c6 <sqrt+0x4a>
 80081a0:	2200      	movs	r2, #0
 80081a2:	2300      	movs	r3, #0
 80081a4:	4620      	mov	r0, r4
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7f8 fc3c 	bl	8000a24 <__aeabi_dcmplt>
 80081ac:	b158      	cbz	r0, 80081c6 <sqrt+0x4a>
 80081ae:	f7ff ff43 	bl	8008038 <__errno>
 80081b2:	2321      	movs	r3, #33	; 0x21
 80081b4:	6003      	str	r3, [r0, #0]
 80081b6:	2200      	movs	r2, #0
 80081b8:	2300      	movs	r3, #0
 80081ba:	4610      	mov	r0, r2
 80081bc:	4619      	mov	r1, r3
 80081be:	f7f8 fae9 	bl	8000794 <__aeabi_ddiv>
 80081c2:	ec41 0b18 	vmov	d8, r0, r1
 80081c6:	eeb0 0a48 	vmov.f32	s0, s16
 80081ca:	eef0 0a68 	vmov.f32	s1, s17
 80081ce:	ecbd 8b02 	vpop	{d8}
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	0000      	movs	r0, r0
	...

080081d8 <__ieee754_pow>:
 80081d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	ed2d 8b06 	vpush	{d8-d10}
 80081e0:	b089      	sub	sp, #36	; 0x24
 80081e2:	ed8d 1b00 	vstr	d1, [sp]
 80081e6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80081ea:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80081ee:	ea58 0102 	orrs.w	r1, r8, r2
 80081f2:	ec57 6b10 	vmov	r6, r7, d0
 80081f6:	d115      	bne.n	8008224 <__ieee754_pow+0x4c>
 80081f8:	19b3      	adds	r3, r6, r6
 80081fa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80081fe:	4152      	adcs	r2, r2
 8008200:	4299      	cmp	r1, r3
 8008202:	4b89      	ldr	r3, [pc, #548]	; (8008428 <__ieee754_pow+0x250>)
 8008204:	4193      	sbcs	r3, r2
 8008206:	f080 84d2 	bcs.w	8008bae <__ieee754_pow+0x9d6>
 800820a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800820e:	4630      	mov	r0, r6
 8008210:	4639      	mov	r1, r7
 8008212:	f7f7 ffdf 	bl	80001d4 <__adddf3>
 8008216:	ec41 0b10 	vmov	d0, r0, r1
 800821a:	b009      	add	sp, #36	; 0x24
 800821c:	ecbd 8b06 	vpop	{d8-d10}
 8008220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008224:	4b81      	ldr	r3, [pc, #516]	; (800842c <__ieee754_pow+0x254>)
 8008226:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800822a:	429c      	cmp	r4, r3
 800822c:	ee10 aa10 	vmov	sl, s0
 8008230:	463d      	mov	r5, r7
 8008232:	dc06      	bgt.n	8008242 <__ieee754_pow+0x6a>
 8008234:	d101      	bne.n	800823a <__ieee754_pow+0x62>
 8008236:	2e00      	cmp	r6, #0
 8008238:	d1e7      	bne.n	800820a <__ieee754_pow+0x32>
 800823a:	4598      	cmp	r8, r3
 800823c:	dc01      	bgt.n	8008242 <__ieee754_pow+0x6a>
 800823e:	d10f      	bne.n	8008260 <__ieee754_pow+0x88>
 8008240:	b172      	cbz	r2, 8008260 <__ieee754_pow+0x88>
 8008242:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008246:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800824a:	ea55 050a 	orrs.w	r5, r5, sl
 800824e:	d1dc      	bne.n	800820a <__ieee754_pow+0x32>
 8008250:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008254:	18db      	adds	r3, r3, r3
 8008256:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800825a:	4152      	adcs	r2, r2
 800825c:	429d      	cmp	r5, r3
 800825e:	e7d0      	b.n	8008202 <__ieee754_pow+0x2a>
 8008260:	2d00      	cmp	r5, #0
 8008262:	da3b      	bge.n	80082dc <__ieee754_pow+0x104>
 8008264:	4b72      	ldr	r3, [pc, #456]	; (8008430 <__ieee754_pow+0x258>)
 8008266:	4598      	cmp	r8, r3
 8008268:	dc51      	bgt.n	800830e <__ieee754_pow+0x136>
 800826a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800826e:	4598      	cmp	r8, r3
 8008270:	f340 84ac 	ble.w	8008bcc <__ieee754_pow+0x9f4>
 8008274:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008278:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800827c:	2b14      	cmp	r3, #20
 800827e:	dd0f      	ble.n	80082a0 <__ieee754_pow+0xc8>
 8008280:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008284:	fa22 f103 	lsr.w	r1, r2, r3
 8008288:	fa01 f303 	lsl.w	r3, r1, r3
 800828c:	4293      	cmp	r3, r2
 800828e:	f040 849d 	bne.w	8008bcc <__ieee754_pow+0x9f4>
 8008292:	f001 0101 	and.w	r1, r1, #1
 8008296:	f1c1 0302 	rsb	r3, r1, #2
 800829a:	9304      	str	r3, [sp, #16]
 800829c:	b182      	cbz	r2, 80082c0 <__ieee754_pow+0xe8>
 800829e:	e05f      	b.n	8008360 <__ieee754_pow+0x188>
 80082a0:	2a00      	cmp	r2, #0
 80082a2:	d15b      	bne.n	800835c <__ieee754_pow+0x184>
 80082a4:	f1c3 0314 	rsb	r3, r3, #20
 80082a8:	fa48 f103 	asr.w	r1, r8, r3
 80082ac:	fa01 f303 	lsl.w	r3, r1, r3
 80082b0:	4543      	cmp	r3, r8
 80082b2:	f040 8488 	bne.w	8008bc6 <__ieee754_pow+0x9ee>
 80082b6:	f001 0101 	and.w	r1, r1, #1
 80082ba:	f1c1 0302 	rsb	r3, r1, #2
 80082be:	9304      	str	r3, [sp, #16]
 80082c0:	4b5c      	ldr	r3, [pc, #368]	; (8008434 <__ieee754_pow+0x25c>)
 80082c2:	4598      	cmp	r8, r3
 80082c4:	d132      	bne.n	800832c <__ieee754_pow+0x154>
 80082c6:	f1b9 0f00 	cmp.w	r9, #0
 80082ca:	f280 8478 	bge.w	8008bbe <__ieee754_pow+0x9e6>
 80082ce:	4959      	ldr	r1, [pc, #356]	; (8008434 <__ieee754_pow+0x25c>)
 80082d0:	4632      	mov	r2, r6
 80082d2:	463b      	mov	r3, r7
 80082d4:	2000      	movs	r0, #0
 80082d6:	f7f8 fa5d 	bl	8000794 <__aeabi_ddiv>
 80082da:	e79c      	b.n	8008216 <__ieee754_pow+0x3e>
 80082dc:	2300      	movs	r3, #0
 80082de:	9304      	str	r3, [sp, #16]
 80082e0:	2a00      	cmp	r2, #0
 80082e2:	d13d      	bne.n	8008360 <__ieee754_pow+0x188>
 80082e4:	4b51      	ldr	r3, [pc, #324]	; (800842c <__ieee754_pow+0x254>)
 80082e6:	4598      	cmp	r8, r3
 80082e8:	d1ea      	bne.n	80082c0 <__ieee754_pow+0xe8>
 80082ea:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80082ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80082f2:	ea53 030a 	orrs.w	r3, r3, sl
 80082f6:	f000 845a 	beq.w	8008bae <__ieee754_pow+0x9d6>
 80082fa:	4b4f      	ldr	r3, [pc, #316]	; (8008438 <__ieee754_pow+0x260>)
 80082fc:	429c      	cmp	r4, r3
 80082fe:	dd08      	ble.n	8008312 <__ieee754_pow+0x13a>
 8008300:	f1b9 0f00 	cmp.w	r9, #0
 8008304:	f2c0 8457 	blt.w	8008bb6 <__ieee754_pow+0x9de>
 8008308:	e9dd 0100 	ldrd	r0, r1, [sp]
 800830c:	e783      	b.n	8008216 <__ieee754_pow+0x3e>
 800830e:	2302      	movs	r3, #2
 8008310:	e7e5      	b.n	80082de <__ieee754_pow+0x106>
 8008312:	f1b9 0f00 	cmp.w	r9, #0
 8008316:	f04f 0000 	mov.w	r0, #0
 800831a:	f04f 0100 	mov.w	r1, #0
 800831e:	f6bf af7a 	bge.w	8008216 <__ieee754_pow+0x3e>
 8008322:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008326:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800832a:	e774      	b.n	8008216 <__ieee754_pow+0x3e>
 800832c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008330:	d106      	bne.n	8008340 <__ieee754_pow+0x168>
 8008332:	4632      	mov	r2, r6
 8008334:	463b      	mov	r3, r7
 8008336:	4630      	mov	r0, r6
 8008338:	4639      	mov	r1, r7
 800833a:	f7f8 f901 	bl	8000540 <__aeabi_dmul>
 800833e:	e76a      	b.n	8008216 <__ieee754_pow+0x3e>
 8008340:	4b3e      	ldr	r3, [pc, #248]	; (800843c <__ieee754_pow+0x264>)
 8008342:	4599      	cmp	r9, r3
 8008344:	d10c      	bne.n	8008360 <__ieee754_pow+0x188>
 8008346:	2d00      	cmp	r5, #0
 8008348:	db0a      	blt.n	8008360 <__ieee754_pow+0x188>
 800834a:	ec47 6b10 	vmov	d0, r6, r7
 800834e:	b009      	add	sp, #36	; 0x24
 8008350:	ecbd 8b06 	vpop	{d8-d10}
 8008354:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008358:	f000 bc6c 	b.w	8008c34 <__ieee754_sqrt>
 800835c:	2300      	movs	r3, #0
 800835e:	9304      	str	r3, [sp, #16]
 8008360:	ec47 6b10 	vmov	d0, r6, r7
 8008364:	f000 fd48 	bl	8008df8 <fabs>
 8008368:	ec51 0b10 	vmov	r0, r1, d0
 800836c:	f1ba 0f00 	cmp.w	sl, #0
 8008370:	d129      	bne.n	80083c6 <__ieee754_pow+0x1ee>
 8008372:	b124      	cbz	r4, 800837e <__ieee754_pow+0x1a6>
 8008374:	4b2f      	ldr	r3, [pc, #188]	; (8008434 <__ieee754_pow+0x25c>)
 8008376:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800837a:	429a      	cmp	r2, r3
 800837c:	d123      	bne.n	80083c6 <__ieee754_pow+0x1ee>
 800837e:	f1b9 0f00 	cmp.w	r9, #0
 8008382:	da05      	bge.n	8008390 <__ieee754_pow+0x1b8>
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	2000      	movs	r0, #0
 800838a:	492a      	ldr	r1, [pc, #168]	; (8008434 <__ieee754_pow+0x25c>)
 800838c:	f7f8 fa02 	bl	8000794 <__aeabi_ddiv>
 8008390:	2d00      	cmp	r5, #0
 8008392:	f6bf af40 	bge.w	8008216 <__ieee754_pow+0x3e>
 8008396:	9b04      	ldr	r3, [sp, #16]
 8008398:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800839c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80083a0:	4323      	orrs	r3, r4
 80083a2:	d108      	bne.n	80083b6 <__ieee754_pow+0x1de>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	4610      	mov	r0, r2
 80083aa:	4619      	mov	r1, r3
 80083ac:	f7f7 ff10 	bl	80001d0 <__aeabi_dsub>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	e78f      	b.n	80082d6 <__ieee754_pow+0xfe>
 80083b6:	9b04      	ldr	r3, [sp, #16]
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	f47f af2c 	bne.w	8008216 <__ieee754_pow+0x3e>
 80083be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083c2:	4619      	mov	r1, r3
 80083c4:	e727      	b.n	8008216 <__ieee754_pow+0x3e>
 80083c6:	0feb      	lsrs	r3, r5, #31
 80083c8:	3b01      	subs	r3, #1
 80083ca:	9306      	str	r3, [sp, #24]
 80083cc:	9a06      	ldr	r2, [sp, #24]
 80083ce:	9b04      	ldr	r3, [sp, #16]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	d102      	bne.n	80083da <__ieee754_pow+0x202>
 80083d4:	4632      	mov	r2, r6
 80083d6:	463b      	mov	r3, r7
 80083d8:	e7e6      	b.n	80083a8 <__ieee754_pow+0x1d0>
 80083da:	4b19      	ldr	r3, [pc, #100]	; (8008440 <__ieee754_pow+0x268>)
 80083dc:	4598      	cmp	r8, r3
 80083de:	f340 80fb 	ble.w	80085d8 <__ieee754_pow+0x400>
 80083e2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80083e6:	4598      	cmp	r8, r3
 80083e8:	4b13      	ldr	r3, [pc, #76]	; (8008438 <__ieee754_pow+0x260>)
 80083ea:	dd0c      	ble.n	8008406 <__ieee754_pow+0x22e>
 80083ec:	429c      	cmp	r4, r3
 80083ee:	dc0f      	bgt.n	8008410 <__ieee754_pow+0x238>
 80083f0:	f1b9 0f00 	cmp.w	r9, #0
 80083f4:	da0f      	bge.n	8008416 <__ieee754_pow+0x23e>
 80083f6:	2000      	movs	r0, #0
 80083f8:	b009      	add	sp, #36	; 0x24
 80083fa:	ecbd 8b06 	vpop	{d8-d10}
 80083fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008402:	f000 bcf0 	b.w	8008de6 <__math_oflow>
 8008406:	429c      	cmp	r4, r3
 8008408:	dbf2      	blt.n	80083f0 <__ieee754_pow+0x218>
 800840a:	4b0a      	ldr	r3, [pc, #40]	; (8008434 <__ieee754_pow+0x25c>)
 800840c:	429c      	cmp	r4, r3
 800840e:	dd19      	ble.n	8008444 <__ieee754_pow+0x26c>
 8008410:	f1b9 0f00 	cmp.w	r9, #0
 8008414:	dcef      	bgt.n	80083f6 <__ieee754_pow+0x21e>
 8008416:	2000      	movs	r0, #0
 8008418:	b009      	add	sp, #36	; 0x24
 800841a:	ecbd 8b06 	vpop	{d8-d10}
 800841e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008422:	f000 bcd7 	b.w	8008dd4 <__math_uflow>
 8008426:	bf00      	nop
 8008428:	fff00000 	.word	0xfff00000
 800842c:	7ff00000 	.word	0x7ff00000
 8008430:	433fffff 	.word	0x433fffff
 8008434:	3ff00000 	.word	0x3ff00000
 8008438:	3fefffff 	.word	0x3fefffff
 800843c:	3fe00000 	.word	0x3fe00000
 8008440:	41e00000 	.word	0x41e00000
 8008444:	4b60      	ldr	r3, [pc, #384]	; (80085c8 <__ieee754_pow+0x3f0>)
 8008446:	2200      	movs	r2, #0
 8008448:	f7f7 fec2 	bl	80001d0 <__aeabi_dsub>
 800844c:	a354      	add	r3, pc, #336	; (adr r3, 80085a0 <__ieee754_pow+0x3c8>)
 800844e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008452:	4604      	mov	r4, r0
 8008454:	460d      	mov	r5, r1
 8008456:	f7f8 f873 	bl	8000540 <__aeabi_dmul>
 800845a:	a353      	add	r3, pc, #332	; (adr r3, 80085a8 <__ieee754_pow+0x3d0>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	4606      	mov	r6, r0
 8008462:	460f      	mov	r7, r1
 8008464:	4620      	mov	r0, r4
 8008466:	4629      	mov	r1, r5
 8008468:	f7f8 f86a 	bl	8000540 <__aeabi_dmul>
 800846c:	4b57      	ldr	r3, [pc, #348]	; (80085cc <__ieee754_pow+0x3f4>)
 800846e:	4682      	mov	sl, r0
 8008470:	468b      	mov	fp, r1
 8008472:	2200      	movs	r2, #0
 8008474:	4620      	mov	r0, r4
 8008476:	4629      	mov	r1, r5
 8008478:	f7f8 f862 	bl	8000540 <__aeabi_dmul>
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	a14b      	add	r1, pc, #300	; (adr r1, 80085b0 <__ieee754_pow+0x3d8>)
 8008482:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008486:	f7f7 fea3 	bl	80001d0 <__aeabi_dsub>
 800848a:	4622      	mov	r2, r4
 800848c:	462b      	mov	r3, r5
 800848e:	f7f8 f857 	bl	8000540 <__aeabi_dmul>
 8008492:	4602      	mov	r2, r0
 8008494:	460b      	mov	r3, r1
 8008496:	2000      	movs	r0, #0
 8008498:	494d      	ldr	r1, [pc, #308]	; (80085d0 <__ieee754_pow+0x3f8>)
 800849a:	f7f7 fe99 	bl	80001d0 <__aeabi_dsub>
 800849e:	4622      	mov	r2, r4
 80084a0:	4680      	mov	r8, r0
 80084a2:	4689      	mov	r9, r1
 80084a4:	462b      	mov	r3, r5
 80084a6:	4620      	mov	r0, r4
 80084a8:	4629      	mov	r1, r5
 80084aa:	f7f8 f849 	bl	8000540 <__aeabi_dmul>
 80084ae:	4602      	mov	r2, r0
 80084b0:	460b      	mov	r3, r1
 80084b2:	4640      	mov	r0, r8
 80084b4:	4649      	mov	r1, r9
 80084b6:	f7f8 f843 	bl	8000540 <__aeabi_dmul>
 80084ba:	a33f      	add	r3, pc, #252	; (adr r3, 80085b8 <__ieee754_pow+0x3e0>)
 80084bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c0:	f7f8 f83e 	bl	8000540 <__aeabi_dmul>
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	4650      	mov	r0, sl
 80084ca:	4659      	mov	r1, fp
 80084cc:	f7f7 fe80 	bl	80001d0 <__aeabi_dsub>
 80084d0:	4602      	mov	r2, r0
 80084d2:	460b      	mov	r3, r1
 80084d4:	4680      	mov	r8, r0
 80084d6:	4689      	mov	r9, r1
 80084d8:	4630      	mov	r0, r6
 80084da:	4639      	mov	r1, r7
 80084dc:	f7f7 fe7a 	bl	80001d4 <__adddf3>
 80084e0:	2000      	movs	r0, #0
 80084e2:	4632      	mov	r2, r6
 80084e4:	463b      	mov	r3, r7
 80084e6:	4604      	mov	r4, r0
 80084e8:	460d      	mov	r5, r1
 80084ea:	f7f7 fe71 	bl	80001d0 <__aeabi_dsub>
 80084ee:	4602      	mov	r2, r0
 80084f0:	460b      	mov	r3, r1
 80084f2:	4640      	mov	r0, r8
 80084f4:	4649      	mov	r1, r9
 80084f6:	f7f7 fe6b 	bl	80001d0 <__aeabi_dsub>
 80084fa:	9b04      	ldr	r3, [sp, #16]
 80084fc:	9a06      	ldr	r2, [sp, #24]
 80084fe:	3b01      	subs	r3, #1
 8008500:	4313      	orrs	r3, r2
 8008502:	4682      	mov	sl, r0
 8008504:	468b      	mov	fp, r1
 8008506:	f040 81e7 	bne.w	80088d8 <__ieee754_pow+0x700>
 800850a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80085c0 <__ieee754_pow+0x3e8>
 800850e:	eeb0 8a47 	vmov.f32	s16, s14
 8008512:	eef0 8a67 	vmov.f32	s17, s15
 8008516:	e9dd 6700 	ldrd	r6, r7, [sp]
 800851a:	2600      	movs	r6, #0
 800851c:	4632      	mov	r2, r6
 800851e:	463b      	mov	r3, r7
 8008520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008524:	f7f7 fe54 	bl	80001d0 <__aeabi_dsub>
 8008528:	4622      	mov	r2, r4
 800852a:	462b      	mov	r3, r5
 800852c:	f7f8 f808 	bl	8000540 <__aeabi_dmul>
 8008530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008534:	4680      	mov	r8, r0
 8008536:	4689      	mov	r9, r1
 8008538:	4650      	mov	r0, sl
 800853a:	4659      	mov	r1, fp
 800853c:	f7f8 f800 	bl	8000540 <__aeabi_dmul>
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	4640      	mov	r0, r8
 8008546:	4649      	mov	r1, r9
 8008548:	f7f7 fe44 	bl	80001d4 <__adddf3>
 800854c:	4632      	mov	r2, r6
 800854e:	463b      	mov	r3, r7
 8008550:	4680      	mov	r8, r0
 8008552:	4689      	mov	r9, r1
 8008554:	4620      	mov	r0, r4
 8008556:	4629      	mov	r1, r5
 8008558:	f7f7 fff2 	bl	8000540 <__aeabi_dmul>
 800855c:	460b      	mov	r3, r1
 800855e:	4604      	mov	r4, r0
 8008560:	460d      	mov	r5, r1
 8008562:	4602      	mov	r2, r0
 8008564:	4649      	mov	r1, r9
 8008566:	4640      	mov	r0, r8
 8008568:	f7f7 fe34 	bl	80001d4 <__adddf3>
 800856c:	4b19      	ldr	r3, [pc, #100]	; (80085d4 <__ieee754_pow+0x3fc>)
 800856e:	4299      	cmp	r1, r3
 8008570:	ec45 4b19 	vmov	d9, r4, r5
 8008574:	4606      	mov	r6, r0
 8008576:	460f      	mov	r7, r1
 8008578:	468b      	mov	fp, r1
 800857a:	f340 82f1 	ble.w	8008b60 <__ieee754_pow+0x988>
 800857e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008582:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008586:	4303      	orrs	r3, r0
 8008588:	f000 81e4 	beq.w	8008954 <__ieee754_pow+0x77c>
 800858c:	ec51 0b18 	vmov	r0, r1, d8
 8008590:	2200      	movs	r2, #0
 8008592:	2300      	movs	r3, #0
 8008594:	f7f8 fa46 	bl	8000a24 <__aeabi_dcmplt>
 8008598:	3800      	subs	r0, #0
 800859a:	bf18      	it	ne
 800859c:	2001      	movne	r0, #1
 800859e:	e72b      	b.n	80083f8 <__ieee754_pow+0x220>
 80085a0:	60000000 	.word	0x60000000
 80085a4:	3ff71547 	.word	0x3ff71547
 80085a8:	f85ddf44 	.word	0xf85ddf44
 80085ac:	3e54ae0b 	.word	0x3e54ae0b
 80085b0:	55555555 	.word	0x55555555
 80085b4:	3fd55555 	.word	0x3fd55555
 80085b8:	652b82fe 	.word	0x652b82fe
 80085bc:	3ff71547 	.word	0x3ff71547
 80085c0:	00000000 	.word	0x00000000
 80085c4:	bff00000 	.word	0xbff00000
 80085c8:	3ff00000 	.word	0x3ff00000
 80085cc:	3fd00000 	.word	0x3fd00000
 80085d0:	3fe00000 	.word	0x3fe00000
 80085d4:	408fffff 	.word	0x408fffff
 80085d8:	4bd5      	ldr	r3, [pc, #852]	; (8008930 <__ieee754_pow+0x758>)
 80085da:	402b      	ands	r3, r5
 80085dc:	2200      	movs	r2, #0
 80085de:	b92b      	cbnz	r3, 80085ec <__ieee754_pow+0x414>
 80085e0:	4bd4      	ldr	r3, [pc, #848]	; (8008934 <__ieee754_pow+0x75c>)
 80085e2:	f7f7 ffad 	bl	8000540 <__aeabi_dmul>
 80085e6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80085ea:	460c      	mov	r4, r1
 80085ec:	1523      	asrs	r3, r4, #20
 80085ee:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80085f2:	4413      	add	r3, r2
 80085f4:	9305      	str	r3, [sp, #20]
 80085f6:	4bd0      	ldr	r3, [pc, #832]	; (8008938 <__ieee754_pow+0x760>)
 80085f8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80085fc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008600:	429c      	cmp	r4, r3
 8008602:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008606:	dd08      	ble.n	800861a <__ieee754_pow+0x442>
 8008608:	4bcc      	ldr	r3, [pc, #816]	; (800893c <__ieee754_pow+0x764>)
 800860a:	429c      	cmp	r4, r3
 800860c:	f340 8162 	ble.w	80088d4 <__ieee754_pow+0x6fc>
 8008610:	9b05      	ldr	r3, [sp, #20]
 8008612:	3301      	adds	r3, #1
 8008614:	9305      	str	r3, [sp, #20]
 8008616:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800861a:	2400      	movs	r4, #0
 800861c:	00e3      	lsls	r3, r4, #3
 800861e:	9307      	str	r3, [sp, #28]
 8008620:	4bc7      	ldr	r3, [pc, #796]	; (8008940 <__ieee754_pow+0x768>)
 8008622:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008626:	ed93 7b00 	vldr	d7, [r3]
 800862a:	4629      	mov	r1, r5
 800862c:	ec53 2b17 	vmov	r2, r3, d7
 8008630:	eeb0 9a47 	vmov.f32	s18, s14
 8008634:	eef0 9a67 	vmov.f32	s19, s15
 8008638:	4682      	mov	sl, r0
 800863a:	f7f7 fdc9 	bl	80001d0 <__aeabi_dsub>
 800863e:	4652      	mov	r2, sl
 8008640:	4606      	mov	r6, r0
 8008642:	460f      	mov	r7, r1
 8008644:	462b      	mov	r3, r5
 8008646:	ec51 0b19 	vmov	r0, r1, d9
 800864a:	f7f7 fdc3 	bl	80001d4 <__adddf3>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	2000      	movs	r0, #0
 8008654:	49bb      	ldr	r1, [pc, #748]	; (8008944 <__ieee754_pow+0x76c>)
 8008656:	f7f8 f89d 	bl	8000794 <__aeabi_ddiv>
 800865a:	ec41 0b1a 	vmov	d10, r0, r1
 800865e:	4602      	mov	r2, r0
 8008660:	460b      	mov	r3, r1
 8008662:	4630      	mov	r0, r6
 8008664:	4639      	mov	r1, r7
 8008666:	f7f7 ff6b 	bl	8000540 <__aeabi_dmul>
 800866a:	2300      	movs	r3, #0
 800866c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008670:	9302      	str	r3, [sp, #8]
 8008672:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008676:	46ab      	mov	fp, r5
 8008678:	106d      	asrs	r5, r5, #1
 800867a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800867e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008682:	ec41 0b18 	vmov	d8, r0, r1
 8008686:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800868a:	2200      	movs	r2, #0
 800868c:	4640      	mov	r0, r8
 800868e:	4649      	mov	r1, r9
 8008690:	4614      	mov	r4, r2
 8008692:	461d      	mov	r5, r3
 8008694:	f7f7 ff54 	bl	8000540 <__aeabi_dmul>
 8008698:	4602      	mov	r2, r0
 800869a:	460b      	mov	r3, r1
 800869c:	4630      	mov	r0, r6
 800869e:	4639      	mov	r1, r7
 80086a0:	f7f7 fd96 	bl	80001d0 <__aeabi_dsub>
 80086a4:	ec53 2b19 	vmov	r2, r3, d9
 80086a8:	4606      	mov	r6, r0
 80086aa:	460f      	mov	r7, r1
 80086ac:	4620      	mov	r0, r4
 80086ae:	4629      	mov	r1, r5
 80086b0:	f7f7 fd8e 	bl	80001d0 <__aeabi_dsub>
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	4650      	mov	r0, sl
 80086ba:	4659      	mov	r1, fp
 80086bc:	f7f7 fd88 	bl	80001d0 <__aeabi_dsub>
 80086c0:	4642      	mov	r2, r8
 80086c2:	464b      	mov	r3, r9
 80086c4:	f7f7 ff3c 	bl	8000540 <__aeabi_dmul>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	4630      	mov	r0, r6
 80086ce:	4639      	mov	r1, r7
 80086d0:	f7f7 fd7e 	bl	80001d0 <__aeabi_dsub>
 80086d4:	ec53 2b1a 	vmov	r2, r3, d10
 80086d8:	f7f7 ff32 	bl	8000540 <__aeabi_dmul>
 80086dc:	ec53 2b18 	vmov	r2, r3, d8
 80086e0:	ec41 0b19 	vmov	d9, r0, r1
 80086e4:	ec51 0b18 	vmov	r0, r1, d8
 80086e8:	f7f7 ff2a 	bl	8000540 <__aeabi_dmul>
 80086ec:	a37c      	add	r3, pc, #496	; (adr r3, 80088e0 <__ieee754_pow+0x708>)
 80086ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f2:	4604      	mov	r4, r0
 80086f4:	460d      	mov	r5, r1
 80086f6:	f7f7 ff23 	bl	8000540 <__aeabi_dmul>
 80086fa:	a37b      	add	r3, pc, #492	; (adr r3, 80088e8 <__ieee754_pow+0x710>)
 80086fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008700:	f7f7 fd68 	bl	80001d4 <__adddf3>
 8008704:	4622      	mov	r2, r4
 8008706:	462b      	mov	r3, r5
 8008708:	f7f7 ff1a 	bl	8000540 <__aeabi_dmul>
 800870c:	a378      	add	r3, pc, #480	; (adr r3, 80088f0 <__ieee754_pow+0x718>)
 800870e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008712:	f7f7 fd5f 	bl	80001d4 <__adddf3>
 8008716:	4622      	mov	r2, r4
 8008718:	462b      	mov	r3, r5
 800871a:	f7f7 ff11 	bl	8000540 <__aeabi_dmul>
 800871e:	a376      	add	r3, pc, #472	; (adr r3, 80088f8 <__ieee754_pow+0x720>)
 8008720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008724:	f7f7 fd56 	bl	80001d4 <__adddf3>
 8008728:	4622      	mov	r2, r4
 800872a:	462b      	mov	r3, r5
 800872c:	f7f7 ff08 	bl	8000540 <__aeabi_dmul>
 8008730:	a373      	add	r3, pc, #460	; (adr r3, 8008900 <__ieee754_pow+0x728>)
 8008732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008736:	f7f7 fd4d 	bl	80001d4 <__adddf3>
 800873a:	4622      	mov	r2, r4
 800873c:	462b      	mov	r3, r5
 800873e:	f7f7 feff 	bl	8000540 <__aeabi_dmul>
 8008742:	a371      	add	r3, pc, #452	; (adr r3, 8008908 <__ieee754_pow+0x730>)
 8008744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008748:	f7f7 fd44 	bl	80001d4 <__adddf3>
 800874c:	4622      	mov	r2, r4
 800874e:	4606      	mov	r6, r0
 8008750:	460f      	mov	r7, r1
 8008752:	462b      	mov	r3, r5
 8008754:	4620      	mov	r0, r4
 8008756:	4629      	mov	r1, r5
 8008758:	f7f7 fef2 	bl	8000540 <__aeabi_dmul>
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	4630      	mov	r0, r6
 8008762:	4639      	mov	r1, r7
 8008764:	f7f7 feec 	bl	8000540 <__aeabi_dmul>
 8008768:	4642      	mov	r2, r8
 800876a:	4604      	mov	r4, r0
 800876c:	460d      	mov	r5, r1
 800876e:	464b      	mov	r3, r9
 8008770:	ec51 0b18 	vmov	r0, r1, d8
 8008774:	f7f7 fd2e 	bl	80001d4 <__adddf3>
 8008778:	ec53 2b19 	vmov	r2, r3, d9
 800877c:	f7f7 fee0 	bl	8000540 <__aeabi_dmul>
 8008780:	4622      	mov	r2, r4
 8008782:	462b      	mov	r3, r5
 8008784:	f7f7 fd26 	bl	80001d4 <__adddf3>
 8008788:	4642      	mov	r2, r8
 800878a:	4682      	mov	sl, r0
 800878c:	468b      	mov	fp, r1
 800878e:	464b      	mov	r3, r9
 8008790:	4640      	mov	r0, r8
 8008792:	4649      	mov	r1, r9
 8008794:	f7f7 fed4 	bl	8000540 <__aeabi_dmul>
 8008798:	4b6b      	ldr	r3, [pc, #428]	; (8008948 <__ieee754_pow+0x770>)
 800879a:	2200      	movs	r2, #0
 800879c:	4606      	mov	r6, r0
 800879e:	460f      	mov	r7, r1
 80087a0:	f7f7 fd18 	bl	80001d4 <__adddf3>
 80087a4:	4652      	mov	r2, sl
 80087a6:	465b      	mov	r3, fp
 80087a8:	f7f7 fd14 	bl	80001d4 <__adddf3>
 80087ac:	2000      	movs	r0, #0
 80087ae:	4604      	mov	r4, r0
 80087b0:	460d      	mov	r5, r1
 80087b2:	4602      	mov	r2, r0
 80087b4:	460b      	mov	r3, r1
 80087b6:	4640      	mov	r0, r8
 80087b8:	4649      	mov	r1, r9
 80087ba:	f7f7 fec1 	bl	8000540 <__aeabi_dmul>
 80087be:	4b62      	ldr	r3, [pc, #392]	; (8008948 <__ieee754_pow+0x770>)
 80087c0:	4680      	mov	r8, r0
 80087c2:	4689      	mov	r9, r1
 80087c4:	2200      	movs	r2, #0
 80087c6:	4620      	mov	r0, r4
 80087c8:	4629      	mov	r1, r5
 80087ca:	f7f7 fd01 	bl	80001d0 <__aeabi_dsub>
 80087ce:	4632      	mov	r2, r6
 80087d0:	463b      	mov	r3, r7
 80087d2:	f7f7 fcfd 	bl	80001d0 <__aeabi_dsub>
 80087d6:	4602      	mov	r2, r0
 80087d8:	460b      	mov	r3, r1
 80087da:	4650      	mov	r0, sl
 80087dc:	4659      	mov	r1, fp
 80087de:	f7f7 fcf7 	bl	80001d0 <__aeabi_dsub>
 80087e2:	ec53 2b18 	vmov	r2, r3, d8
 80087e6:	f7f7 feab 	bl	8000540 <__aeabi_dmul>
 80087ea:	4622      	mov	r2, r4
 80087ec:	4606      	mov	r6, r0
 80087ee:	460f      	mov	r7, r1
 80087f0:	462b      	mov	r3, r5
 80087f2:	ec51 0b19 	vmov	r0, r1, d9
 80087f6:	f7f7 fea3 	bl	8000540 <__aeabi_dmul>
 80087fa:	4602      	mov	r2, r0
 80087fc:	460b      	mov	r3, r1
 80087fe:	4630      	mov	r0, r6
 8008800:	4639      	mov	r1, r7
 8008802:	f7f7 fce7 	bl	80001d4 <__adddf3>
 8008806:	4606      	mov	r6, r0
 8008808:	460f      	mov	r7, r1
 800880a:	4602      	mov	r2, r0
 800880c:	460b      	mov	r3, r1
 800880e:	4640      	mov	r0, r8
 8008810:	4649      	mov	r1, r9
 8008812:	f7f7 fcdf 	bl	80001d4 <__adddf3>
 8008816:	a33e      	add	r3, pc, #248	; (adr r3, 8008910 <__ieee754_pow+0x738>)
 8008818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881c:	2000      	movs	r0, #0
 800881e:	4604      	mov	r4, r0
 8008820:	460d      	mov	r5, r1
 8008822:	f7f7 fe8d 	bl	8000540 <__aeabi_dmul>
 8008826:	4642      	mov	r2, r8
 8008828:	ec41 0b18 	vmov	d8, r0, r1
 800882c:	464b      	mov	r3, r9
 800882e:	4620      	mov	r0, r4
 8008830:	4629      	mov	r1, r5
 8008832:	f7f7 fccd 	bl	80001d0 <__aeabi_dsub>
 8008836:	4602      	mov	r2, r0
 8008838:	460b      	mov	r3, r1
 800883a:	4630      	mov	r0, r6
 800883c:	4639      	mov	r1, r7
 800883e:	f7f7 fcc7 	bl	80001d0 <__aeabi_dsub>
 8008842:	a335      	add	r3, pc, #212	; (adr r3, 8008918 <__ieee754_pow+0x740>)
 8008844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008848:	f7f7 fe7a 	bl	8000540 <__aeabi_dmul>
 800884c:	a334      	add	r3, pc, #208	; (adr r3, 8008920 <__ieee754_pow+0x748>)
 800884e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008852:	4606      	mov	r6, r0
 8008854:	460f      	mov	r7, r1
 8008856:	4620      	mov	r0, r4
 8008858:	4629      	mov	r1, r5
 800885a:	f7f7 fe71 	bl	8000540 <__aeabi_dmul>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	4630      	mov	r0, r6
 8008864:	4639      	mov	r1, r7
 8008866:	f7f7 fcb5 	bl	80001d4 <__adddf3>
 800886a:	9a07      	ldr	r2, [sp, #28]
 800886c:	4b37      	ldr	r3, [pc, #220]	; (800894c <__ieee754_pow+0x774>)
 800886e:	4413      	add	r3, r2
 8008870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008874:	f7f7 fcae 	bl	80001d4 <__adddf3>
 8008878:	4682      	mov	sl, r0
 800887a:	9805      	ldr	r0, [sp, #20]
 800887c:	468b      	mov	fp, r1
 800887e:	f7f7 fdf5 	bl	800046c <__aeabi_i2d>
 8008882:	9a07      	ldr	r2, [sp, #28]
 8008884:	4b32      	ldr	r3, [pc, #200]	; (8008950 <__ieee754_pow+0x778>)
 8008886:	4413      	add	r3, r2
 8008888:	e9d3 8900 	ldrd	r8, r9, [r3]
 800888c:	4606      	mov	r6, r0
 800888e:	460f      	mov	r7, r1
 8008890:	4652      	mov	r2, sl
 8008892:	465b      	mov	r3, fp
 8008894:	ec51 0b18 	vmov	r0, r1, d8
 8008898:	f7f7 fc9c 	bl	80001d4 <__adddf3>
 800889c:	4642      	mov	r2, r8
 800889e:	464b      	mov	r3, r9
 80088a0:	f7f7 fc98 	bl	80001d4 <__adddf3>
 80088a4:	4632      	mov	r2, r6
 80088a6:	463b      	mov	r3, r7
 80088a8:	f7f7 fc94 	bl	80001d4 <__adddf3>
 80088ac:	2000      	movs	r0, #0
 80088ae:	4632      	mov	r2, r6
 80088b0:	463b      	mov	r3, r7
 80088b2:	4604      	mov	r4, r0
 80088b4:	460d      	mov	r5, r1
 80088b6:	f7f7 fc8b 	bl	80001d0 <__aeabi_dsub>
 80088ba:	4642      	mov	r2, r8
 80088bc:	464b      	mov	r3, r9
 80088be:	f7f7 fc87 	bl	80001d0 <__aeabi_dsub>
 80088c2:	ec53 2b18 	vmov	r2, r3, d8
 80088c6:	f7f7 fc83 	bl	80001d0 <__aeabi_dsub>
 80088ca:	4602      	mov	r2, r0
 80088cc:	460b      	mov	r3, r1
 80088ce:	4650      	mov	r0, sl
 80088d0:	4659      	mov	r1, fp
 80088d2:	e610      	b.n	80084f6 <__ieee754_pow+0x31e>
 80088d4:	2401      	movs	r4, #1
 80088d6:	e6a1      	b.n	800861c <__ieee754_pow+0x444>
 80088d8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008928 <__ieee754_pow+0x750>
 80088dc:	e617      	b.n	800850e <__ieee754_pow+0x336>
 80088de:	bf00      	nop
 80088e0:	4a454eef 	.word	0x4a454eef
 80088e4:	3fca7e28 	.word	0x3fca7e28
 80088e8:	93c9db65 	.word	0x93c9db65
 80088ec:	3fcd864a 	.word	0x3fcd864a
 80088f0:	a91d4101 	.word	0xa91d4101
 80088f4:	3fd17460 	.word	0x3fd17460
 80088f8:	518f264d 	.word	0x518f264d
 80088fc:	3fd55555 	.word	0x3fd55555
 8008900:	db6fabff 	.word	0xdb6fabff
 8008904:	3fdb6db6 	.word	0x3fdb6db6
 8008908:	33333303 	.word	0x33333303
 800890c:	3fe33333 	.word	0x3fe33333
 8008910:	e0000000 	.word	0xe0000000
 8008914:	3feec709 	.word	0x3feec709
 8008918:	dc3a03fd 	.word	0xdc3a03fd
 800891c:	3feec709 	.word	0x3feec709
 8008920:	145b01f5 	.word	0x145b01f5
 8008924:	be3e2fe0 	.word	0xbe3e2fe0
 8008928:	00000000 	.word	0x00000000
 800892c:	3ff00000 	.word	0x3ff00000
 8008930:	7ff00000 	.word	0x7ff00000
 8008934:	43400000 	.word	0x43400000
 8008938:	0003988e 	.word	0x0003988e
 800893c:	000bb679 	.word	0x000bb679
 8008940:	08009e60 	.word	0x08009e60
 8008944:	3ff00000 	.word	0x3ff00000
 8008948:	40080000 	.word	0x40080000
 800894c:	08009e80 	.word	0x08009e80
 8008950:	08009e70 	.word	0x08009e70
 8008954:	a3b5      	add	r3, pc, #724	; (adr r3, 8008c2c <__ieee754_pow+0xa54>)
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	4640      	mov	r0, r8
 800895c:	4649      	mov	r1, r9
 800895e:	f7f7 fc39 	bl	80001d4 <__adddf3>
 8008962:	4622      	mov	r2, r4
 8008964:	ec41 0b1a 	vmov	d10, r0, r1
 8008968:	462b      	mov	r3, r5
 800896a:	4630      	mov	r0, r6
 800896c:	4639      	mov	r1, r7
 800896e:	f7f7 fc2f 	bl	80001d0 <__aeabi_dsub>
 8008972:	4602      	mov	r2, r0
 8008974:	460b      	mov	r3, r1
 8008976:	ec51 0b1a 	vmov	r0, r1, d10
 800897a:	f7f8 f871 	bl	8000a60 <__aeabi_dcmpgt>
 800897e:	2800      	cmp	r0, #0
 8008980:	f47f ae04 	bne.w	800858c <__ieee754_pow+0x3b4>
 8008984:	4aa4      	ldr	r2, [pc, #656]	; (8008c18 <__ieee754_pow+0xa40>)
 8008986:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800898a:	4293      	cmp	r3, r2
 800898c:	f340 8108 	ble.w	8008ba0 <__ieee754_pow+0x9c8>
 8008990:	151b      	asrs	r3, r3, #20
 8008992:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008996:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800899a:	fa4a f303 	asr.w	r3, sl, r3
 800899e:	445b      	add	r3, fp
 80089a0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80089a4:	4e9d      	ldr	r6, [pc, #628]	; (8008c1c <__ieee754_pow+0xa44>)
 80089a6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80089aa:	4116      	asrs	r6, r2
 80089ac:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80089b0:	2000      	movs	r0, #0
 80089b2:	ea23 0106 	bic.w	r1, r3, r6
 80089b6:	f1c2 0214 	rsb	r2, r2, #20
 80089ba:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80089be:	fa4a fa02 	asr.w	sl, sl, r2
 80089c2:	f1bb 0f00 	cmp.w	fp, #0
 80089c6:	4602      	mov	r2, r0
 80089c8:	460b      	mov	r3, r1
 80089ca:	4620      	mov	r0, r4
 80089cc:	4629      	mov	r1, r5
 80089ce:	bfb8      	it	lt
 80089d0:	f1ca 0a00 	rsblt	sl, sl, #0
 80089d4:	f7f7 fbfc 	bl	80001d0 <__aeabi_dsub>
 80089d8:	ec41 0b19 	vmov	d9, r0, r1
 80089dc:	4642      	mov	r2, r8
 80089de:	464b      	mov	r3, r9
 80089e0:	ec51 0b19 	vmov	r0, r1, d9
 80089e4:	f7f7 fbf6 	bl	80001d4 <__adddf3>
 80089e8:	a37b      	add	r3, pc, #492	; (adr r3, 8008bd8 <__ieee754_pow+0xa00>)
 80089ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ee:	2000      	movs	r0, #0
 80089f0:	4604      	mov	r4, r0
 80089f2:	460d      	mov	r5, r1
 80089f4:	f7f7 fda4 	bl	8000540 <__aeabi_dmul>
 80089f8:	ec53 2b19 	vmov	r2, r3, d9
 80089fc:	4606      	mov	r6, r0
 80089fe:	460f      	mov	r7, r1
 8008a00:	4620      	mov	r0, r4
 8008a02:	4629      	mov	r1, r5
 8008a04:	f7f7 fbe4 	bl	80001d0 <__aeabi_dsub>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	4640      	mov	r0, r8
 8008a0e:	4649      	mov	r1, r9
 8008a10:	f7f7 fbde 	bl	80001d0 <__aeabi_dsub>
 8008a14:	a372      	add	r3, pc, #456	; (adr r3, 8008be0 <__ieee754_pow+0xa08>)
 8008a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1a:	f7f7 fd91 	bl	8000540 <__aeabi_dmul>
 8008a1e:	a372      	add	r3, pc, #456	; (adr r3, 8008be8 <__ieee754_pow+0xa10>)
 8008a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a24:	4680      	mov	r8, r0
 8008a26:	4689      	mov	r9, r1
 8008a28:	4620      	mov	r0, r4
 8008a2a:	4629      	mov	r1, r5
 8008a2c:	f7f7 fd88 	bl	8000540 <__aeabi_dmul>
 8008a30:	4602      	mov	r2, r0
 8008a32:	460b      	mov	r3, r1
 8008a34:	4640      	mov	r0, r8
 8008a36:	4649      	mov	r1, r9
 8008a38:	f7f7 fbcc 	bl	80001d4 <__adddf3>
 8008a3c:	4604      	mov	r4, r0
 8008a3e:	460d      	mov	r5, r1
 8008a40:	4602      	mov	r2, r0
 8008a42:	460b      	mov	r3, r1
 8008a44:	4630      	mov	r0, r6
 8008a46:	4639      	mov	r1, r7
 8008a48:	f7f7 fbc4 	bl	80001d4 <__adddf3>
 8008a4c:	4632      	mov	r2, r6
 8008a4e:	463b      	mov	r3, r7
 8008a50:	4680      	mov	r8, r0
 8008a52:	4689      	mov	r9, r1
 8008a54:	f7f7 fbbc 	bl	80001d0 <__aeabi_dsub>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	4629      	mov	r1, r5
 8008a60:	f7f7 fbb6 	bl	80001d0 <__aeabi_dsub>
 8008a64:	4642      	mov	r2, r8
 8008a66:	4606      	mov	r6, r0
 8008a68:	460f      	mov	r7, r1
 8008a6a:	464b      	mov	r3, r9
 8008a6c:	4640      	mov	r0, r8
 8008a6e:	4649      	mov	r1, r9
 8008a70:	f7f7 fd66 	bl	8000540 <__aeabi_dmul>
 8008a74:	a35e      	add	r3, pc, #376	; (adr r3, 8008bf0 <__ieee754_pow+0xa18>)
 8008a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	460d      	mov	r5, r1
 8008a7e:	f7f7 fd5f 	bl	8000540 <__aeabi_dmul>
 8008a82:	a35d      	add	r3, pc, #372	; (adr r3, 8008bf8 <__ieee754_pow+0xa20>)
 8008a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a88:	f7f7 fba2 	bl	80001d0 <__aeabi_dsub>
 8008a8c:	4622      	mov	r2, r4
 8008a8e:	462b      	mov	r3, r5
 8008a90:	f7f7 fd56 	bl	8000540 <__aeabi_dmul>
 8008a94:	a35a      	add	r3, pc, #360	; (adr r3, 8008c00 <__ieee754_pow+0xa28>)
 8008a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9a:	f7f7 fb9b 	bl	80001d4 <__adddf3>
 8008a9e:	4622      	mov	r2, r4
 8008aa0:	462b      	mov	r3, r5
 8008aa2:	f7f7 fd4d 	bl	8000540 <__aeabi_dmul>
 8008aa6:	a358      	add	r3, pc, #352	; (adr r3, 8008c08 <__ieee754_pow+0xa30>)
 8008aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aac:	f7f7 fb90 	bl	80001d0 <__aeabi_dsub>
 8008ab0:	4622      	mov	r2, r4
 8008ab2:	462b      	mov	r3, r5
 8008ab4:	f7f7 fd44 	bl	8000540 <__aeabi_dmul>
 8008ab8:	a355      	add	r3, pc, #340	; (adr r3, 8008c10 <__ieee754_pow+0xa38>)
 8008aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abe:	f7f7 fb89 	bl	80001d4 <__adddf3>
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	462b      	mov	r3, r5
 8008ac6:	f7f7 fd3b 	bl	8000540 <__aeabi_dmul>
 8008aca:	4602      	mov	r2, r0
 8008acc:	460b      	mov	r3, r1
 8008ace:	4640      	mov	r0, r8
 8008ad0:	4649      	mov	r1, r9
 8008ad2:	f7f7 fb7d 	bl	80001d0 <__aeabi_dsub>
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	460d      	mov	r5, r1
 8008ada:	4602      	mov	r2, r0
 8008adc:	460b      	mov	r3, r1
 8008ade:	4640      	mov	r0, r8
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	f7f7 fd2d 	bl	8000540 <__aeabi_dmul>
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	ec41 0b19 	vmov	d9, r0, r1
 8008aec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008af0:	4620      	mov	r0, r4
 8008af2:	4629      	mov	r1, r5
 8008af4:	f7f7 fb6c 	bl	80001d0 <__aeabi_dsub>
 8008af8:	4602      	mov	r2, r0
 8008afa:	460b      	mov	r3, r1
 8008afc:	ec51 0b19 	vmov	r0, r1, d9
 8008b00:	f7f7 fe48 	bl	8000794 <__aeabi_ddiv>
 8008b04:	4632      	mov	r2, r6
 8008b06:	4604      	mov	r4, r0
 8008b08:	460d      	mov	r5, r1
 8008b0a:	463b      	mov	r3, r7
 8008b0c:	4640      	mov	r0, r8
 8008b0e:	4649      	mov	r1, r9
 8008b10:	f7f7 fd16 	bl	8000540 <__aeabi_dmul>
 8008b14:	4632      	mov	r2, r6
 8008b16:	463b      	mov	r3, r7
 8008b18:	f7f7 fb5c 	bl	80001d4 <__adddf3>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	460b      	mov	r3, r1
 8008b20:	4620      	mov	r0, r4
 8008b22:	4629      	mov	r1, r5
 8008b24:	f7f7 fb54 	bl	80001d0 <__aeabi_dsub>
 8008b28:	4642      	mov	r2, r8
 8008b2a:	464b      	mov	r3, r9
 8008b2c:	f7f7 fb50 	bl	80001d0 <__aeabi_dsub>
 8008b30:	460b      	mov	r3, r1
 8008b32:	4602      	mov	r2, r0
 8008b34:	493a      	ldr	r1, [pc, #232]	; (8008c20 <__ieee754_pow+0xa48>)
 8008b36:	2000      	movs	r0, #0
 8008b38:	f7f7 fb4a 	bl	80001d0 <__aeabi_dsub>
 8008b3c:	ec41 0b10 	vmov	d0, r0, r1
 8008b40:	ee10 3a90 	vmov	r3, s1
 8008b44:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008b48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b4c:	da2b      	bge.n	8008ba6 <__ieee754_pow+0x9ce>
 8008b4e:	4650      	mov	r0, sl
 8008b50:	f000 f966 	bl	8008e20 <scalbn>
 8008b54:	ec51 0b10 	vmov	r0, r1, d0
 8008b58:	ec53 2b18 	vmov	r2, r3, d8
 8008b5c:	f7ff bbed 	b.w	800833a <__ieee754_pow+0x162>
 8008b60:	4b30      	ldr	r3, [pc, #192]	; (8008c24 <__ieee754_pow+0xa4c>)
 8008b62:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008b66:	429e      	cmp	r6, r3
 8008b68:	f77f af0c 	ble.w	8008984 <__ieee754_pow+0x7ac>
 8008b6c:	4b2e      	ldr	r3, [pc, #184]	; (8008c28 <__ieee754_pow+0xa50>)
 8008b6e:	440b      	add	r3, r1
 8008b70:	4303      	orrs	r3, r0
 8008b72:	d009      	beq.n	8008b88 <__ieee754_pow+0x9b0>
 8008b74:	ec51 0b18 	vmov	r0, r1, d8
 8008b78:	2200      	movs	r2, #0
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	f7f7 ff52 	bl	8000a24 <__aeabi_dcmplt>
 8008b80:	3800      	subs	r0, #0
 8008b82:	bf18      	it	ne
 8008b84:	2001      	movne	r0, #1
 8008b86:	e447      	b.n	8008418 <__ieee754_pow+0x240>
 8008b88:	4622      	mov	r2, r4
 8008b8a:	462b      	mov	r3, r5
 8008b8c:	f7f7 fb20 	bl	80001d0 <__aeabi_dsub>
 8008b90:	4642      	mov	r2, r8
 8008b92:	464b      	mov	r3, r9
 8008b94:	f7f7 ff5a 	bl	8000a4c <__aeabi_dcmpge>
 8008b98:	2800      	cmp	r0, #0
 8008b9a:	f43f aef3 	beq.w	8008984 <__ieee754_pow+0x7ac>
 8008b9e:	e7e9      	b.n	8008b74 <__ieee754_pow+0x99c>
 8008ba0:	f04f 0a00 	mov.w	sl, #0
 8008ba4:	e71a      	b.n	80089dc <__ieee754_pow+0x804>
 8008ba6:	ec51 0b10 	vmov	r0, r1, d0
 8008baa:	4619      	mov	r1, r3
 8008bac:	e7d4      	b.n	8008b58 <__ieee754_pow+0x980>
 8008bae:	491c      	ldr	r1, [pc, #112]	; (8008c20 <__ieee754_pow+0xa48>)
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	f7ff bb30 	b.w	8008216 <__ieee754_pow+0x3e>
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	2100      	movs	r1, #0
 8008bba:	f7ff bb2c 	b.w	8008216 <__ieee754_pow+0x3e>
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	f7ff bb28 	b.w	8008216 <__ieee754_pow+0x3e>
 8008bc6:	9204      	str	r2, [sp, #16]
 8008bc8:	f7ff bb7a 	b.w	80082c0 <__ieee754_pow+0xe8>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	f7ff bb64 	b.w	800829a <__ieee754_pow+0xc2>
 8008bd2:	bf00      	nop
 8008bd4:	f3af 8000 	nop.w
 8008bd8:	00000000 	.word	0x00000000
 8008bdc:	3fe62e43 	.word	0x3fe62e43
 8008be0:	fefa39ef 	.word	0xfefa39ef
 8008be4:	3fe62e42 	.word	0x3fe62e42
 8008be8:	0ca86c39 	.word	0x0ca86c39
 8008bec:	be205c61 	.word	0xbe205c61
 8008bf0:	72bea4d0 	.word	0x72bea4d0
 8008bf4:	3e663769 	.word	0x3e663769
 8008bf8:	c5d26bf1 	.word	0xc5d26bf1
 8008bfc:	3ebbbd41 	.word	0x3ebbbd41
 8008c00:	af25de2c 	.word	0xaf25de2c
 8008c04:	3f11566a 	.word	0x3f11566a
 8008c08:	16bebd93 	.word	0x16bebd93
 8008c0c:	3f66c16c 	.word	0x3f66c16c
 8008c10:	5555553e 	.word	0x5555553e
 8008c14:	3fc55555 	.word	0x3fc55555
 8008c18:	3fe00000 	.word	0x3fe00000
 8008c1c:	000fffff 	.word	0x000fffff
 8008c20:	3ff00000 	.word	0x3ff00000
 8008c24:	4090cbff 	.word	0x4090cbff
 8008c28:	3f6f3400 	.word	0x3f6f3400
 8008c2c:	652b82fe 	.word	0x652b82fe
 8008c30:	3c971547 	.word	0x3c971547

08008c34 <__ieee754_sqrt>:
 8008c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c38:	ec55 4b10 	vmov	r4, r5, d0
 8008c3c:	4e55      	ldr	r6, [pc, #340]	; (8008d94 <__ieee754_sqrt+0x160>)
 8008c3e:	43ae      	bics	r6, r5
 8008c40:	ee10 0a10 	vmov	r0, s0
 8008c44:	ee10 3a10 	vmov	r3, s0
 8008c48:	462a      	mov	r2, r5
 8008c4a:	4629      	mov	r1, r5
 8008c4c:	d110      	bne.n	8008c70 <__ieee754_sqrt+0x3c>
 8008c4e:	ee10 2a10 	vmov	r2, s0
 8008c52:	462b      	mov	r3, r5
 8008c54:	f7f7 fc74 	bl	8000540 <__aeabi_dmul>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	4620      	mov	r0, r4
 8008c5e:	4629      	mov	r1, r5
 8008c60:	f7f7 fab8 	bl	80001d4 <__adddf3>
 8008c64:	4604      	mov	r4, r0
 8008c66:	460d      	mov	r5, r1
 8008c68:	ec45 4b10 	vmov	d0, r4, r5
 8008c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	dc10      	bgt.n	8008c96 <__ieee754_sqrt+0x62>
 8008c74:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008c78:	4330      	orrs	r0, r6
 8008c7a:	d0f5      	beq.n	8008c68 <__ieee754_sqrt+0x34>
 8008c7c:	b15d      	cbz	r5, 8008c96 <__ieee754_sqrt+0x62>
 8008c7e:	ee10 2a10 	vmov	r2, s0
 8008c82:	462b      	mov	r3, r5
 8008c84:	ee10 0a10 	vmov	r0, s0
 8008c88:	f7f7 faa2 	bl	80001d0 <__aeabi_dsub>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	f7f7 fd80 	bl	8000794 <__aeabi_ddiv>
 8008c94:	e7e6      	b.n	8008c64 <__ieee754_sqrt+0x30>
 8008c96:	1512      	asrs	r2, r2, #20
 8008c98:	d074      	beq.n	8008d84 <__ieee754_sqrt+0x150>
 8008c9a:	07d4      	lsls	r4, r2, #31
 8008c9c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008ca0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008ca4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008ca8:	bf5e      	ittt	pl
 8008caa:	0fda      	lsrpl	r2, r3, #31
 8008cac:	005b      	lslpl	r3, r3, #1
 8008cae:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008cb2:	2400      	movs	r4, #0
 8008cb4:	0fda      	lsrs	r2, r3, #31
 8008cb6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008cba:	107f      	asrs	r7, r7, #1
 8008cbc:	005b      	lsls	r3, r3, #1
 8008cbe:	2516      	movs	r5, #22
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008cc6:	1886      	adds	r6, r0, r2
 8008cc8:	428e      	cmp	r6, r1
 8008cca:	bfde      	ittt	le
 8008ccc:	1b89      	suble	r1, r1, r6
 8008cce:	18b0      	addle	r0, r6, r2
 8008cd0:	18a4      	addle	r4, r4, r2
 8008cd2:	0049      	lsls	r1, r1, #1
 8008cd4:	3d01      	subs	r5, #1
 8008cd6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8008cda:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008cde:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ce2:	d1f0      	bne.n	8008cc6 <__ieee754_sqrt+0x92>
 8008ce4:	462a      	mov	r2, r5
 8008ce6:	f04f 0e20 	mov.w	lr, #32
 8008cea:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008cee:	4281      	cmp	r1, r0
 8008cf0:	eb06 0c05 	add.w	ip, r6, r5
 8008cf4:	dc02      	bgt.n	8008cfc <__ieee754_sqrt+0xc8>
 8008cf6:	d113      	bne.n	8008d20 <__ieee754_sqrt+0xec>
 8008cf8:	459c      	cmp	ip, r3
 8008cfa:	d811      	bhi.n	8008d20 <__ieee754_sqrt+0xec>
 8008cfc:	f1bc 0f00 	cmp.w	ip, #0
 8008d00:	eb0c 0506 	add.w	r5, ip, r6
 8008d04:	da43      	bge.n	8008d8e <__ieee754_sqrt+0x15a>
 8008d06:	2d00      	cmp	r5, #0
 8008d08:	db41      	blt.n	8008d8e <__ieee754_sqrt+0x15a>
 8008d0a:	f100 0801 	add.w	r8, r0, #1
 8008d0e:	1a09      	subs	r1, r1, r0
 8008d10:	459c      	cmp	ip, r3
 8008d12:	bf88      	it	hi
 8008d14:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008d18:	eba3 030c 	sub.w	r3, r3, ip
 8008d1c:	4432      	add	r2, r6
 8008d1e:	4640      	mov	r0, r8
 8008d20:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008d24:	f1be 0e01 	subs.w	lr, lr, #1
 8008d28:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008d2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008d30:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008d34:	d1db      	bne.n	8008cee <__ieee754_sqrt+0xba>
 8008d36:	430b      	orrs	r3, r1
 8008d38:	d006      	beq.n	8008d48 <__ieee754_sqrt+0x114>
 8008d3a:	1c50      	adds	r0, r2, #1
 8008d3c:	bf13      	iteet	ne
 8008d3e:	3201      	addne	r2, #1
 8008d40:	3401      	addeq	r4, #1
 8008d42:	4672      	moveq	r2, lr
 8008d44:	f022 0201 	bicne.w	r2, r2, #1
 8008d48:	1063      	asrs	r3, r4, #1
 8008d4a:	0852      	lsrs	r2, r2, #1
 8008d4c:	07e1      	lsls	r1, r4, #31
 8008d4e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008d52:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008d56:	bf48      	it	mi
 8008d58:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008d5c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008d60:	4614      	mov	r4, r2
 8008d62:	e781      	b.n	8008c68 <__ieee754_sqrt+0x34>
 8008d64:	0ad9      	lsrs	r1, r3, #11
 8008d66:	3815      	subs	r0, #21
 8008d68:	055b      	lsls	r3, r3, #21
 8008d6a:	2900      	cmp	r1, #0
 8008d6c:	d0fa      	beq.n	8008d64 <__ieee754_sqrt+0x130>
 8008d6e:	02cd      	lsls	r5, r1, #11
 8008d70:	d50a      	bpl.n	8008d88 <__ieee754_sqrt+0x154>
 8008d72:	f1c2 0420 	rsb	r4, r2, #32
 8008d76:	fa23 f404 	lsr.w	r4, r3, r4
 8008d7a:	1e55      	subs	r5, r2, #1
 8008d7c:	4093      	lsls	r3, r2
 8008d7e:	4321      	orrs	r1, r4
 8008d80:	1b42      	subs	r2, r0, r5
 8008d82:	e78a      	b.n	8008c9a <__ieee754_sqrt+0x66>
 8008d84:	4610      	mov	r0, r2
 8008d86:	e7f0      	b.n	8008d6a <__ieee754_sqrt+0x136>
 8008d88:	0049      	lsls	r1, r1, #1
 8008d8a:	3201      	adds	r2, #1
 8008d8c:	e7ef      	b.n	8008d6e <__ieee754_sqrt+0x13a>
 8008d8e:	4680      	mov	r8, r0
 8008d90:	e7bd      	b.n	8008d0e <__ieee754_sqrt+0xda>
 8008d92:	bf00      	nop
 8008d94:	7ff00000 	.word	0x7ff00000

08008d98 <with_errno>:
 8008d98:	b570      	push	{r4, r5, r6, lr}
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	460d      	mov	r5, r1
 8008d9e:	4616      	mov	r6, r2
 8008da0:	f7ff f94a 	bl	8008038 <__errno>
 8008da4:	4629      	mov	r1, r5
 8008da6:	6006      	str	r6, [r0, #0]
 8008da8:	4620      	mov	r0, r4
 8008daa:	bd70      	pop	{r4, r5, r6, pc}

08008dac <xflow>:
 8008dac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dae:	4614      	mov	r4, r2
 8008db0:	461d      	mov	r5, r3
 8008db2:	b108      	cbz	r0, 8008db8 <xflow+0xc>
 8008db4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008db8:	e9cd 2300 	strd	r2, r3, [sp]
 8008dbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008dc0:	4620      	mov	r0, r4
 8008dc2:	4629      	mov	r1, r5
 8008dc4:	f7f7 fbbc 	bl	8000540 <__aeabi_dmul>
 8008dc8:	2222      	movs	r2, #34	; 0x22
 8008dca:	b003      	add	sp, #12
 8008dcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008dd0:	f7ff bfe2 	b.w	8008d98 <with_errno>

08008dd4 <__math_uflow>:
 8008dd4:	b508      	push	{r3, lr}
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008ddc:	f7ff ffe6 	bl	8008dac <xflow>
 8008de0:	ec41 0b10 	vmov	d0, r0, r1
 8008de4:	bd08      	pop	{r3, pc}

08008de6 <__math_oflow>:
 8008de6:	b508      	push	{r3, lr}
 8008de8:	2200      	movs	r2, #0
 8008dea:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008dee:	f7ff ffdd 	bl	8008dac <xflow>
 8008df2:	ec41 0b10 	vmov	d0, r0, r1
 8008df6:	bd08      	pop	{r3, pc}

08008df8 <fabs>:
 8008df8:	ec51 0b10 	vmov	r0, r1, d0
 8008dfc:	ee10 2a10 	vmov	r2, s0
 8008e00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008e04:	ec43 2b10 	vmov	d0, r2, r3
 8008e08:	4770      	bx	lr

08008e0a <finite>:
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	ed8d 0b00 	vstr	d0, [sp]
 8008e10:	9801      	ldr	r0, [sp, #4]
 8008e12:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008e16:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008e1a:	0fc0      	lsrs	r0, r0, #31
 8008e1c:	b002      	add	sp, #8
 8008e1e:	4770      	bx	lr

08008e20 <scalbn>:
 8008e20:	b570      	push	{r4, r5, r6, lr}
 8008e22:	ec55 4b10 	vmov	r4, r5, d0
 8008e26:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008e2a:	4606      	mov	r6, r0
 8008e2c:	462b      	mov	r3, r5
 8008e2e:	b99a      	cbnz	r2, 8008e58 <scalbn+0x38>
 8008e30:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008e34:	4323      	orrs	r3, r4
 8008e36:	d036      	beq.n	8008ea6 <scalbn+0x86>
 8008e38:	4b39      	ldr	r3, [pc, #228]	; (8008f20 <scalbn+0x100>)
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	ee10 0a10 	vmov	r0, s0
 8008e40:	2200      	movs	r2, #0
 8008e42:	f7f7 fb7d 	bl	8000540 <__aeabi_dmul>
 8008e46:	4b37      	ldr	r3, [pc, #220]	; (8008f24 <scalbn+0x104>)
 8008e48:	429e      	cmp	r6, r3
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	460d      	mov	r5, r1
 8008e4e:	da10      	bge.n	8008e72 <scalbn+0x52>
 8008e50:	a32b      	add	r3, pc, #172	; (adr r3, 8008f00 <scalbn+0xe0>)
 8008e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e56:	e03a      	b.n	8008ece <scalbn+0xae>
 8008e58:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008e5c:	428a      	cmp	r2, r1
 8008e5e:	d10c      	bne.n	8008e7a <scalbn+0x5a>
 8008e60:	ee10 2a10 	vmov	r2, s0
 8008e64:	4620      	mov	r0, r4
 8008e66:	4629      	mov	r1, r5
 8008e68:	f7f7 f9b4 	bl	80001d4 <__adddf3>
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	460d      	mov	r5, r1
 8008e70:	e019      	b.n	8008ea6 <scalbn+0x86>
 8008e72:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008e76:	460b      	mov	r3, r1
 8008e78:	3a36      	subs	r2, #54	; 0x36
 8008e7a:	4432      	add	r2, r6
 8008e7c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008e80:	428a      	cmp	r2, r1
 8008e82:	dd08      	ble.n	8008e96 <scalbn+0x76>
 8008e84:	2d00      	cmp	r5, #0
 8008e86:	a120      	add	r1, pc, #128	; (adr r1, 8008f08 <scalbn+0xe8>)
 8008e88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e8c:	da1c      	bge.n	8008ec8 <scalbn+0xa8>
 8008e8e:	a120      	add	r1, pc, #128	; (adr r1, 8008f10 <scalbn+0xf0>)
 8008e90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e94:	e018      	b.n	8008ec8 <scalbn+0xa8>
 8008e96:	2a00      	cmp	r2, #0
 8008e98:	dd08      	ble.n	8008eac <scalbn+0x8c>
 8008e9a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008e9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008ea2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008ea6:	ec45 4b10 	vmov	d0, r4, r5
 8008eaa:	bd70      	pop	{r4, r5, r6, pc}
 8008eac:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008eb0:	da19      	bge.n	8008ee6 <scalbn+0xc6>
 8008eb2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008eb6:	429e      	cmp	r6, r3
 8008eb8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008ebc:	dd0a      	ble.n	8008ed4 <scalbn+0xb4>
 8008ebe:	a112      	add	r1, pc, #72	; (adr r1, 8008f08 <scalbn+0xe8>)
 8008ec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d1e2      	bne.n	8008e8e <scalbn+0x6e>
 8008ec8:	a30f      	add	r3, pc, #60	; (adr r3, 8008f08 <scalbn+0xe8>)
 8008eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ece:	f7f7 fb37 	bl	8000540 <__aeabi_dmul>
 8008ed2:	e7cb      	b.n	8008e6c <scalbn+0x4c>
 8008ed4:	a10a      	add	r1, pc, #40	; (adr r1, 8008f00 <scalbn+0xe0>)
 8008ed6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d0b8      	beq.n	8008e50 <scalbn+0x30>
 8008ede:	a10e      	add	r1, pc, #56	; (adr r1, 8008f18 <scalbn+0xf8>)
 8008ee0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ee4:	e7b4      	b.n	8008e50 <scalbn+0x30>
 8008ee6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008eea:	3236      	adds	r2, #54	; 0x36
 8008eec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008ef0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	4b0c      	ldr	r3, [pc, #48]	; (8008f28 <scalbn+0x108>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	e7e8      	b.n	8008ece <scalbn+0xae>
 8008efc:	f3af 8000 	nop.w
 8008f00:	c2f8f359 	.word	0xc2f8f359
 8008f04:	01a56e1f 	.word	0x01a56e1f
 8008f08:	8800759c 	.word	0x8800759c
 8008f0c:	7e37e43c 	.word	0x7e37e43c
 8008f10:	8800759c 	.word	0x8800759c
 8008f14:	fe37e43c 	.word	0xfe37e43c
 8008f18:	c2f8f359 	.word	0xc2f8f359
 8008f1c:	81a56e1f 	.word	0x81a56e1f
 8008f20:	43500000 	.word	0x43500000
 8008f24:	ffff3cb0 	.word	0xffff3cb0
 8008f28:	3c900000 	.word	0x3c900000

08008f2c <_init>:
 8008f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2e:	bf00      	nop
 8008f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f32:	bc08      	pop	{r3}
 8008f34:	469e      	mov	lr, r3
 8008f36:	4770      	bx	lr

08008f38 <_fini>:
 8008f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3a:	bf00      	nop
 8008f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f3e:	bc08      	pop	{r3}
 8008f40:	469e      	mov	lr, r3
 8008f42:	4770      	bx	lr
