<stg><name>compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %nd = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %zext_ln181_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln181

]]></Node>
<StgValue><ssdm name="zext_ln181_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %mul_ln185_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln185

]]></Node>
<StgValue><ssdm name="mul_ln185_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %tmp_110_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_110_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="5">
<![CDATA[
newFuncRoot:4 %zext_ln181_cast = zext i5 %zext_ln181_read

]]></Node>
<StgValue><ssdm name="zext_ln181_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %nd_1 = load i5 %nd

]]></Node>
<StgValue><ssdm name="nd_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln183 = icmp_eq  i5 %nd_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln183 = add i5 %nd_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln183 = br i1 %icmp_ln183, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:3 %add_ln185 = add i5 %nd_1, i5 %tmp_110_read

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:14 %store_ln183 = store i5 %add_ln183, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="5">
<![CDATA[
.split:4 %zext_ln185 = zext i5 %add_ln185

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:5 %add_ln185_1 = add i10 %mul_ln185_read, i10 %zext_ln185

]]></Node>
<StgValue><ssdm name="add_ln185_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="10">
<![CDATA[
.split:6 %zext_ln185_1 = zext i10 %add_ln185_1

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:7 %mul_ln185_1 = mul i16 %zext_ln185_1, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln185_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:7 %mul_ln185_1 = mul i16 %zext_ln185_1, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln185_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:7 %mul_ln185_1 = mul i16 %zext_ln185_1, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln185_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:8 %add_ln185_2 = add i16 %mul_ln185_1, i16 %zext_ln181_cast

]]></Node>
<StgValue><ssdm name="add_ln185_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:8 %add_ln185_2 = add i16 %mul_ln185_1, i16 %zext_ln181_cast

]]></Node>
<StgValue><ssdm name="add_ln185_2"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="16">
<![CDATA[
.split:9 %zext_ln185_2 = zext i16 %add_ln185_2

]]></Node>
<StgValue><ssdm name="zext_ln185_2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln185_2

]]></Node>
<StgValue><ssdm name="all_attention_coefficients_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="16">
<![CDATA[
.split:12 %all_attention_coefficients_V_load = load i16 %all_attention_coefficients_V_addr

]]></Node>
<StgValue><ssdm name="all_attention_coefficients_V_load"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %zext_ln183 = zext i5 %nd_1

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln183"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %a_buffer_V_addr = getelementptr i28 %a_buffer_V, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="a_buffer_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="16">
<![CDATA[
.split:12 %all_attention_coefficients_V_load = load i16 %all_attention_coefficients_V_addr

]]></Node>
<StgValue><ssdm name="all_attention_coefficients_V_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
.split:13 %store_ln185 = store i28 %all_attention_coefficients_V_load, i4 %a_buffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.split:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="tmp_110" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_110"/></StgValue>
</port>
<port id="61" name="mul_ln185" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln185"/></StgValue>
</port>
<port id="62" name="zext_ln181" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln181"/></StgValue>
</port>
<port id="63" name="all_attention_coefficients_V" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="all_attention_coefficients_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="a_buffer_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="nd" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i5" to="zext_ln181_read" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="zext_ln181" to="zext_ln181_read" fromId="62" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i10" to="mul_ln185_read" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="mul_ln185" to="mul_ln185_read" fromId="61" toId="11">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i5" to="tmp_110_read" fromId="67" toId="12">
</dataflow>
<dataflow id="74" from="tmp_110" to="tmp_110_read" fromId="60" toId="12">
</dataflow>
<dataflow id="75" from="zext_ln181_read" to="zext_ln181_cast" fromId="10" toId="13">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="all_attention_coefficients_V" to="specmemcore_ln0" fromId="63" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="nd" to="store_ln0" fromId="9" toId="15">
</dataflow>
<dataflow id="88" from="nd" to="nd_1" fromId="9" toId="17">
</dataflow>
<dataflow id="89" from="nd_1" to="icmp_ln183" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln183" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="92" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_94" to="empty" fromId="94" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_94" to="empty" fromId="94" toId="19">
</dataflow>
<dataflow id="98" from="nd_1" to="add_ln183" fromId="17" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln183" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="icmp_ln183" to="br_ln183" fromId="18" toId="21">
</dataflow>
<dataflow id="102" from="nd_1" to="add_ln185" fromId="17" toId="22">
</dataflow>
<dataflow id="103" from="tmp_110_read" to="add_ln185" fromId="12" toId="22">
</dataflow>
<dataflow id="104" from="add_ln183" to="store_ln183" fromId="20" toId="23">
</dataflow>
<dataflow id="105" from="nd" to="store_ln183" fromId="9" toId="23">
</dataflow>
<dataflow id="106" from="add_ln185" to="zext_ln185" fromId="22" toId="24">
</dataflow>
<dataflow id="107" from="mul_ln185_read" to="add_ln185_1" fromId="11" toId="25">
</dataflow>
<dataflow id="108" from="zext_ln185" to="add_ln185_1" fromId="24" toId="25">
</dataflow>
<dataflow id="109" from="add_ln185_1" to="zext_ln185_1" fromId="25" toId="26">
</dataflow>
<dataflow id="110" from="zext_ln185_1" to="mul_ln185_1" fromId="26" toId="27">
</dataflow>
<dataflow id="112" from="StgValue_111" to="mul_ln185_1" fromId="111" toId="27">
</dataflow>
<dataflow id="113" from="zext_ln185_1" to="mul_ln185_1" fromId="26" toId="28">
</dataflow>
<dataflow id="114" from="StgValue_111" to="mul_ln185_1" fromId="111" toId="28">
</dataflow>
<dataflow id="115" from="zext_ln185_1" to="mul_ln185_1" fromId="26" toId="29">
</dataflow>
<dataflow id="116" from="StgValue_111" to="mul_ln185_1" fromId="111" toId="29">
</dataflow>
<dataflow id="117" from="mul_ln185_1" to="add_ln185_2" fromId="29" toId="30">
</dataflow>
<dataflow id="118" from="zext_ln181_cast" to="add_ln185_2" fromId="13" toId="30">
</dataflow>
<dataflow id="119" from="mul_ln185_1" to="add_ln185_2" fromId="29" toId="31">
</dataflow>
<dataflow id="120" from="zext_ln181_cast" to="add_ln185_2" fromId="13" toId="31">
</dataflow>
<dataflow id="121" from="add_ln185_2" to="zext_ln185_2" fromId="31" toId="32">
</dataflow>
<dataflow id="122" from="all_attention_coefficients_V" to="all_attention_coefficients_V_addr" fromId="63" toId="33">
</dataflow>
<dataflow id="124" from="StgValue_123" to="all_attention_coefficients_V_addr" fromId="123" toId="33">
</dataflow>
<dataflow id="125" from="zext_ln185_2" to="all_attention_coefficients_V_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="126" from="all_attention_coefficients_V_addr" to="all_attention_coefficients_V_load" fromId="33" toId="34">
</dataflow>
<dataflow id="127" from="nd_1" to="zext_ln183" fromId="17" toId="35">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecPipeline" to="specpipeline_ln183" fromId="128" toId="36">
</dataflow>
<dataflow id="130" from="StgValue_65" to="specpipeline_ln183" fromId="65" toId="36">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specpipeline_ln183" fromId="131" toId="36">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specpipeline_ln183" fromId="131" toId="36">
</dataflow>
<dataflow id="134" from="StgValue_131" to="specpipeline_ln183" fromId="131" toId="36">
</dataflow>
<dataflow id="136" from="empty_24" to="specpipeline_ln183" fromId="135" toId="36">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopName" to="specloopname_ln183" fromId="137" toId="37">
</dataflow>
<dataflow id="140" from="empty_46" to="specloopname_ln183" fromId="139" toId="37">
</dataflow>
<dataflow id="141" from="a_buffer_V" to="a_buffer_V_addr" fromId="64" toId="38">
</dataflow>
<dataflow id="142" from="StgValue_123" to="a_buffer_V_addr" fromId="123" toId="38">
</dataflow>
<dataflow id="143" from="zext_ln183" to="a_buffer_V_addr" fromId="35" toId="38">
</dataflow>
<dataflow id="144" from="all_attention_coefficients_V_addr" to="all_attention_coefficients_V_load" fromId="33" toId="39">
</dataflow>
<dataflow id="145" from="all_attention_coefficients_V_load" to="store_ln185" fromId="39" toId="40">
</dataflow>
<dataflow id="146" from="a_buffer_V_addr" to="store_ln185" fromId="38" toId="40">
</dataflow>
<dataflow id="147" from="icmp_ln183" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="148" from="icmp_ln183" to="StgValue_6" fromId="18" toId="6">
</dataflow>
</dataflows>


</stg>
