<profile>

<section name = "Vivado HLS Report for 'sc_FIFO_DCT_Prc2'" level="0">
<item name = "Date">Sat Jan 14 22:16:07 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">DCT_base</item>
<item name = "Solution">DCT</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35ticpg236-1l</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.18, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3421, 3421, 3421, 3421, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3419, 3419, 3419, -, -, inf, no</column>
<column name=" + Loop 1.1">3416, 3416, 427, -, -, 8, no</column>
<column name="  ++ Loop 1.1.1">208, 208, 26, -, -, 8, no</column>
<column name="   +++ Loop 1.1.1.1">24, 24, 3, -, -, 8, no</column>
<column name="  ++ Loop 1.1.2">216, 216, 27, -, -, 8, no</column>
<column name="   +++ Loop 1.1.2.1">24, 24, 3, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 66</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, 16, 16</column>
<column name="Multiplexer">-, -, -, 84</column>
<column name="Register">-, -, 178, -</column>
<specialColumn name="Available">100, 90, 41600, 20800</specialColumn>
<specialColumn name="Utilization (%)">1, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="sc_FIFO_DCT_mac_mcud_U6">sc_FIFO_DCT_mac_mcud, i0 + i1 * i2</column>
<column name="sc_FIFO_DCT_mac_mdEe_U7">sc_FIFO_DCT_mac_mdEe, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="a_U">sc_FIFO_DCT_Prc2_a, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="b_U">sc_FIFO_DCT_Prc2_b, 0, 8, 8, 64, 8, 1, 512</column>
<column name="b_a_U">sc_FIFO_DCT_Prc2_bkb, 0, 8, 8, 64, 8, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i0_1_fu_326_p2">+, 0, 0, 4, 4, 1</column>
<column name="i1_2_fu_338_p2">+, 0, 0, 4, 4, 1</column>
<column name="i1_3_fu_426_p2">+, 0, 0, 4, 4, 1</column>
<column name="i2_2_fu_376_p2">+, 0, 0, 4, 4, 1</column>
<column name="i2_3_fu_464_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp_11_fu_482_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_12_fu_492_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_2_fu_356_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_5_fu_444_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_6_fu_394_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_9_fu_404_p2">+, 0, 0, 6, 6, 6</column>
<column name="exitcond1_fu_320_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond2_fu_332_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond3_fu_420_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond4_fu_370_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_fu_458_p2">icmp, 0, 0, 2, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">6, 3, 6, 18</column>
<column name="a_load_reg_251">32, 2, 32, 64</column>
<column name="ap_NS_fsm">6, 15, 1, 15</column>
<column name="data_ok">1, 3, 1, 3</column>
<column name="i0_reg_229">4, 2, 4, 8</column>
<column name="i1_1_reg_275">4, 2, 4, 8</column>
<column name="i1_reg_240">4, 2, 4, 8</column>
<column name="i2_1_reg_299">4, 2, 4, 8</column>
<column name="i2_reg_264">4, 2, 4, 8</column>
<column name="s_working">1, 3, 1, 3</column>
<column name="sc_FIFO_DCT_mB_V_loa_reg_286">18, 2, 18, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_addr_reg_553">6, 0, 6, 0</column>
<column name="a_load_reg_251">32, 0, 32, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="b_a_load_reg_576">8, 0, 8, 0</column>
<column name="b_load_reg_627">8, 0, 8, 0</column>
<column name="i0_1_reg_535">4, 0, 4, 0</column>
<column name="i0_cast5_reg_524">4, 0, 6, 2</column>
<column name="i0_reg_229">4, 0, 4, 0</column>
<column name="i1_1_reg_275">4, 0, 4, 0</column>
<column name="i1_2_reg_543">4, 0, 4, 0</column>
<column name="i1_3_reg_594">4, 0, 4, 0</column>
<column name="i1_reg_240">4, 0, 4, 0</column>
<column name="i2_1_reg_299">4, 0, 4, 0</column>
<column name="i2_2_reg_561">4, 0, 4, 0</column>
<column name="i2_3_reg_612">4, 0, 4, 0</column>
<column name="i2_reg_264">4, 0, 4, 0</column>
<column name="sc_FIFO_DCT_mA_V_loa_reg_581">18, 0, 18, 0</column>
<column name="sc_FIFO_DCT_mB_V_add_reg_604">6, 0, 6, 0</column>
<column name="sc_FIFO_DCT_mB_V_loa_reg_286">18, 0, 18, 0</column>
<column name="tmp_1_reg_548">3, 0, 6, 3</column>
<column name="tmp_20_reg_632">18, 0, 18, 0</column>
<column name="tmp_4_reg_599">3, 0, 6, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sc_FIFO_DCT::Prc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sc_FIFO_DCT::Prc2, return value</column>
<column name="data_ok">out, 1, ap_vld, data_ok, pointer</column>
<column name="data_ok_ap_vld">out, 1, ap_vld, data_ok, pointer</column>
<column name="done">out, 1, ap_vld, done, pointer</column>
<column name="done_ap_vld">out, 1, ap_vld, done, pointer</column>
<column name="dout">out, 8, ap_vld, dout, pointer</column>
<column name="dout_ap_vld">out, 1, ap_vld, dout, pointer</column>
<column name="s_start_i">in, 1, ap_ovld, s_start, pointer</column>
<column name="s_start_o">out, 1, ap_ovld, s_start, pointer</column>
<column name="s_start_o_ap_vld">out, 1, ap_ovld, s_start, pointer</column>
<column name="s_working">out, 1, ap_vld, s_working, pointer</column>
<column name="s_working_ap_vld">out, 1, ap_vld, s_working, pointer</column>
<column name="sc_FIFO_DCT_mA_V_address0">out, 6, ap_memory, sc_FIFO_DCT_mA_V, array</column>
<column name="sc_FIFO_DCT_mA_V_ce0">out, 1, ap_memory, sc_FIFO_DCT_mA_V, array</column>
<column name="sc_FIFO_DCT_mA_V_q0">in, 18, ap_memory, sc_FIFO_DCT_mA_V, array</column>
<column name="sc_FIFO_DCT_mB_V_address0">out, 6, ap_memory, sc_FIFO_DCT_mB_V, array</column>
<column name="sc_FIFO_DCT_mB_V_ce0">out, 1, ap_memory, sc_FIFO_DCT_mB_V, array</column>
<column name="sc_FIFO_DCT_mB_V_we0">out, 1, ap_memory, sc_FIFO_DCT_mB_V, array</column>
<column name="sc_FIFO_DCT_mB_V_d0">out, 18, ap_memory, sc_FIFO_DCT_mB_V, array</column>
</table>
</item>
</section>
</profile>
