// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// don't think this is legal syntax
out=in;
endmodule
