Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 22 20:31:59 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file term_interf_top_timing_summary_routed.rpt -pb term_interf_top_timing_summary_routed.pb -rpx term_interf_top_timing_summary_routed.rpx -warn_on_violation
| Design       : term_interf_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/RX/o_RX_DV_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/TX/FSM_sequential_txState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/TX/FSM_sequential_txState_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[100]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[101]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[102]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[103]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[104]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[105]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[106]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[107]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[108]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[109]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[110]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[111]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[112]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[113]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[114]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[115]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[116]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[117]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[118]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[119]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[120]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[121]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[122]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[123]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[124]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[125]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[126]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[127]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[128]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[129]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[130]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[131]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[132]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[133]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[134]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[135]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[136]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[137]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[138]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[139]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[140]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[141]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[142]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[143]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[144]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[145]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[146]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[147]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[148]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[149]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[150]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[151]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[152]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[153]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[154]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[155]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[156]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[157]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[158]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[159]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[160]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[161]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[162]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[163]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[164]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[165]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[166]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[167]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[168]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[169]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[170]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[171]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[172]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[173]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[174]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[175]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[176]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[177]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[178]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[179]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[180]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[181]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[182]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[183]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[184]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[185]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[186]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[187]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[188]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[189]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[190]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[191]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[192]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[193]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[194]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[195]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[196]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[197]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[198]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[199]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[200]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[201]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[202]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[203]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[204]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[205]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[206]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[207]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[208]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[209]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[210]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[211]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[212]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[213]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[214]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[215]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[216]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[217]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[218]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[219]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[220]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[221]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[222]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[223]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[224]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[225]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[226]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[227]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[228]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[229]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[230]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[231]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[232]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[233]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[234]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[235]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[236]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[237]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[238]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[239]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[240]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[241]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[242]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[243]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[244]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[245]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[246]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[247]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[248]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[249]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[250]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[251]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[252]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[253]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[254]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[255]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[256]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[257]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[258]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[259]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[260]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[261]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[262]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[263]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[264]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[265]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[266]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[267]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[268]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[269]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[270]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[271]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[272]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[273]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[274]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[275]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[276]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[277]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[278]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[279]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[280]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[281]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[282]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[283]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[284]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[285]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[286]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[287]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[288]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[289]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[290]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[291]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[292]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[293]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[294]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[295]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[296]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[297]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[298]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[299]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[300]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[301]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[302]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[303]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[304]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[305]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[306]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[307]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[308]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[309]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[310]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[311]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[312]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[313]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[314]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[315]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[316]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[317]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[318]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[319]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[320]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[321]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[322]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[323]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[324]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[325]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[326]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[327]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[328]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[329]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[32]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[330]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[331]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[332]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[333]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[334]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[335]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[336]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[337]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[338]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[339]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[33]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[340]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[341]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[342]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[343]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[344]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[345]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[346]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[347]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[348]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[349]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[34]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[350]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[351]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[352]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[353]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[354]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[355]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[356]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[357]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[358]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[359]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[35]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[360]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[361]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[362]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[363]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[364]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[365]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[366]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[367]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[368]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[369]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[36]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[370]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[371]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[372]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[373]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[374]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[375]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[376]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[377]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[378]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[379]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[37]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[380]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[381]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[382]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[383]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[384]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[385]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[386]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[387]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[388]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[389]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[38]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[390]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[391]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[392]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[393]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[394]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[395]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[396]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[397]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[398]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[399]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[39]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[400]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[401]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[402]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[403]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[404]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[405]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[406]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[407]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[408]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[409]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[40]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[410]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[411]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[412]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[413]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[414]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[415]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[416]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[417]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[418]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[419]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[41]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[420]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[421]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[422]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[423]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[424]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[425]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[426]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[427]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[428]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[429]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[42]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[430]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[431]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[432]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[433]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[434]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[435]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[436]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[437]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[438]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[439]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[43]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[440]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[441]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[442]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[443]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[444]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[445]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[446]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[447]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[448]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[449]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[44]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[450]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[451]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[452]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[453]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[454]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[455]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[456]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[457]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[458]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[459]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[45]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[460]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[461]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[462]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[463]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[464]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[465]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[466]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[467]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[468]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[469]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[46]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[470]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[471]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[472]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[473]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[474]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[475]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[476]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[477]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[478]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[479]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[480]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[481]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[482]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[483]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[484]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[485]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[486]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[487]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[488]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[489]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[490]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[491]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[492]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[493]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[494]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[495]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[496]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[497]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[498]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[499]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[500]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[501]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[502]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[503]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[504]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[505]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[506]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[507]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[508]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[509]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[50]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[510]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[511]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[51]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[52]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[53]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[54]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[55]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[56]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[77]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[78]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[79]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[80]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[81]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[82]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[83]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[84]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[85]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[86]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[87]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[88]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[89]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[90]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[91]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[92]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[93]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[94]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[95]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[96]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[97]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[98]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[99]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cs/rd_c_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cs/rd_c_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: keyboard_interface/CLK50MHZ_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/debouncer1/O0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/flag_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 375 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.423    -3592.690                    948                 1284        0.053        0.000                      0                 1284        4.500        0.000                       0                   809  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.423    -3592.690                    948                 1284        0.053        0.000                      0                 1284        4.500        0.000                       0                   809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          948  Failing Endpoints,  Worst Slack      -12.423ns,  Total Violation    -3592.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.423ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.511ns  (logic 17.839ns (79.247%)  route 4.672ns (20.754%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.405    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X29Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.739 r  cs/fifo/fifo_counter_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.739    cs/fifo/fifo_counter_reg[508]_i_1_n_8
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[509]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y158        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[509]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.739    
  -------------------------------------------------------------------
                         slack                                -12.423    

Slack (VIOLATED) :        -12.405ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.195ns  (logic 17.041ns (76.780%)  route 5.154ns (23.220%))
  Logic Levels:           135  (CARRY4=133 LUT3=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.941 r  cs/fifo/fifo_counter_reg[480]_i_1/O[1]
                         net (fo=1, routed)           0.482    27.423    cs/fifo/fifo_counter_reg[480]_i_1_n_8
    SLICE_X32Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.680    15.102    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[481]/C
                         clock pessimism              0.188    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X32Y150        FDRE (Setup_fdre_C_D)       -0.237    15.018    cs/fifo/fifo_counter_reg[481]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -27.423    
  -------------------------------------------------------------------
                         slack                                -12.405    

Slack (VIOLATED) :        -12.402ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.490ns  (logic 17.818ns (79.227%)  route 4.672ns (20.773%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.405    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X29Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.718 r  cs/fifo/fifo_counter_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.718    cs/fifo/fifo_counter_reg[508]_i_1_n_6
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[511]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y158        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[511]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.718    
  -------------------------------------------------------------------
                         slack                                -12.402    

Slack (VIOLATED) :        -12.328ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.416ns  (logic 17.744ns (79.159%)  route 4.672ns (20.842%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.405    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X29Y158        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.644 r  cs/fifo/fifo_counter_reg[508]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.644    cs/fifo/fifo_counter_reg[508]_i_1_n_7
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[510]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y158        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[510]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.644    
  -------------------------------------------------------------------
                         slack                                -12.328    

Slack (VIOLATED) :        -12.312ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.400ns  (logic 17.728ns (79.144%)  route 4.672ns (20.856%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.405    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X29Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.628 r  cs/fifo/fifo_counter_reg[508]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.628    cs/fifo/fifo_counter_reg[508]_i_1_n_9
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y158        FDRE                                         r  cs/fifo/fifo_counter_reg[508]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y158        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[508]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.628    
  -------------------------------------------------------------------
                         slack                                -12.312    

Slack (VIOLATED) :        -12.309ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.397ns  (logic 17.725ns (79.141%)  route 4.672ns (20.859%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.625 r  cs/fifo/fifo_counter_reg[504]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.625    cs/fifo/fifo_counter_reg[504]_i_1_n_8
    SLICE_X29Y157        FDRE                                         r  cs/fifo/fifo_counter_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y157        FDRE                                         r  cs/fifo/fifo_counter_reg[505]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y157        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[505]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.625    
  -------------------------------------------------------------------
                         slack                                -12.309    

Slack (VIOLATED) :        -12.288ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.376ns  (logic 17.704ns (79.121%)  route 4.672ns (20.879%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.604 r  cs/fifo/fifo_counter_reg[504]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.604    cs/fifo/fifo_counter_reg[504]_i_1_n_6
    SLICE_X29Y157        FDRE                                         r  cs/fifo/fifo_counter_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y157        FDRE                                         r  cs/fifo/fifo_counter_reg[507]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y157        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[507]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.604    
  -------------------------------------------------------------------
                         slack                                -12.288    

Slack (VIOLATED) :        -12.280ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.985ns  (logic 16.815ns (76.485%)  route 5.170ns (23.516%))
  Logic Levels:           134  (CARRY4=132 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.715 r  cs/fifo/fifo_counter_reg[476]_i_1/O[0]
                         net (fo=1, routed)           0.498    27.213    cs/fifo/fifo_counter_reg[476]_i_1_n_9
    SLICE_X31Y147        FDRE                                         r  cs/fifo/fifo_counter_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.505    14.927    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y147        FDRE                                         r  cs/fifo/fifo_counter_reg[476]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)       -0.218    14.933    cs/fifo/fifo_counter_reg[476]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -27.213    
  -------------------------------------------------------------------
                         slack                                -12.280    

Slack (VIOLATED) :        -12.277ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.963ns  (logic 16.813ns (76.551%)  route 5.150ns (23.449%))
  Logic Levels:           133  (CARRY4=131 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.712 r  cs/fifo/fifo_counter_reg[472]_i_1/O[1]
                         net (fo=1, routed)           0.479    27.192    cs/fifo/fifo_counter_reg[472]_i_1_n_8
    SLICE_X28Y145        FDRE                                         r  cs/fifo/fifo_counter_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.505    14.927    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y145        FDRE                                         r  cs/fifo/fifo_counter_reg[473]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X28Y145        FDRE (Setup_fdre_C_D)       -0.237    14.914    cs/fifo/fifo_counter_reg[473]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -27.191    
  -------------------------------------------------------------------
                         slack                                -12.277    

Slack (VIOLATED) :        -12.214ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.302ns  (logic 17.630ns (79.052%)  route 4.672ns (20.948%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.626     5.228    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  cs/fifo/fifo_counter_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  cs/fifo/fifo_counter_reg[293]/Q
                         net (fo=4, routed)           0.948     6.632    cs/fifo/fifo_counter_reg[293]
    SLICE_X28Y112        LUT3 (Prop_lut3_I0_O)        0.124     6.756 r  cs/fifo/fifo_counter3__95_carry_i_3/O
                         net (fo=1, routed)           0.000     6.756    cs/fifo/fifo_counter3__95_carry_i_3_n_2
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.306 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.534    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.648    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X28Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.762    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X28Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.876    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.990    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.104    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.218    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.332    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.446    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=37, routed)          3.097    11.658    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.782 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=489, routed)         0.606    12.388    cs/fifo/p_2_in
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.021 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.021    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.275 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.275    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.389 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.389    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.503 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.503    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.617 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.617    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.731 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.731    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.845 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.959    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.074    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.188 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.188    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.302 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.302    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.416 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.416    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.530 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.530    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.644 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.758 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.872 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.872    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.986 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.986    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.100 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.100    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.214    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.442    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.670    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.784    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.898 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.898    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.012 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.012    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.126 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.126    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.240 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.240    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.354    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.468 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.468    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.582 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.696 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.696    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.810 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.810    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.924 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.933    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.047 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.047    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.161 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.161    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.275 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.275    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.389 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.389    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.503 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.503    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.617 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.617    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.731    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.845    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.959    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.073    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.187    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.301    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.415 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.415    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.529 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.529    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.643 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.643    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.757 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.871 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.871    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.985 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.985    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.099    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.213    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.327    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.441 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.441    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.555 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.555    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.669 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.669    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.783 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.783    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.897 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.897    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.011 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.011    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.125 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.125    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.239 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.239    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.353 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.353    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X29Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.467 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.467    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.581    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.695    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.809 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.809    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.923 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.923    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.037 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.037    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.151 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.151    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.265 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.265    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.379    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.493    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.607    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.721    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.835    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X29Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.949    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X29Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.063    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X29Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.177    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.405    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.519    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X29Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.642    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X29Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.756 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.756    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.870    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X29Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X29Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.098    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X29Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.212    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X29Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.326    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.440    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.554    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.668    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.782    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.896    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.010 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.010    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.124    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.238    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.352    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.466    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.580    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.694    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X29Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X29Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.922    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X29Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.036 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.036    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X29Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.150 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.150    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.264 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.264    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.378 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.378    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.492 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.493    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.607 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.607    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.721 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.721    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X29Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.835 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.835    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X29Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.949 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.949    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X29Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.063 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.063    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X29Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.177    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X29Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.291    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X29Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.530 r  cs/fifo/fifo_counter_reg[504]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.530    cs/fifo/fifo_counter_reg[504]_i_1_n_7
    SLICE_X29Y157        FDRE                                         r  cs/fifo/fifo_counter_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.679    15.101    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y157        FDRE                                         r  cs/fifo/fifo_counter_reg[506]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X29Y157        FDRE (Setup_fdre_C_D)        0.062    15.316    cs/fifo/fifo_counter_reg[506]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -27.530    
  -------------------------------------------------------------------
                         slack                                -12.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.573     1.492    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  cs/fifo/fifo_counter_reg[273]/Q
                         net (fo=4, routed)           0.079     1.713    cs/fifo/fifo_counter_reg[273]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.860 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.860    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.914 r  cs/fifo/fifo_counter_reg[276]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    cs/fifo/fifo_counter_reg[276]_i_1_n_9
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.837     2.002    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[276]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    cs/fifo/fifo_counter_reg[276]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.573     1.492    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  cs/fifo/fifo_counter_reg[273]/Q
                         net (fo=4, routed)           0.079     1.713    cs/fifo/fifo_counter_reg[273]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.860 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.860    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.925 r  cs/fifo/fifo_counter_reg[276]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    cs/fifo/fifo_counter_reg[276]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.837     2.002    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[278]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    cs/fifo/fifo_counter_reg[278]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.308ns (79.403%)  route 0.080ns (20.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.639     1.559    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  cs/fifo/fifo_counter_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  cs/fifo/fifo_counter_reg[75]/Q
                         net (fo=4, routed)           0.079     1.779    cs/fifo/fifo_counter_reg[75]
    SLICE_X29Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.892 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.947 r  cs/fifo/fifo_counter_reg[76]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    cs/fifo/fifo_counter_reg[76]_i_1_n_9
    SLICE_X29Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.843     2.008    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[76]/C
                         clock pessimism             -0.250     1.757    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.862    cs/fifo/fifo_counter_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[462]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[477]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.465ns (85.338%)  route 0.080ns (14.662%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.566     1.485    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y146        FDRE                                         r  cs/fifo/fifo_counter_reg[462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y146        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cs/fifo/fifo_counter_reg[462]/Q
                         net (fo=4, routed)           0.079     1.706    cs/fifo/fifo_counter_reg[462]
    SLICE_X29Y146        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.823 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.823    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.862 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.030 r  cs/fifo/fifo_counter_reg[476]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.030    cs/fifo/fifo_counter_reg[476]_i_1_n_8
    SLICE_X29Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[477]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.924     2.089    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[477]/C
                         clock pessimism             -0.250     1.839    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.105     1.944    cs/fifo/fifo_counter_reg[477]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[462]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[479]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.465ns (85.338%)  route 0.080ns (14.662%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.566     1.485    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y146        FDRE                                         r  cs/fifo/fifo_counter_reg[462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y146        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cs/fifo/fifo_counter_reg[462]/Q
                         net (fo=4, routed)           0.079     1.706    cs/fifo/fifo_counter_reg[462]
    SLICE_X29Y146        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.823 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.823    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.862 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.030 r  cs/fifo/fifo_counter_reg[476]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.030    cs/fifo/fifo_counter_reg[476]_i_1_n_6
    SLICE_X29Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.924     2.089    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[479]/C
                         clock pessimism             -0.250     1.839    
    SLICE_X29Y150        FDRE (Hold_fdre_C_D)         0.105     1.944    cs/fifo/fifo_counter_reg[479]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[277]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.573     1.492    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  cs/fifo/fifo_counter_reg[273]/Q
                         net (fo=4, routed)           0.079     1.713    cs/fifo/fifo_counter_reg[273]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.860 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.860    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.950 r  cs/fifo/fifo_counter_reg[276]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    cs/fifo/fifo_counter_reg[276]_i_1_n_8
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[277]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.837     2.002    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[277]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    cs/fifo/fifo_counter_reg[277]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[279]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.573     1.492    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  cs/fifo/fifo_counter_reg[273]/Q
                         net (fo=4, routed)           0.079     1.713    cs/fifo/fifo_counter_reg[273]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.860 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.860    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.950 r  cs/fifo/fifo_counter_reg[276]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    cs/fifo/fifo_counter_reg[276]_i_1_n_6
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[279]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.837     2.002    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[279]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    cs/fifo/fifo_counter_reg[279]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[462]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.468ns (85.418%)  route 0.080ns (14.582%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.566     1.485    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y146        FDRE                                         r  cs/fifo/fifo_counter_reg[462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y146        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cs/fifo/fifo_counter_reg[462]/Q
                         net (fo=4, routed)           0.079     1.706    cs/fifo/fifo_counter_reg[462]
    SLICE_X29Y146        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.823 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.823    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X29Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.862 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X29Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X29Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X29Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.979    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X29Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  cs/fifo/fifo_counter_reg[480]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.033    cs/fifo/fifo_counter_reg[480]_i_1_n_9
    SLICE_X29Y151        FDRE                                         r  cs/fifo/fifo_counter_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.924     2.089    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y151        FDRE                                         r  cs/fifo/fifo_counter_reg[480]/C
                         clock pessimism             -0.250     1.839    
    SLICE_X29Y151        FDRE (Hold_fdre_C_D)         0.105     1.944    cs/fifo/fifo_counter_reg[480]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.381ns (82.666%)  route 0.080ns (17.334%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.573     1.492    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  cs/fifo/fifo_counter_reg[273]/Q
                         net (fo=4, routed)           0.079     1.713    cs/fifo/fifo_counter_reg[273]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.860 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.860    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.899 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.899    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  cs/fifo/fifo_counter_reg[280]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    cs/fifo/fifo_counter_reg[280]_i_1_n_9
    SLICE_X29Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.837     2.002    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[280]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    cs/fifo/fifo_counter_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.319ns (79.971%)  route 0.080ns (20.029%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.639     1.559    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  cs/fifo/fifo_counter_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  cs/fifo/fifo_counter_reg[75]/Q
                         net (fo=4, routed)           0.079     1.779    cs/fifo/fifo_counter_reg[75]
    SLICE_X29Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.892 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.958 r  cs/fifo/fifo_counter_reg[76]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    cs/fifo/fifo_counter_reg[76]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.843     2.008    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[78]/C
                         clock pessimism             -0.250     1.757    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.862    cs/fifo/fifo_counter_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32    cs/fifo/buf_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    cs/fifo/buf_mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y102   cs/alu_hold_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y100   cs/alu_hold_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y102   cs/alu_hold_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y102   cs/alu_hold_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y66    cs/fifo/fifo_counter_reg[141]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y66    cs/fifo/fifo_counter_reg[142]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y66    cs/fifo/fifo_counter_reg[143]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y103   cs/mode_hold_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y106   dl/mat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y110   dl/mat_a_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y109   dl/mat_a_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y110   dl/mat_a_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y139   cs/fifo/fifo_counter_reg[457]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y139   cs/fifo/fifo_counter_reg[460]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33    cs/fifo/fifo_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y109   dl/mat_a_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y104   dl/mat_a_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y89    sevseg/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91    sevseg/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91    sevseg/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y92    sevseg/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y157   cs/fifo/fifo_counter_reg[504]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y157   cs/fifo/fifo_counter_reg[505]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y157   cs/fifo/fifo_counter_reg[506]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y157   cs/fifo/fifo_counter_reg[507]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y158   cs/fifo/fifo_counter_reg[508]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y92    sevseg/refresh_counter_reg[13]/C



