Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 12 12:55:52 2017
| Host         : 5CG4363RFZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.370        0.000                      0                 6407        0.024        0.000                      0                 6407        4.020        0.000                       0                  4243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 40.500}     81.000          12.346          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.370        0.000                      0                 6407        0.024        0.000                      0                 6407        4.020        0.000                       0                  4242  
clk_fpga_1                                                                                                                                                     78.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 3.096ns (36.033%)  route 5.496ns (63.967%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.544 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_2/O[2]
                         net (fo=6, routed)           1.023    11.567    design_1_i/NCO2/U0/tmp_2_fu_269_p2[30]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    11.937    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 3.076ns (35.795%)  route 5.517ns (64.205%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.524 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_2/O[0]
                         net (fo=6, routed)           1.045    11.568    design_1_i/NCO2/U0/tmp_2_fu_269_p2[28]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    11.943    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 3.180ns (37.065%)  route 5.400ns (62.935%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.628 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_2/O[1]
                         net (fo=6, routed)           0.927    11.555    design_1_i/NCO2/U0/tmp_2_fu_269_p2[29]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    11.932    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 3.063ns (35.718%)  route 5.513ns (64.282%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.511 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/O[1]
                         net (fo=6, routed)           1.040    11.551    design_1_i/NCO2/U0/tmp_2_fu_269_p2[25]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    11.932    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 3.172ns (37.052%)  route 5.389ns (62.948%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.620 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_2/O[3]
                         net (fo=6, routed)           0.916    11.536    design_1_i/NCO2/U0/tmp_2_fu_269_p2[31]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    11.931    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 3.055ns (35.705%)  route 5.501ns (64.295%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.503 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/O[3]
                         net (fo=6, routed)           1.028    11.531    design_1_i/NCO2/U0/tmp_2_fu_269_p2[27]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    11.931    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 2.959ns (34.604%)  route 5.592ns (65.396%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.407 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/O[0]
                         net (fo=6, routed)           1.119    11.526    design_1_i/NCO2/U0/tmp_2_fu_269_p2[24]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    11.943    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[19]_i_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 3.172ns (37.237%)  route 5.346ns (62.763%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.620 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_2/O[3]
                         net (fo=6, routed)           0.874    11.493    design_1_i/NCO2/U0/tmp_2_fu_269_p2[31]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[19]_i_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.525    12.717    design_1_i/NCO2/U0/ap_clk
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[19]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.833    
                         clock uncertainty           -0.154    12.679    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    11.930    design_1_i/NCO2/U0/int_sine_out_V_reg[19]_i_1
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[7]_i_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 3.172ns (36.847%)  route 5.437ns (63.153%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.620 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_2/O[3]
                         net (fo=6, routed)           0.964    11.584    design_1_i/NCO2/U0/tmp_2_fu_269_p2[31]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[7]_i_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.536    12.728    design_1_i/NCO2/U0/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[7]_i_1/CLKARDCLK
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    12.055    design_1_i/NCO2/U0/int_sine_out_V_reg[7]_i_1
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 2.979ns (35.123%)  route 5.503ns (64.877%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.667     2.975    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/NCO2/U0/val_assign_reg_311_reg[53]/Q
                         net (fo=10, routed)          0.819     4.250    design_1_i/NCO2/U0/loc_V_fu_147_p4[1]
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.374 f  design_1_i/NCO2/U0/accumulator_V[0]_i_76/O
                         net (fo=2, routed)           0.457     4.831    design_1_i/NCO2/U0/accumulator_V[0]_i_76_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.955 r  design_1_i/NCO2/U0/accumulator_V[12]_i_21/O
                         net (fo=69, routed)          0.991     5.946    design_1_i/NCO2/U0/accumulator_V[12]_i_21_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.116     6.062 r  design_1_i/NCO2/U0/accumulator_V[0]_i_59/O
                         net (fo=3, routed)           1.005     7.067    design_1_i/NCO2/U0/accumulator_V[0]_i_59_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.350     7.417 r  design_1_i/NCO2/U0/accumulator_V[0]_i_40/O
                         net (fo=4, routed)           0.604     8.021    design_1_i/NCO2/U0/accumulator_V[0]_i_40_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.349 r  design_1_i/NCO2/U0/accumulator_V[0]_i_15/O
                         net (fo=2, routed)           0.597     8.946    design_1_i/NCO2/U0/accumulator_V[0]_i_15_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.070 r  design_1_i/NCO2/U0/int_sine_out_V[22]_i_40/O
                         net (fo=1, routed)           0.000     9.070    design_1_i/NCO2/U0/int_sine_out_V[22]_i_40_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.603 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.603    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_33_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_28_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.837    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_23_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_18_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.071    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_5_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_4_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.427 r  design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_3/O[2]
                         net (fo=6, routed)           1.030    11.457    design_1_i/NCO2/U0/tmp_2_fu_269_p2[26]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        1.526    12.718    design_1_i/NCO2/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    11.937    design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.251ns (62.873%)  route 0.148ns (37.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.562     0.903    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/ap_clk
    SLICE_X18Y50         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[1]/Q
                         net (fo=1, routed)           0.148     1.192    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[1]
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.237 r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[1]
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.302 r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.302    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/p_30_out
    SLICE_X19Y48         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.832     1.202    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.105     1.278    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/val_assign_reg_311_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.069%)  route 0.239ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.552     0.893    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/Q
                         net (fo=1, routed)           0.239     1.273    design_1_i/NCO2/U0/grp_fu_97_p2[25]
    SLICE_X25Y37         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.824     1.194    design_1_i/NCO2/U0/ap_clk
    SLICE_X25Y37         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[25]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.070     1.230    design_1_i/NCO2/U0/val_assign_reg_311_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.235%)  route 0.171ns (40.765%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.562     0.903    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/ap_clk
    SLICE_X18Y50         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[7]/Q
                         net (fo=1, routed)           0.171     1.215    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[7]
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.260 r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[7]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.323 r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.323    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/p_24_out
    SLICE_X19Y49         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.832     1.202    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/NCO2_ap_sitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.571%)  route 0.245ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.558     0.899    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/Q
                         net (fo=3, routed)           0.245     1.284    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/ma[26]_73[24]
    SLICE_X17Y38         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.829     1.199    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/aclk
    SLICE_X17Y38         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.070     1.235    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.906%)  route 0.241ns (63.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.558     0.899    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/Q
                         net (fo=3, routed)           0.241     1.281    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/ma[26]_73[23]
    SLICE_X17Y38         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.829     1.199    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/aclk
    SLICE_X17Y38         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.066     1.231    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/val_assign_reg_311_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.881%)  route 0.241ns (63.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.559     0.900    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X14Y35         FDRE                                         r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[29]/Q
                         net (fo=1, routed)           0.241     1.282    design_1_i/NCO2/U0/grp_fu_97_p2[29]
    SLICE_X23Y37         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.824     1.194    design_1_i/NCO2/U0/ap_clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[29]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.072     1.232    design_1_i/NCO2/U0/val_assign_reg_311_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/val_assign_reg_311_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.751%)  route 0.232ns (62.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.559     0.900    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X17Y35         FDRE                                         r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[31]/Q
                         net (fo=1, routed)           0.232     1.273    design_1_i/NCO2/U0/grp_fu_97_p2[31]
    SLICE_X24Y38         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.826     1.196    design_1_i/NCO2/U0/ap_clk
    SLICE_X24Y38         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[31]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.059     1.221    design_1_i/NCO2/U0/val_assign_reg_311_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.223%)  route 0.248ns (63.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.562     0.903    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/aclk
    SLICE_X14Y50         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/Q
                         net (fo=3, routed)           0.248     1.292    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/ma[14]_67[19]
    SLICE_X25Y51         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.828     1.198    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/aclk
    SLICE_X25Y51         FDRE                                         r  design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.075     1.239    design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/val_assign_reg_311_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.069%)  route 0.239ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.554     0.895    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[26]/Q
                         net (fo=1, routed)           0.239     1.275    design_1_i/NCO2/U0/grp_fu_97_p2[26]
    SLICE_X24Y37         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.824     1.194    design_1_i/NCO2/U0/ap_clk
    SLICE_X24Y37         FDRE                                         r  design_1_i/NCO2/U0/val_assign_reg_311_reg[26]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.059     1.219    design_1_i/NCO2/U0/val_assign_reg_311_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/NCO2/U0/freqControl_assign_fu_68_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.327%)  route 0.258ns (64.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.559     0.900    design_1_i/NCO2/U0/ap_clk
    SLICE_X22Y51         FDRE                                         r  design_1_i/NCO2/U0/freqControl_assign_fu_68_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/NCO2/U0/freqControl_assign_fu_68_reg[3]/Q
                         net (fo=1, routed)           0.258     1.299    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/Q[3]
    SLICE_X21Y48         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4247, routed)        0.831     1.201    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[3]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/NCO2/U0/NCO2_sitodp_32ns_dEe_U2/din0_buf1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X0Y14    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y18    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10   design_1_i/NCO2/U0/int_sine_out_V_reg[11]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    design_1_i/NCO2/U0/int_sine_out_V_reg[15]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   design_1_i/NCO2/U0/int_sine_out_V_reg[19]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9    design_1_i/NCO2/U0/int_sine_out_V_reg[22]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8    design_1_i/NCO2/U0/int_sine_out_V_reg[3]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    design_1_i/NCO2/U0/int_sine_out_V_reg[7]_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y10    design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y48   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y47   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y48   design_1_i/NCO2/U0/NCO2_dmul_64ns_64bkb_U0/NCO2_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y31   design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][0]_srl26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y31   design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][2]_srl26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y31   design_1_i/NCO2/U0/NCO2_ddiv_64ns_64cud_U1/NCO2_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][4]_srl26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y53   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y54   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y55   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y55   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y53   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y53   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y55   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 40.500 }
Period(ns):         81.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.000      78.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



