AArch64 MP+dmb.stpl+dmb.st
"DMB.STdWWPL RfeLP DMB.STdRR Fre"
Cycle=RfeLP DMB.STdRR Fre DMB.STdWWPL
Relax=
Safe=Fre DMB.STdWW DMB.STdRR RfeLP
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMB.STdWWPL RfeLP DMB.STdRR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1          ;
 MOV W0,#1    | LDR W0,[X1] ;
 STR W0,[X1]  | DMB ST      ;
 DMB ST       | LDR W2,[X3] ;
 MOV W2,#1    |             ;
 STLR W2,[X3] |             ;
exists
(1:X0=1 /\ 1:X2=0)
