var searchData=
[
  ['peripheral_20control_20functions_11965',['Peripheral Control functions',['../group___c_o_r_t_e_x___exported___functions___group2.html',1,'']]],
  ['package_5fbase_11966',['PACKAGE_BASE',['../group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096',1,'stm32l432xx.h']]],
  ['package_5fbase_5faddress_11967',['PACKAGE_BASE_ADDRESS',['../group___u_t_i_l_s___l_l___private___constants.html#gafb1d0907a8ece7931174554271a52a90',1,'stm32l4xx_ll_utils.h']]],
  ['page_11968',['Page',['../struct_f_l_a_s_h___erase_init_type_def.html#a5738dc09e398d8f4fc006e4252093923',1,'FLASH_EraseInitTypeDef::Page()'],['../struct_f_l_a_s_h___process_type_def.html#a36232ab2e05c69dc3a6804685a3b0e8c',1,'FLASH_ProcessTypeDef::Page()']]],
  ['pagesize_11969',['PAGESIZE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89',1,'stm32_hal_legacy.h']]],
  ['parent_11970',['Parent',['../struct_____d_m_a___handle_type_def.html#af42684decd26b1c5d49a529fcf99be30',1,'__DMA_HandleTypeDef']]],
  ['parity_11971',['Parity',['../struct_u_a_r_t___init_type_def.html#adc92243425cb18cb8b5f03692841db48',1,'UART_InitTypeDef']]],
  ['pccard_5ferror_11972',['PCCARD_ERROR',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60',1,'stm32_hal_legacy.h']]],
  ['pccard_5fongoing_11973',['PCCARD_ONGOING',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e',1,'stm32_hal_legacy.h']]],
  ['pccard_5fstatustypedef_11974',['PCCARD_StatusTypedef',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7',1,'stm32_hal_legacy.h']]],
  ['pccard_5fsuccess_11975',['PCCARD_SUCCESS',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56',1,'stm32_hal_legacy.h']]],
  ['pccard_5ftimeout_11976',['PCCARD_TIMEOUT',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776',1,'stm32_hal_legacy.h']]],
  ['pcrop1er_11977',['PCROP1ER',['../struct_f_l_a_s_h___type_def.html#a50f569c214e5b2de1c6a99da00d45f1d',1,'FLASH_TypeDef']]],
  ['pcrop1sr_11978',['PCROP1SR',['../struct_f_l_a_s_h___type_def.html#a5559e6adaf4d43646db1746bc64f02b2',1,'FLASH_TypeDef']]],
  ['pcropconfig_11979',['PCROPConfig',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a33a5b63814d8c38e158776c0c9c09a53',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropendaddr_11980',['PCROPEndAddr',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ad38368cf5344d6071cc1b6211289f274',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropstartaddr_11981',['PCROPStartAddr',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ad0597d5c1d37131b02b2b4abecb14b2d',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropstate_5fdisable_11982',['PCROPSTATE_DISABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14',1,'stm32_hal_legacy.h']]],
  ['pcropstate_5fenable_11983',['PCROPSTATE_ENABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217',1,'stm32_hal_legacy.h']]],
  ['pcsr_11984',['PCSR',['../group___c_m_s_i_s__core___debug_functions.html#ga6353ca1d1ad9bc1be05d3b5632960113',1,'DWT_Type']]],
  ['pdcra_11985',['PDCRA',['../struct_p_w_r___type_def.html#af081bc7024bf9552e2bda58b97a173c6',1,'PWR_TypeDef']]],
  ['pdcrb_11986',['PDCRB',['../struct_p_w_r___type_def.html#ab58044f731913c93d65ca217415a8381',1,'PWR_TypeDef']]],
  ['pdcrc_11987',['PDCRC',['../struct_p_w_r___type_def.html#af14719783f7be734f6a0b32c612d963f',1,'PWR_TypeDef']]],
  ['pdcrd_11988',['PDCRD',['../struct_p_w_r___type_def.html#af311ef0d0b914f8f43cc32c71b068ac5',1,'PWR_TypeDef']]],
  ['pdcre_11989',['PDCRE',['../struct_p_w_r___type_def.html#aef9b6a80407d3825234bfb183869b679',1,'PWR_TypeDef']]],
  ['pdcrh_11990',['PDCRH',['../struct_p_w_r___type_def.html#a33c00d3afd22fcf12d31450772c29c5d',1,'PWR_TypeDef']]],
  ['pdkeyr_11991',['PDKEYR',['../struct_f_l_a_s_h___type_def.html#a17d6fcde53db4cb932b3fbfe08235b31',1,'FLASH_TypeDef']]],
  ['pecr_11992',['PECR',['../struct_i2_c___type_def.html#a64c9036c1b58778cda97efa2e8a4be97',1,'I2C_TypeDef']]],
  ['pendingcallback_11993',['PendingCallback',['../struct_e_x_t_i___handle_type_def.html#a854aa31dcf03aab7089851afae6da8d3',1,'EXTI_HandleTypeDef']]],
  ['pendsv_5fhandler_11994',['PendSV_Handler',['../stm32l4xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32l4xx_it.c'],['../stm32l4xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32l4xx_it.c']]],
  ['pendsv_5firqn_11995',['PendSV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32l432xx.h']]],
  ['period_11996',['Period',['../struct_t_i_m___base___init_type_def.html#a8fab2bc184bb756763ff59c729b5be55',1,'TIM_Base_InitTypeDef']]],
  ['periph_5fbase_11997',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32l432xx.h']]],
  ['periph_5fbb_5fbase_11998',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32l432xx.h']]],
  ['periphclockselection_11999',['PeriphClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925',1,'RCC_PeriphCLKInitTypeDef']]],
  ['periphdataalignment_12000',['PeriphDataAlignment',['../struct_d_m_a___init_type_def.html#a10a4a549953efa20c235dcbb381b6f0b',1,'DMA_InitTypeDef']]],
  ['peripheral_5fdeclaration_12001',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_12002',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_12003',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_12004',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_12005',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['periphinc_12006',['PeriphInc',['../struct_d_m_a___init_type_def.html#a46811eb656170cb5c542054d1a41db3a',1,'DMA_InitTypeDef']]],
  ['pflash_12007',['pFlash',['../group___f_l_a_s_h___private___variables.html#ga165f289b9549ab9094501a388afe9742',1,'stm32l4xx_hal_flash.h']]],
  ['pfr_12008',['PFR',['../group___c_m_s_i_s__core___debug_functions.html#ga40745bb0af880c45827a653222d54117',1,'SCB_Type']]],
  ['pid0_12009',['PID0',['../group___c_m_s_i_s__core___debug_functions.html#gab4a4cc97ad658e9c46cf17490daffb8a',1,'ITM_Type']]],
  ['pid1_12010',['PID1',['../group___c_m_s_i_s__core___debug_functions.html#ga89ea1d805a668d6589b22d8e678eb6a4',1,'ITM_Type']]],
  ['pid2_12011',['PID2',['../group___c_m_s_i_s__core___debug_functions.html#ga8471c4d77b7107cf580587509da69f38',1,'ITM_Type']]],
  ['pid3_12012',['PID3',['../group___c_m_s_i_s__core___debug_functions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3',1,'ITM_Type']]],
  ['pid4_12013',['PID4',['../group___c_m_s_i_s__core___debug_functions.html#gaad5e11dd4baf6d941bd6c7450f60a158',1,'ITM_Type']]],
  ['pid5_12014',['PID5',['../group___c_m_s_i_s__core___debug_functions.html#gaf9085648bf18f69b5f9d1136d45e1d37',1,'ITM_Type']]],
  ['pid6_12015',['PID6',['../group___c_m_s_i_s__core___debug_functions.html#gad34dbe6b1072c77d36281049c8b169f6',1,'ITM_Type']]],
  ['pid7_12016',['PID7',['../group___c_m_s_i_s__core___debug_functions.html#ga2bcec6803f28f30d5baf5e20e3517d3d',1,'ITM_Type']]],
  ['pin_12017',['Pin',['../struct_g_p_i_o___init_type_def.html#aa807fb62b2b2cf937092abba81370b87',1,'GPIO_InitTypeDef']]],
  ['pir_12018',['PIR',['../struct_q_u_a_d_s_p_i___type_def.html#a75e800640a43256743699e865edcea91',1,'QUADSPI_TypeDef']]],
  ['pll_12019',['PLL',['../struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be',1,'RCC_OscInitTypeDef']]],
  ['pllcfgr_12020',['PLLCFGR',['../struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26',1,'RCC_TypeDef']]],
  ['plli2son_5fbitnumber_12021',['PLLI2SON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'stm32_hal_legacy.h']]],
  ['pllm_12022',['PLLM',['../struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4',1,'RCC_PLLInitTypeDef::PLLM()'],['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#a129ade94ff1ceb47b364505f37a0e054',1,'LL_UTILS_PLLInitTypeDef::PLLM()']]],
  ['plln_12023',['PLLN',['../struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b',1,'RCC_PLLInitTypeDef::PLLN()'],['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#aef85256f3086593ffa6ee4ec043ed150',1,'LL_UTILS_PLLInitTypeDef::PLLN()']]],
  ['pllon_5fbitnumber_12024',['PLLON_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64',1,'PLLON_BITNUMBER():&#160;stm32_hal_legacy.h'],['../group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'PLLON_BitNumber():&#160;stm32_hal_legacy.h']]],
  ['pllq_12025',['PLLQ',['../struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691',1,'RCC_PLLInitTypeDef']]],
  ['pllr_12026',['PLLR',['../struct_r_c_c___p_l_l_init_type_def.html#a41208d1f84fc268f14fed2c825d07fbc',1,'RCC_PLLInitTypeDef::PLLR()'],['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#ae491f715201c244d02d8cd82f9ccdefa',1,'LL_UTILS_PLLInitTypeDef::PLLR()']]],
  ['pllsai1cfgr_12027',['PLLSAI1CFGR',['../struct_r_c_c___type_def.html#a95113af63053bb86c336d5e1e6eb26fc',1,'RCC_TypeDef']]],
  ['pllsaion_5fbitnumber_12028',['PLLSAION_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7',1,'stm32_hal_legacy.h']]],
  ['pllsource_12029',['PLLSource',['../struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8',1,'RCC_PLLInitTypeDef']]],
  ['pllstate_12030',['PLLState',['../struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759',1,'RCC_PLLInitTypeDef']]],
  ['pmode_5fbit_5fnumber_12031',['PMODE_BIT_NUMBER',['../group___h_a_l___p_w_r___aliased.html#gadcd5e2748a515ef914b84737e10ab061',1,'stm32_hal_legacy.h']]],
  ['pmode_5fbitnumber_12032',['PMODE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377',1,'stm32_hal_legacy.h']]],
  ['pol_12033',['POL',['../struct_c_r_c___type_def.html#a0a6a8675609cee77ff162e575cfc74e8',1,'CRC_TypeDef']]],
  ['polarity_12034',['Polarity',['../struct_t_i_m_ex___break_input_config_type_def.html#a5728344a45eaea5dff727979573e45e7',1,'TIMEx_BreakInputConfigTypeDef']]],
  ['port_12035',['PORT',['../group___c_m_s_i_s__core___debug_functions.html#gaf95bc1810f9ea802d628cb9dea81e02e',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga8280c3a2260247d5939769235fce82e0',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga6ca4dbb3a8d0a64815b500481c226370',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga0a29b660072699beb29486fe5e1675a3',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4ce174a5f5eaaa9a278eea39b42966d9',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4dd271c6547424c13177ef24d7fc6881',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga6636a2e96a9b126164da503893be5f95',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga65589f12281ef9cbb752f75e429c8523',1,'ITM_Type::PORT()']]],
  ['position_5fval_12036',['POSITION_VAL',['../group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8',1,'stm32l4xx.h']]],
  ['pr_12037',['PR',['../struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef']]],
  ['pr1_12038',['PR1',['../struct_e_x_t_i___type_def.html#a4f3ada5d312a15ad5faa8d47f7834b50',1,'EXTI_TypeDef']]],
  ['pr2_12039',['PR2',['../struct_e_x_t_i___type_def.html#a70a4f12449826cb6aeceed7ee6253752',1,'EXTI_TypeDef']]],
  ['prefetch_5fenable_12040',['PREFETCH_ENABLE',['../stm32l4xx__hal__conf_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391',1,'stm32l4xx_hal_conf.h']]],
  ['prer_12041',['PRER',['../struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['prescaler_12042',['Prescaler',['../struct_t_i_m___base___init_type_def.html#afc886119e6709bb576d25b5cf8d12d92',1,'TIM_Base_InitTypeDef']]],
  ['priority_12043',['Priority',['../struct_d_m_a___init_type_def.html#af110cc02c840207930e3c0e5de5d7dc4',1,'DMA_InitTypeDef']]],
  ['procedureongoing_12044',['ProcedureOnGoing',['../struct_f_l_a_s_h___process_type_def.html#adcc5fdaba7d53dffdab0510a4dd7d179',1,'FLASH_ProcessTypeDef']]],
  ['prxbuffptr_12045',['pRxBuffPtr',['../struct_____u_a_r_t___handle_type_def.html#a3b693f9fad7d2feed3103b296e8960a8',1,'__UART_HandleTypeDef']]],
  ['psc_12046',['PSC',['../struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921',1,'TIM_TypeDef']]],
  ['pscr_12047',['PSCR',['../group___c_m_s_i_s___core___sys_tick_functions.html#gad092e61fccb6752d3f4adbbd4a7e1567',1,'TPI_Type']]],
  ['psmar_12048',['PSMAR',['../struct_q_u_a_d_s_p_i___type_def.html#a380877fcd114e30bba84898c139ca540',1,'QUADSPI_TypeDef']]],
  ['psmkr_12049',['PSMKR',['../struct_q_u_a_d_s_p_i___type_def.html#a834e5dc7b51e2ab38570f6fcc6343b16',1,'QUADSPI_TypeDef']]],
  ['ptxbuffptr_12050',['pTxBuffPtr',['../struct_____u_a_r_t___handle_type_def.html#ac997bb43410d347931f519a745a6e75f',1,'__UART_HandleTypeDef']]],
  ['pucra_12051',['PUCRA',['../struct_p_w_r___type_def.html#af0fa4103c9b4c7b55f3775225a8d24f8',1,'PWR_TypeDef']]],
  ['pucrb_12052',['PUCRB',['../struct_p_w_r___type_def.html#a2d7fb645ff17949ed789dbc7174db6e3',1,'PWR_TypeDef']]],
  ['pucrc_12053',['PUCRC',['../struct_p_w_r___type_def.html#a2a0ce64a3fb03bc80dcabb0895ed9427',1,'PWR_TypeDef']]],
  ['pucrd_12054',['PUCRD',['../struct_p_w_r___type_def.html#ad6050b6f0e29b03dcae10cfb67f88bc1',1,'PWR_TypeDef']]],
  ['pucre_12055',['PUCRE',['../struct_p_w_r___type_def.html#a6b30c2c88bfb37e8da29fd8154aa03fb',1,'PWR_TypeDef']]],
  ['pucrh_12056',['PUCRH',['../struct_p_w_r___type_def.html#a93d6bf47d0fb76390c5c43e9ff2433f2',1,'PWR_TypeDef']]],
  ['pull_12057',['Pull',['../struct_g_p_i_o___init_type_def.html#aa2d3a6b0c4e10ac20882b4a37799ced1',1,'GPIO_InitTypeDef']]],
  ['pulse_12058',['Pulse',['../struct_t_i_m___o_c___init_type_def.html#a61fb5b9ef4154de67620ac81085a0e39',1,'TIM_OC_InitTypeDef::Pulse()'],['../struct_t_i_m___one_pulse___init_type_def.html#a4f1fbf6d60812c3194e9ee8a05f5cfa6',1,'TIM_OnePulse_InitTypeDef::Pulse()']]],
  ['pupdr_12059',['PUPDR',['../struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['pvd_5fpvm_5firqn_12060',['PVD_PVM_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b',1,'stm32l432xx.h']]],
  ['pvde_5fbitnumber_12061',['PVDE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8',1,'stm32_hal_legacy.h']]],
  ['pvdlevel_12062',['PVDLevel',['../struct_p_w_r___p_v_d_type_def.html#a540471bc6ac947fd8bc2c87f61d9faab',1,'PWR_PVDTypeDef']]],
  ['pvmtype_12063',['PVMType',['../struct_p_w_r___p_v_m_type_def.html#a98d709038c4fc3d39818980d2acecc3f',1,'PWR_PVMTypeDef']]],
  ['pwr_12064',['PWR',['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR():&#160;stm32l432xx.h'],['../group___p_w_r.html',1,'(Global Namespace)']]],
  ['pwr_5fbase_12065',['PWR_BASE',['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'stm32l432xx.h']]],
  ['pwr_5fbattery_5fcharging_5fdisable_12066',['PWR_BATTERY_CHARGING_DISABLE',['../group___p_w_r_ex___v_b_a_t___battery___charging.html#gaa79590498c19f4802f981d7b4b363418',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fenable_12067',['PWR_BATTERY_CHARGING_ENABLE',['../group___p_w_r_ex___v_b_a_t___battery___charging.html#gafe6350c37e3ab56020d40edc71eedd4b',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fresistor_5f1_5f5_12068',['PWR_BATTERY_CHARGING_RESISTOR_1_5',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#gacebb57480a111beaf8ca05f014cbd096',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fresistor_5f5_12069',['PWR_BATTERY_CHARGING_RESISTOR_5',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#ga27d3d5ee9e0fc78ecac6e41498a37916',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fcr1_5fdbp_12070',['PWR_CR1_DBP',['../group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fdbp_5fmsk_12071',['PWR_CR1_DBP_Msk',['../group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fdbp_5fpos_12072',['PWR_CR1_DBP_Pos',['../group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_12073',['PWR_CR1_LPMS',['../group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fmsk_12074',['PWR_CR1_LPMS_Msk',['../group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fpos_12075',['PWR_CR1_LPMS_Pos',['../group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_12076',['PWR_CR1_LPMS_SHUTDOWN',['../group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_5fmsk_12077',['PWR_CR1_LPMS_SHUTDOWN_Msk',['../group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_5fpos_12078',['PWR_CR1_LPMS_SHUTDOWN_Pos',['../group___peripheral___registers___bits___definition.html#ga965e2dce716ba3275c493b6607df5fcf',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_12079',['PWR_CR1_LPMS_STANDBY',['../group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_5fmsk_12080',['PWR_CR1_LPMS_STANDBY_Msk',['../group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_5fpos_12081',['PWR_CR1_LPMS_STANDBY_Pos',['../group___peripheral___registers___bits___definition.html#ga8352323ec7bad547878767e369c73e2d',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop0_12082',['PWR_CR1_LPMS_STOP0',['../group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_12083',['PWR_CR1_LPMS_STOP1',['../group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_5fmsk_12084',['PWR_CR1_LPMS_STOP1_Msk',['../group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_5fpos_12085',['PWR_CR1_LPMS_STOP1_Pos',['../group___peripheral___registers___bits___definition.html#gab8fab3899961171ff5ea4ac27824ee3c',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop2_12086',['PWR_CR1_LPMS_STOP2',['../group___peripheral___registers___bits___definition.html#ga99c067f922a3d2e2d33266caa197c0b3',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop2_5fmsk_12087',['PWR_CR1_LPMS_STOP2_Msk',['../group___peripheral___registers___bits___definition.html#ga2f3ba2ca1bdaf842b7aab79647ac26a5',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop2_5fpos_12088',['PWR_CR1_LPMS_STOP2_Pos',['../group___peripheral___registers___bits___definition.html#gab19d16d5254d2f5b474d8aa81e8438b5',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpr_12089',['PWR_CR1_LPR',['../group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpr_5fmsk_12090',['PWR_CR1_LPR_Msk',['../group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpr_5fpos_12091',['PWR_CR1_LPR_Pos',['../group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_12092',['PWR_CR1_VOS',['../group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5f0_12093',['PWR_CR1_VOS_0',['../group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5f1_12094',['PWR_CR1_VOS_1',['../group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5fmsk_12095',['PWR_CR1_VOS_Msk',['../group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5fpos_12096',['PWR_CR1_VOS_Pos',['../group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_12097',['PWR_CR2_PLS',['../group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev0_12098',['PWR_CR2_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_12099',['PWR_CR2_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_5fmsk_12100',['PWR_CR2_PLS_LEV1_Msk',['../group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_5fpos_12101',['PWR_CR2_PLS_LEV1_Pos',['../group___peripheral___registers___bits___definition.html#ga82918eef4f6608aff9117cb7c3862324',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_12102',['PWR_CR2_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_5fmsk_12103',['PWR_CR2_PLS_LEV2_Msk',['../group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_5fpos_12104',['PWR_CR2_PLS_LEV2_Pos',['../group___peripheral___registers___bits___definition.html#gaa935c39d44f07d5c663590abfcc1c25d',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_12105',['PWR_CR2_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_5fmsk_12106',['PWR_CR2_PLS_LEV3_Msk',['../group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_5fpos_12107',['PWR_CR2_PLS_LEV3_Pos',['../group___peripheral___registers___bits___definition.html#ga8b1c9631d2c2729383ec1a1345193370',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_12108',['PWR_CR2_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_5fmsk_12109',['PWR_CR2_PLS_LEV4_Msk',['../group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_5fpos_12110',['PWR_CR2_PLS_LEV4_Pos',['../group___peripheral___registers___bits___definition.html#ga8ba41e284fa590c9816baca62dfe9af1',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_12111',['PWR_CR2_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_5fmsk_12112',['PWR_CR2_PLS_LEV5_Msk',['../group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_5fpos_12113',['PWR_CR2_PLS_LEV5_Pos',['../group___peripheral___registers___bits___definition.html#gaafde8db60b076f06fea7c834cf7d9477',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_12114',['PWR_CR2_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_5fmsk_12115',['PWR_CR2_PLS_LEV6_Msk',['../group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_5fpos_12116',['PWR_CR2_PLS_LEV6_Pos',['../group___peripheral___registers___bits___definition.html#gac199138ed98d811752626d778cf85508',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_12117',['PWR_CR2_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_5fmsk_12118',['PWR_CR2_PLS_LEV7_Msk',['../group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_5fpos_12119',['PWR_CR2_PLS_LEV7_Pos',['../group___peripheral___registers___bits___definition.html#gaf3d60d7468f3e42a6bd90c995ce2415e',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5fmsk_12120',['PWR_CR2_PLS_Msk',['../group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5fpos_12121',['PWR_CR2_PLS_Pos',['../group___peripheral___registers___bits___definition.html#ga16c6487062efcec011109f40e1fd98f9',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvde_12122',['PWR_CR2_PVDE',['../group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvde_5fmsk_12123',['PWR_CR2_PVDE_Msk',['../group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvde_5fpos_12124',['PWR_CR2_PVDE_Pos',['../group___peripheral___registers___bits___definition.html#gaa5e64caa34c8a4094e063f4ae24873d8',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme_12125',['PWR_CR2_PVME',['../group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme1_12126',['PWR_CR2_PVME1',['../group___peripheral___registers___bits___definition.html#ga9e924cc135e38863ef1341c784fa4683',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme1_5fmsk_12127',['PWR_CR2_PVME1_Msk',['../group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme1_5fpos_12128',['PWR_CR2_PVME1_Pos',['../group___peripheral___registers___bits___definition.html#ga430baea9112c377d2569141a38d74ff3',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme3_12129',['PWR_CR2_PVME3',['../group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme3_5fmsk_12130',['PWR_CR2_PVME3_Msk',['../group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme3_5fpos_12131',['PWR_CR2_PVME3_Pos',['../group___peripheral___registers___bits___definition.html#ga5daa79f32e44553d7e51fd48a12259c9',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme4_12132',['PWR_CR2_PVME4',['../group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme4_5fmsk_12133',['PWR_CR2_PVME4_Msk',['../group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme4_5fpos_12134',['PWR_CR2_PVME4_Pos',['../group___peripheral___registers___bits___definition.html#gad8d3e18f2099cf1d689074ab35c9d42a',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme_5fmsk_12135',['PWR_CR2_PVME_Msk',['../group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme_5fpos_12136',['PWR_CR2_PVME_Pos',['../group___peripheral___registers___bits___definition.html#ga1aa03ece5b548dc2229a7659b0ddea0f',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fusv_12137',['PWR_CR2_USV',['../group___peripheral___registers___bits___definition.html#ga54c0c5d806608cabfc4e1b32e404b0fa',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fusv_5fmsk_12138',['PWR_CR2_USV_Msk',['../group___peripheral___registers___bits___definition.html#ga3f38b2bdcb602072e2751cdf0c77aa51',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fusv_5fpos_12139',['PWR_CR2_USV_Pos',['../group___peripheral___registers___bits___definition.html#gae0012c39300f6d46c9520b7c6bcf5cd9',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fapc_12140',['PWR_CR3_APC',['../group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fapc_5fmsk_12141',['PWR_CR3_APC_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fapc_5fpos_12142',['PWR_CR3_APC_Pos',['../group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwf_12143',['PWR_CR3_EIWF',['../group___peripheral___registers___bits___definition.html#ga662537dfa859680dd19df44abd902017',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwf_5fmsk_12144',['PWR_CR3_EIWF_Msk',['../group___peripheral___registers___bits___definition.html#ga1a984b6b922354a773a98606ddea6eab',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwf_5fpos_12145',['PWR_CR3_EIWF_Pos',['../group___peripheral___registers___bits___definition.html#gaafae5b754685d8b6ddc4caab21e570df',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwul_12146',['PWR_CR3_EIWUL',['../group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwul_5fmsk_12147',['PWR_CR3_EIWUL_Msk',['../group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwul_5fpos_12148',['PWR_CR3_EIWUL_Pos',['../group___peripheral___registers___bits___definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup_12149',['PWR_CR3_EWUP',['../group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup1_12150',['PWR_CR3_EWUP1',['../group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup1_5fmsk_12151',['PWR_CR3_EWUP1_Msk',['../group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup1_5fpos_12152',['PWR_CR3_EWUP1_Pos',['../group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup2_12153',['PWR_CR3_EWUP2',['../group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup2_5fmsk_12154',['PWR_CR3_EWUP2_Msk',['../group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup2_5fpos_12155',['PWR_CR3_EWUP2_Pos',['../group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup3_12156',['PWR_CR3_EWUP3',['../group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup3_5fmsk_12157',['PWR_CR3_EWUP3_Msk',['../group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup3_5fpos_12158',['PWR_CR3_EWUP3_Pos',['../group___peripheral___registers___bits___definition.html#ga60a7ce9fdfc3bb70495d7bb59684f6b7',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup4_12159',['PWR_CR3_EWUP4',['../group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup4_5fmsk_12160',['PWR_CR3_EWUP4_Msk',['../group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup4_5fpos_12161',['PWR_CR3_EWUP4_Pos',['../group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup5_12162',['PWR_CR3_EWUP5',['../group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup5_5fmsk_12163',['PWR_CR3_EWUP5_Msk',['../group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup5_5fpos_12164',['PWR_CR3_EWUP5_Pos',['../group___peripheral___registers___bits___definition.html#ga8de919b786df3683a62ece9a6302916c',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup_5fmsk_12165',['PWR_CR3_EWUP_Msk',['../group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup_5fpos_12166',['PWR_CR3_EWUP_Pos',['../group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5frrs_12167',['PWR_CR3_RRS',['../group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5frrs_5fmsk_12168',['PWR_CR3_RRS_Msk',['../group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5frrs_5fpos_12169',['PWR_CR3_RRS_Pos',['../group___peripheral___registers___bits___definition.html#gab3b1c3d31c4c04a77dfc5e515fd528dd',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbe_12170',['PWR_CR4_VBE',['../group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbe_5fmsk_12171',['PWR_CR4_VBE_Msk',['../group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbe_5fpos_12172',['PWR_CR4_VBE_Pos',['../group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbrs_12173',['PWR_CR4_VBRS',['../group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbrs_5fmsk_12174',['PWR_CR4_VBRS_Msk',['../group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbrs_5fpos_12175',['PWR_CR4_VBRS_Pos',['../group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp1_12176',['PWR_CR4_WP1',['../group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp1_5fmsk_12177',['PWR_CR4_WP1_Msk',['../group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp1_5fpos_12178',['PWR_CR4_WP1_Pos',['../group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp2_12179',['PWR_CR4_WP2',['../group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp2_5fmsk_12180',['PWR_CR4_WP2_Msk',['../group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp2_5fpos_12181',['PWR_CR4_WP2_Pos',['../group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp3_12182',['PWR_CR4_WP3',['../group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp3_5fmsk_12183',['PWR_CR4_WP3_Msk',['../group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp3_5fpos_12184',['PWR_CR4_WP3_Pos',['../group___peripheral___registers___bits___definition.html#gad1f19564c3b49154ac110ac5db873483',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp4_12185',['PWR_CR4_WP4',['../group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp4_5fmsk_12186',['PWR_CR4_WP4_Msk',['../group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp4_5fpos_12187',['PWR_CR4_WP4_Pos',['../group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp5_12188',['PWR_CR4_WP5',['../group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp5_5fmsk_12189',['PWR_CR4_WP5_Msk',['../group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp5_5fpos_12190',['PWR_CR4_WP5_Pos',['../group___peripheral___registers___bits___definition.html#ga39183a1d42430eb381323c777ed32947',1,'stm32l432xx.h']]],
  ['pwr_5fevent_5fline_5fpvd_12191',['PWR_EVENT_LINE_PVD',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html#ga115f7f93268a51617cd821a4f1de0fcd',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fevent_5fline_5fpvm3_12192',['PWR_EVENT_LINE_PVM3',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga5b97b250055736a3c1eeddbbc569cbc5',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fevent_5fline_5fpvm4_12193',['PWR_EVENT_LINE_PVM4',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga47e50d282874e86ad98ec3cf3df40b75',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_20exported_20constants_12194',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions_12195',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['peripheral_20control_20functions_12196',['Peripheral Control functions',['../group___p_w_r___exported___functions___group2.html',1,'']]],
  ['pwr_20exported_20macros_12197',['PWR Exported Macros',['../group___p_w_r___exported___macros.html',1,'']]],
  ['pwr_20exported_20types_12198',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_5fexti_5fline_5fpvd_12199',['PWR_EXTI_LINE_PVD',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fexti_5fline_5fpvm3_12200',['PWR_EXTI_LINE_PVM3',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga26d9b5633a2f47978a01773324b23383',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fexti_5fline_5fpvm4_12201',['PWR_EXTI_LINE_PVM4',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga8ccd5ac93956ce3bf55ee36acfa9bff0',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvdo_12202',['PWR_FLAG_PVDO',['../group___p_w_r_ex___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvmo3_12203',['PWR_FLAG_PVMO3',['../group___p_w_r_ex___flag.html#ga383cf87db3c18c7e15cf048ecc4a329e',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvmo4_12204',['PWR_FLAG_PVMO4',['../group___p_w_r_ex___flag.html#ga9f34874ebc6cb71933e0b845f0c001e3',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5freglpf_12205',['PWR_FLAG_REGLPF',['../group___p_w_r_ex___flag.html#ga8ed9097fdb76809257ecc0e398a2904f',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5freglps_12206',['PWR_FLAG_REGLPS',['../group___p_w_r_ex___flag.html#ga83a0e30086ec21630b8a175ae48a2672',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fsb_12207',['PWR_FLAG_SB',['../group___p_w_r_ex___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fvosf_12208',['PWR_FLAG_VOSF',['../group___p_w_r_ex___flag.html#gadad469c6c3a277918f869cd20613b3a9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwu_12209',['PWR_FLAG_WU',['../group___p_w_r_ex___flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf1_12210',['PWR_FLAG_WUF1',['../group___p_w_r_ex___flag.html#gaa3527e755c08ac2b2d95edd7adc4ee70',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf2_12211',['PWR_FLAG_WUF2',['../group___p_w_r_ex___flag.html#ga6be7514eb20788bbd92e78eed13c551c',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf3_12212',['PWR_FLAG_WUF3',['../group___p_w_r_ex___flag.html#ga76716079ff7849bddcbbe8f429d70db3',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf4_12213',['PWR_FLAG_WUF4',['../group___p_w_r_ex___flag.html#gad406114253e536be4850a82229988d9c',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf5_12214',['PWR_FLAG_WUF5',['../group___p_w_r_ex___flag.html#gafc27b8a8062b22eb570af0cbce49c452',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwufi_12215',['PWR_FLAG_WUFI',['../group___p_w_r_ex___flag.html#ga6be01d28369a777d1d372baa9ed5b488',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5ffull_5fsram2_5fretention_12216',['PWR_FULL_SRAM2_RETENTION',['../group___p_w_r_ex___s_r_a_m2___retention.html#ga2757303d82242bf4b8980ac80cf9c53c',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fa_12217',['PWR_GPIO_A',['../group___p_w_r_ex___g_p_i_o.html#ga89e70f23992ce82aed435254a3a2436a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fb_12218',['PWR_GPIO_B',['../group___p_w_r_ex___g_p_i_o.html#ga56dd775ffa87ae1e07b84ff963b6f723',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f0_12219',['PWR_GPIO_BIT_0',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga1fa6087f4fa74f3b65462710a0e959ca',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f1_12220',['PWR_GPIO_BIT_1',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gaf2023d0967581927b0859e13d1a299f0',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f10_12221',['PWR_GPIO_BIT_10',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad6dec1b7d168b59c1701e3dc01abfec4',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f11_12222',['PWR_GPIO_BIT_11',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga652acbecfc801fe6e6e32b23abaad253',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f12_12223',['PWR_GPIO_BIT_12',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga7b9a90b33ac29fe6b89aa2faf1442316',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f13_12224',['PWR_GPIO_BIT_13',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga18b050531d8313a5c33100662cc7dfd8',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f14_12225',['PWR_GPIO_BIT_14',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad479628a265d0bfcaaf854a53eefd4bf',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f15_12226',['PWR_GPIO_BIT_15',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gac6c1915f32e6234822682795bc691e68',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f2_12227',['PWR_GPIO_BIT_2',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga96bbf59d35b1db690af6a5dc68544740',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f3_12228',['PWR_GPIO_BIT_3',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gaa656ee12dbb621b2263a8a4573725975',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f4_12229',['PWR_GPIO_BIT_4',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga46c681a84ba69e0ec01eb1989f4aa655',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f5_12230',['PWR_GPIO_BIT_5',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga72b3082415af11419cc44cbc93a686fa',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f6_12231',['PWR_GPIO_BIT_6',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad62d178535498ea4cebdfbcb55138a98',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f7_12232',['PWR_GPIO_BIT_7',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga6dd617d5f95dd04ab5aa28833ccf38e6',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f8_12233',['PWR_GPIO_BIT_8',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gae1a99549c3ee84422febc7c0f89c1439',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f9_12234',['PWR_GPIO_BIT_9',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gafa5d2bc0805d660550ef54dd2f4dd60b',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fc_12235',['PWR_GPIO_C',['../group___p_w_r_ex___g_p_i_o.html#gaffb175dc1b426b66fc8334298dedfb2d',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fh_12236',['PWR_GPIO_H',['../group___p_w_r_ex___g_p_i_o.html#ga10094103008af7d266d57f501f795d75',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5flowpowerregulator_5fon_12237',['PWR_LOWPOWERREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fmainregulator_5fon_12238',['PWR_MAINREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fmode_5fevent_5ffalling_12239',['PWR_MODE_EVENT_FALLING',['../group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_12240',['PWR_MODE_EVENT_RISING',['../group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_5ffalling_12241',['PWR_MODE_EVENT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevt_12242',['PWR_MODE_EVT',['../group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5ffalling_12243',['PWR_MODE_IT_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_12244',['PWR_MODE_IT_RISING',['../group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_5ffalling_12245',['PWR_MODE_IT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fnormal_12246',['PWR_MODE_NORMAL',['../group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00',1,'stm32_hal_legacy.h']]],
  ['pwr_5fno_5fsram2_5fretention_12247',['PWR_NO_SRAM2_RETENTION',['../group___p_w_r_ex___s_r_a_m2___retention.html#ga8ecc91e461988ad8f8ae2ee24fd24dd0',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpdcra_5fpa0_12248',['PWR_PDCRA_PA0',['../group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa0_5fmsk_12249',['PWR_PDCRA_PA0_Msk',['../group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa0_5fpos_12250',['PWR_PDCRA_PA0_Pos',['../group___peripheral___registers___bits___definition.html#gac2c3d576c278f7a457df84055f462389',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa1_12251',['PWR_PDCRA_PA1',['../group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa10_12252',['PWR_PDCRA_PA10',['../group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa10_5fmsk_12253',['PWR_PDCRA_PA10_Msk',['../group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa10_5fpos_12254',['PWR_PDCRA_PA10_Pos',['../group___peripheral___registers___bits___definition.html#gaf7ebea38c0b6b349fce78effaa420d4f',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa11_12255',['PWR_PDCRA_PA11',['../group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa11_5fmsk_12256',['PWR_PDCRA_PA11_Msk',['../group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa11_5fpos_12257',['PWR_PDCRA_PA11_Pos',['../group___peripheral___registers___bits___definition.html#gad395e265266e0c56a387648afd486dea',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa12_12258',['PWR_PDCRA_PA12',['../group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa12_5fmsk_12259',['PWR_PDCRA_PA12_Msk',['../group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa12_5fpos_12260',['PWR_PDCRA_PA12_Pos',['../group___peripheral___registers___bits___definition.html#ga1b832656ec96ed007078821cce9c6b7f',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa14_12261',['PWR_PDCRA_PA14',['../group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa14_5fmsk_12262',['PWR_PDCRA_PA14_Msk',['../group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa14_5fpos_12263',['PWR_PDCRA_PA14_Pos',['../group___peripheral___registers___bits___definition.html#ga0dd3afc029de4dfff0d8cfcc87c7a6d3',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa1_5fmsk_12264',['PWR_PDCRA_PA1_Msk',['../group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa1_5fpos_12265',['PWR_PDCRA_PA1_Pos',['../group___peripheral___registers___bits___definition.html#gad78cb2c80a668fd49f46a967a2127504',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa2_12266',['PWR_PDCRA_PA2',['../group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa2_5fmsk_12267',['PWR_PDCRA_PA2_Msk',['../group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa2_5fpos_12268',['PWR_PDCRA_PA2_Pos',['../group___peripheral___registers___bits___definition.html#ga15678ed9bb3c2b725c34fb874ff86136',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa3_12269',['PWR_PDCRA_PA3',['../group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa3_5fmsk_12270',['PWR_PDCRA_PA3_Msk',['../group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa3_5fpos_12271',['PWR_PDCRA_PA3_Pos',['../group___peripheral___registers___bits___definition.html#ga64cc691124fc29facfe95b4df899e7a5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa4_12272',['PWR_PDCRA_PA4',['../group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa4_5fmsk_12273',['PWR_PDCRA_PA4_Msk',['../group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa4_5fpos_12274',['PWR_PDCRA_PA4_Pos',['../group___peripheral___registers___bits___definition.html#ga8a0ecd9ecfa15126d8696a37e69c0fdc',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa5_12275',['PWR_PDCRA_PA5',['../group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa5_5fmsk_12276',['PWR_PDCRA_PA5_Msk',['../group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa5_5fpos_12277',['PWR_PDCRA_PA5_Pos',['../group___peripheral___registers___bits___definition.html#ga55557de68f97e4e0b6108354cf6efb8f',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa6_12278',['PWR_PDCRA_PA6',['../group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa6_5fmsk_12279',['PWR_PDCRA_PA6_Msk',['../group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa6_5fpos_12280',['PWR_PDCRA_PA6_Pos',['../group___peripheral___registers___bits___definition.html#gad61d97c2c9d34986e5b3cd9e0870d05e',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa7_12281',['PWR_PDCRA_PA7',['../group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa7_5fmsk_12282',['PWR_PDCRA_PA7_Msk',['../group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa7_5fpos_12283',['PWR_PDCRA_PA7_Pos',['../group___peripheral___registers___bits___definition.html#gaedffd27dd8213ee6d9ce7a36ef3c59f7',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa8_12284',['PWR_PDCRA_PA8',['../group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa8_5fmsk_12285',['PWR_PDCRA_PA8_Msk',['../group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa8_5fpos_12286',['PWR_PDCRA_PA8_Pos',['../group___peripheral___registers___bits___definition.html#ga0f5e3867af8ea44974af1d92914a284a',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa9_12287',['PWR_PDCRA_PA9',['../group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa9_5fmsk_12288',['PWR_PDCRA_PA9_Msk',['../group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa9_5fpos_12289',['PWR_PDCRA_PA9_Pos',['../group___peripheral___registers___bits___definition.html#gac3eb54d20e7bef07008a7837c284d296',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb0_12290',['PWR_PDCRB_PB0',['../group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb0_5fmsk_12291',['PWR_PDCRB_PB0_Msk',['../group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb0_5fpos_12292',['PWR_PDCRB_PB0_Pos',['../group___peripheral___registers___bits___definition.html#gae417e1645b8d1b98a5ac5f6defa451d7',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb1_12293',['PWR_PDCRB_PB1',['../group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb1_5fmsk_12294',['PWR_PDCRB_PB1_Msk',['../group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb1_5fpos_12295',['PWR_PDCRB_PB1_Pos',['../group___peripheral___registers___bits___definition.html#gadf2880d667bf52525e768a62eda921ec',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb3_12296',['PWR_PDCRB_PB3',['../group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb3_5fmsk_12297',['PWR_PDCRB_PB3_Msk',['../group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb3_5fpos_12298',['PWR_PDCRB_PB3_Pos',['../group___peripheral___registers___bits___definition.html#ga88068f97a716a8bf83b651d0ca7190cf',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb5_12299',['PWR_PDCRB_PB5',['../group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb5_5fmsk_12300',['PWR_PDCRB_PB5_Msk',['../group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb5_5fpos_12301',['PWR_PDCRB_PB5_Pos',['../group___peripheral___registers___bits___definition.html#gac4e99cc40a6641c50ace6eaa279d9ddb',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb6_12302',['PWR_PDCRB_PB6',['../group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb6_5fmsk_12303',['PWR_PDCRB_PB6_Msk',['../group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb6_5fpos_12304',['PWR_PDCRB_PB6_Pos',['../group___peripheral___registers___bits___definition.html#ga6e8ffb991583aa120a322ce8ae77e31b',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb7_12305',['PWR_PDCRB_PB7',['../group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb7_5fmsk_12306',['PWR_PDCRB_PB7_Msk',['../group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb7_5fpos_12307',['PWR_PDCRB_PB7_Pos',['../group___peripheral___registers___bits___definition.html#gab80a196376969123af74aff2f0c1c78a',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc14_12308',['PWR_PDCRC_PC14',['../group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc14_5fmsk_12309',['PWR_PDCRC_PC14_Msk',['../group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc14_5fpos_12310',['PWR_PDCRC_PC14_Pos',['../group___peripheral___registers___bits___definition.html#ga8c7db0cf632d3b6f601cccbaf19b57e1',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc15_12311',['PWR_PDCRC_PC15',['../group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc15_5fmsk_12312',['PWR_PDCRC_PC15_Msk',['../group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc15_5fpos_12313',['PWR_PDCRC_PC15_Pos',['../group___peripheral___registers___bits___definition.html#gaabd21c6be7914d1bca8b967378830b97',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrh_5fph3_12314',['PWR_PDCRH_PH3',['../group___peripheral___registers___bits___definition.html#ga82c614e449f25887d23b06638be6e451',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrh_5fph3_5fmsk_12315',['PWR_PDCRH_PH3_Msk',['../group___peripheral___registers___bits___definition.html#ga9d7658f59e0834327b69765ae0bb34dc',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrh_5fph3_5fpos_12316',['PWR_PDCRH_PH3_Pos',['../group___peripheral___registers___bits___definition.html#ga75f4e79796319ef3757a97e072cd25ee',1,'stm32l432xx.h']]],
  ['pwr_20private_20macros_12317',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_5fpucra_5fpa0_12318',['PWR_PUCRA_PA0',['../group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa0_5fmsk_12319',['PWR_PUCRA_PA0_Msk',['../group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa0_5fpos_12320',['PWR_PUCRA_PA0_Pos',['../group___peripheral___registers___bits___definition.html#gab0cd6af8f81412067e7d23b3c36f5dde',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa1_12321',['PWR_PUCRA_PA1',['../group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa10_12322',['PWR_PUCRA_PA10',['../group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa10_5fmsk_12323',['PWR_PUCRA_PA10_Msk',['../group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa10_5fpos_12324',['PWR_PUCRA_PA10_Pos',['../group___peripheral___registers___bits___definition.html#ga038a379d62e20e4aef961e720be97e31',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa11_12325',['PWR_PUCRA_PA11',['../group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa11_5fmsk_12326',['PWR_PUCRA_PA11_Msk',['../group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa11_5fpos_12327',['PWR_PUCRA_PA11_Pos',['../group___peripheral___registers___bits___definition.html#ga9db544bca1fc218ee63a783f56cce7d3',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa12_12328',['PWR_PUCRA_PA12',['../group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa12_5fmsk_12329',['PWR_PUCRA_PA12_Msk',['../group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa12_5fpos_12330',['PWR_PUCRA_PA12_Pos',['../group___peripheral___registers___bits___definition.html#ga8a254cb47b1edba3f930d4a0f967d193',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa13_12331',['PWR_PUCRA_PA13',['../group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa13_5fmsk_12332',['PWR_PUCRA_PA13_Msk',['../group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa13_5fpos_12333',['PWR_PUCRA_PA13_Pos',['../group___peripheral___registers___bits___definition.html#gae37bee63471a1e3adadd36d2ad9d56a0',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa15_12334',['PWR_PUCRA_PA15',['../group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa15_5fmsk_12335',['PWR_PUCRA_PA15_Msk',['../group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa15_5fpos_12336',['PWR_PUCRA_PA15_Pos',['../group___peripheral___registers___bits___definition.html#ga5484e1871ca5dcc376cb8af8c09e31d8',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa1_5fmsk_12337',['PWR_PUCRA_PA1_Msk',['../group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa1_5fpos_12338',['PWR_PUCRA_PA1_Pos',['../group___peripheral___registers___bits___definition.html#ga629e0da7ec1b23adfa6373a0b7db9bde',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa2_12339',['PWR_PUCRA_PA2',['../group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa2_5fmsk_12340',['PWR_PUCRA_PA2_Msk',['../group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa2_5fpos_12341',['PWR_PUCRA_PA2_Pos',['../group___peripheral___registers___bits___definition.html#ga6ee78b6346ef5d6d916576aff68b47d6',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa3_12342',['PWR_PUCRA_PA3',['../group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa3_5fmsk_12343',['PWR_PUCRA_PA3_Msk',['../group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa3_5fpos_12344',['PWR_PUCRA_PA3_Pos',['../group___peripheral___registers___bits___definition.html#ga670de3c49c1c3070982952fcc4ae3151',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa4_12345',['PWR_PUCRA_PA4',['../group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa4_5fmsk_12346',['PWR_PUCRA_PA4_Msk',['../group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa4_5fpos_12347',['PWR_PUCRA_PA4_Pos',['../group___peripheral___registers___bits___definition.html#ga3c9c0fd85bb245adb777961d58ab19cf',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa5_12348',['PWR_PUCRA_PA5',['../group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa5_5fmsk_12349',['PWR_PUCRA_PA5_Msk',['../group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa5_5fpos_12350',['PWR_PUCRA_PA5_Pos',['../group___peripheral___registers___bits___definition.html#ga18bf019c1eff15ed18a20dd1a0549785',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa6_12351',['PWR_PUCRA_PA6',['../group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa6_5fmsk_12352',['PWR_PUCRA_PA6_Msk',['../group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa6_5fpos_12353',['PWR_PUCRA_PA6_Pos',['../group___peripheral___registers___bits___definition.html#ga439f5bfb949c44eaa8424a1d42e57978',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa7_12354',['PWR_PUCRA_PA7',['../group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa7_5fmsk_12355',['PWR_PUCRA_PA7_Msk',['../group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa7_5fpos_12356',['PWR_PUCRA_PA7_Pos',['../group___peripheral___registers___bits___definition.html#ga5e7349048f35790b5ff909644ea333f3',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa8_12357',['PWR_PUCRA_PA8',['../group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa8_5fmsk_12358',['PWR_PUCRA_PA8_Msk',['../group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa8_5fpos_12359',['PWR_PUCRA_PA8_Pos',['../group___peripheral___registers___bits___definition.html#ga76804cc15c428dbe38048568522e5b0d',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa9_12360',['PWR_PUCRA_PA9',['../group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa9_5fmsk_12361',['PWR_PUCRA_PA9_Msk',['../group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa9_5fpos_12362',['PWR_PUCRA_PA9_Pos',['../group___peripheral___registers___bits___definition.html#ga177f2edd73d9db4e925748c295db7a84',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb0_12363',['PWR_PUCRB_PB0',['../group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb0_5fmsk_12364',['PWR_PUCRB_PB0_Msk',['../group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb0_5fpos_12365',['PWR_PUCRB_PB0_Pos',['../group___peripheral___registers___bits___definition.html#gac8b7bea6f361243a5e3b6d81c69bd87e',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb1_12366',['PWR_PUCRB_PB1',['../group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb1_5fmsk_12367',['PWR_PUCRB_PB1_Msk',['../group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb1_5fpos_12368',['PWR_PUCRB_PB1_Pos',['../group___peripheral___registers___bits___definition.html#gad5c5009035dd58e45306c498d7e8eb10',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb3_12369',['PWR_PUCRB_PB3',['../group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb3_5fmsk_12370',['PWR_PUCRB_PB3_Msk',['../group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb3_5fpos_12371',['PWR_PUCRB_PB3_Pos',['../group___peripheral___registers___bits___definition.html#gac07487edcbbb35a207865aae0253ea6b',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb4_12372',['PWR_PUCRB_PB4',['../group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb4_5fmsk_12373',['PWR_PUCRB_PB4_Msk',['../group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb4_5fpos_12374',['PWR_PUCRB_PB4_Pos',['../group___peripheral___registers___bits___definition.html#gabde93a40d94750cadb48323667762920',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb5_12375',['PWR_PUCRB_PB5',['../group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb5_5fmsk_12376',['PWR_PUCRB_PB5_Msk',['../group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb5_5fpos_12377',['PWR_PUCRB_PB5_Pos',['../group___peripheral___registers___bits___definition.html#ga793c8e552b6fa6aec7350005d9fda52b',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb6_12378',['PWR_PUCRB_PB6',['../group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb6_5fmsk_12379',['PWR_PUCRB_PB6_Msk',['../group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb6_5fpos_12380',['PWR_PUCRB_PB6_Pos',['../group___peripheral___registers___bits___definition.html#gadc77e13b38d72308d212810b2b16c15e',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb7_12381',['PWR_PUCRB_PB7',['../group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb7_5fmsk_12382',['PWR_PUCRB_PB7_Msk',['../group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb7_5fpos_12383',['PWR_PUCRB_PB7_Pos',['../group___peripheral___registers___bits___definition.html#gacec5e29d6274e8b701daf4534e3514d3',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc14_12384',['PWR_PUCRC_PC14',['../group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc14_5fmsk_12385',['PWR_PUCRC_PC14_Msk',['../group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc14_5fpos_12386',['PWR_PUCRC_PC14_Pos',['../group___peripheral___registers___bits___definition.html#ga21f2fd04cc7267e14486e4cc3bc986e3',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc15_12387',['PWR_PUCRC_PC15',['../group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc15_5fmsk_12388',['PWR_PUCRC_PC15_Msk',['../group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc15_5fpos_12389',['PWR_PUCRC_PC15_Pos',['../group___peripheral___registers___bits___definition.html#ga74512b608c5d148e828408fde672bad7',1,'stm32l432xx.h']]],
  ['pwr_5fpucrh_5fph3_12390',['PWR_PUCRH_PH3',['../group___peripheral___registers___bits___definition.html#ga0c59c5bebe83dadd77e099a9a834be42',1,'stm32l432xx.h']]],
  ['pwr_5fpucrh_5fph3_5fmsk_12391',['PWR_PUCRH_PH3_Msk',['../group___peripheral___registers___bits___definition.html#ga0deee8545f35f418758c9ccd7aa7919e',1,'stm32l432xx.h']]],
  ['pwr_5fpucrh_5fph3_5fpos_12392',['PWR_PUCRH_PH3_Pos',['../group___peripheral___registers___bits___definition.html#ga60b2d96e11c53a1078f9fb8f59b15bce',1,'stm32l432xx.h']]],
  ['programmable_20voltage_20detection_20levels_12393',['Programmable Voltage Detection levels',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['pwr_20pvd_20event_20line_12394',['PWR PVD event line',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pwr_20pvd_20external_20interrupt_20line_12395',['PWR PVD external interrupt line',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pwr_20pvd_20interrupt_20and_20event_20mode_12396',['PWR PVD interrupt and event mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling_12397',['PWR_PVD_MODE_EVENT_FALLING',['../group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_12398',['PWR_PVD_MODE_EVENT_RISING',['../group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling_12399',['PWR_PVD_MODE_EVENT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling_12400',['PWR_PVD_MODE_IT_FALLING',['../group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_12401',['PWR_PVD_MODE_IT_RISING',['../group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling_12402',['PWR_PVD_MODE_IT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal_12403',['PWR_PVD_MODE_NORMAL',['../group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f0_12404',['PWR_PVDLEVEL_0',['../group___p_w_r___p_v_d__detection__level.html#gaddf4616a143ac3481f3043f2a4c21c18',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f1_12405',['PWR_PVDLEVEL_1',['../group___p_w_r___p_v_d__detection__level.html#ga06e55b20a8777594f1a91ee71fac1f79',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f2_12406',['PWR_PVDLEVEL_2',['../group___p_w_r___p_v_d__detection__level.html#gab26bb78650bbaef26ac9f9123c791cc7',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f3_12407',['PWR_PVDLEVEL_3',['../group___p_w_r___p_v_d__detection__level.html#ga7b751743b3e29c237e6a0e1d7bdd0503',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f4_12408',['PWR_PVDLEVEL_4',['../group___p_w_r___p_v_d__detection__level.html#ga03c0d3ae547deb1a51b8acafac101698',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f5_12409',['PWR_PVDLEVEL_5',['../group___p_w_r___p_v_d__detection__level.html#ga46a1476440945c2b6426b4973172f24b',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f6_12410',['PWR_PVDLEVEL_6',['../group___p_w_r___p_v_d__detection__level.html#ga5dda7d0ac3fd3d606666455ca3c8f537',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f7_12411',['PWR_PVDLEVEL_7',['../group___p_w_r___p_v_d__detection__level.html#ga2c5cd8dd26b13bdf0164c1f7596b4bfd',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef_12412',['PWR_PVDTypeDef',['../struct_p_w_r___p_v_d_type_def.html',1,'']]],
  ['pwr_5fpvm_5f3_12413',['PWR_PVM_3',['../group___p_w_r_ex___p_v_m___type.html#ga9690d421376ae26081cb09a9cca14d29',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5f4_12414',['PWR_PVM_4',['../group___p_w_r_ex___p_v_m___type.html#gae463ebfbf26b923dab5599424adefd87',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5ffalling_12415',['PWR_PVM_MODE_EVENT_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga42335bcf1f82a11d860ed81021fbacf5',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5frising_12416',['PWR_PVM_MODE_EVENT_RISING',['../group___p_w_r_ex___p_v_m___mode.html#ga7c3d9d5cd70ca547f2ae2fce71a11946',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5frising_5ffalling_12417',['PWR_PVM_MODE_EVENT_RISING_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#gad3c21712da2fda2f964ee16366e88cb2',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5ffalling_12418',['PWR_PVM_MODE_IT_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga2fbc393dcad6eff93dbcc760c7105120',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5frising_12419',['PWR_PVM_MODE_IT_RISING',['../group___p_w_r_ex___p_v_m___mode.html#ga14319471a3942f3366d75ac95016e2c8',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5frising_5ffalling_12420',['PWR_PVM_MODE_IT_RISING_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga7f8bbfa985e2e882aed920ef1c8aeab6',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fnormal_12421',['PWR_PVM_MODE_NORMAL',['../group___p_w_r_ex___p_v_m___mode.html#gad8229b40226586fb6ed0c5ed03e13192',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvmtypedef_12422',['PWR_PVMTypeDef',['../struct_p_w_r___p_v_m_type_def.html',1,'']]],
  ['pwr_20regulator_20mode_12423',['PWR regulator mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale1_12424',['PWR_REGULATOR_VOLTAGE_SCALE1',['../group___p_w_r_ex___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale2_12425',['PWR_REGULATOR_VOLTAGE_SCALE2',['../group___p_w_r_ex___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fscr_5fcsbf_12426',['PWR_SCR_CSBF',['../group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcsbf_5fmsk_12427',['PWR_SCR_CSBF_Msk',['../group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcsbf_5fpos_12428',['PWR_SCR_CSBF_Pos',['../group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf_12429',['PWR_SCR_CWUF',['../group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf1_12430',['PWR_SCR_CWUF1',['../group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf1_5fmsk_12431',['PWR_SCR_CWUF1_Msk',['../group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf1_5fpos_12432',['PWR_SCR_CWUF1_Pos',['../group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf2_12433',['PWR_SCR_CWUF2',['../group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf2_5fmsk_12434',['PWR_SCR_CWUF2_Msk',['../group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf2_5fpos_12435',['PWR_SCR_CWUF2_Pos',['../group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf3_12436',['PWR_SCR_CWUF3',['../group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf3_5fmsk_12437',['PWR_SCR_CWUF3_Msk',['../group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf3_5fpos_12438',['PWR_SCR_CWUF3_Pos',['../group___peripheral___registers___bits___definition.html#ga80713e25e31ad64073d8ab9c9cd9248f',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf4_12439',['PWR_SCR_CWUF4',['../group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf4_5fmsk_12440',['PWR_SCR_CWUF4_Msk',['../group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf4_5fpos_12441',['PWR_SCR_CWUF4_Pos',['../group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf5_12442',['PWR_SCR_CWUF5',['../group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf5_5fmsk_12443',['PWR_SCR_CWUF5_Msk',['../group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf5_5fpos_12444',['PWR_SCR_CWUF5_Pos',['../group___peripheral___registers___bits___definition.html#gac7fb9168e8f2c434d78a033dd6a20f65',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf_5fmsk_12445',['PWR_SCR_CWUF_Msk',['../group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf_5fpos_12446',['PWR_SCR_CWUF_Pos',['../group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3',1,'stm32l432xx.h']]],
  ['pwr_20sleep_20mode_20entry_12447',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_5fsleepentry_5fwfe_12448',['PWR_SLEEPENTRY_WFE',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fsleepentry_5fwfi_12449',['PWR_SLEEPENTRY_WFI',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fsr1_5fsbf_12450',['PWR_SR1_SBF',['../group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fsbf_5fmsk_12451',['PWR_SR1_SBF_Msk',['../group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fsbf_5fpos_12452',['PWR_SR1_SBF_Pos',['../group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf_12453',['PWR_SR1_WUF',['../group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf1_12454',['PWR_SR1_WUF1',['../group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf1_5fmsk_12455',['PWR_SR1_WUF1_Msk',['../group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf1_5fpos_12456',['PWR_SR1_WUF1_Pos',['../group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf2_12457',['PWR_SR1_WUF2',['../group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf2_5fmsk_12458',['PWR_SR1_WUF2_Msk',['../group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf2_5fpos_12459',['PWR_SR1_WUF2_Pos',['../group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf3_12460',['PWR_SR1_WUF3',['../group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf3_5fmsk_12461',['PWR_SR1_WUF3_Msk',['../group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf3_5fpos_12462',['PWR_SR1_WUF3_Pos',['../group___peripheral___registers___bits___definition.html#ga848c1f7ed3fc5a18315fb48944fcc096',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf4_12463',['PWR_SR1_WUF4',['../group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf4_5fmsk_12464',['PWR_SR1_WUF4_Msk',['../group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf4_5fpos_12465',['PWR_SR1_WUF4_Pos',['../group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf5_12466',['PWR_SR1_WUF5',['../group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf5_5fmsk_12467',['PWR_SR1_WUF5_Msk',['../group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf5_5fpos_12468',['PWR_SR1_WUF5_Pos',['../group___peripheral___registers___bits___definition.html#ga59467b2a3904dca0b239df5cb13a44e8',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf_5fmsk_12469',['PWR_SR1_WUF_Msk',['../group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf_5fpos_12470',['PWR_SR1_WUF_Pos',['../group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwufi_12471',['PWR_SR1_WUFI',['../group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwufi_5fmsk_12472',['PWR_SR1_WUFI_Msk',['../group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwufi_5fpos_12473',['PWR_SR1_WUFI_Pos',['../group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvdo_12474',['PWR_SR2_PVDO',['../group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvdo_5fmsk_12475',['PWR_SR2_PVDO_Msk',['../group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvdo_5fpos_12476',['PWR_SR2_PVDO_Pos',['../group___peripheral___registers___bits___definition.html#gaeee1497d70f726a937ae20688e75f23a',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo3_12477',['PWR_SR2_PVMO3',['../group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo3_5fmsk_12478',['PWR_SR2_PVMO3_Msk',['../group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo3_5fpos_12479',['PWR_SR2_PVMO3_Pos',['../group___peripheral___registers___bits___definition.html#gae8f456297caa1bdf56316aeaeeb2eae4',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo4_12480',['PWR_SR2_PVMO4',['../group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo4_5fmsk_12481',['PWR_SR2_PVMO4_Msk',['../group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo4_5fpos_12482',['PWR_SR2_PVMO4_Pos',['../group___peripheral___registers___bits___definition.html#gab714c92e5de766a2fdd802778a2f5c2d',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglpf_12483',['PWR_SR2_REGLPF',['../group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglpf_5fmsk_12484',['PWR_SR2_REGLPF_Msk',['../group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglpf_5fpos_12485',['PWR_SR2_REGLPF_Pos',['../group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglps_12486',['PWR_SR2_REGLPS',['../group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglps_5fmsk_12487',['PWR_SR2_REGLPS_Msk',['../group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglps_5fpos_12488',['PWR_SR2_REGLPS_Pos',['../group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fvosf_12489',['PWR_SR2_VOSF',['../group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fvosf_5fmsk_12490',['PWR_SR2_VOSF_Msk',['../group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fvosf_5fpos_12491',['PWR_SR2_VOSF_Pos',['../group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85',1,'stm32l432xx.h']]],
  ['pwr_20stop_20mode_20entry_12492',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_5fstopentry_5fwfe_12493',['PWR_STOPENTRY_WFE',['../group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fstopentry_5fwfi_12494',['PWR_STOPENTRY_WFI',['../group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5ftypedef_12495',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]],
  ['pwr_5fwakeup_5fpin1_12496',['PWR_WAKEUP_PIN1',['../group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin1_5fhigh_12497',['PWR_WAKEUP_PIN1_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gaeb626f09f1270e2a23729dac3fd269d1',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin1_5flow_12498',['PWR_WAKEUP_PIN1_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga71106c9ef5fe0ce824983011cf5812db',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_12499',['PWR_WAKEUP_PIN2',['../group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_5fhigh_12500',['PWR_WAKEUP_PIN2_HIGH',['../group___p_w_r_ex___wake_up___pins.html#ga1216218e63be4edd833ba66170266903',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_5flow_12501',['PWR_WAKEUP_PIN2_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga2fa3e2360a56cd447dd49de0b075313f',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_12502',['PWR_WAKEUP_PIN3',['../group___p_w_r_ex___wake_up___pins.html#ga0cd92601d07cf7594716c22a0aa3ba26',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_5fhigh_12503',['PWR_WAKEUP_PIN3_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gacb7728048ff1fb42457c3b60cb5a8069',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_5flow_12504',['PWR_WAKEUP_PIN3_LOW',['../group___p_w_r_ex___wake_up___pins.html#gad1b726fce8345126b6bd9a38cc93de1a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_12505',['PWR_WAKEUP_PIN4',['../group___p_w_r_ex___wake_up___pins.html#ga043f15e42e900b9609b0558f68ba4bb9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_5fhigh_12506',['PWR_WAKEUP_PIN4_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gaa53d4e6305c7d8aa72c851c8d2749fa9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_5flow_12507',['PWR_WAKEUP_PIN4_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga5345ca56a0983765d0d6a97c5a53d910',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_12508',['PWR_WAKEUP_PIN5',['../group___p_w_r_ex___wake_up___pins.html#gaef728b0a555c4f84d27367c34d993774',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_5fhigh_12509',['PWR_WAKEUP_PIN5_HIGH',['../group___p_w_r_ex___wake_up___pins.html#ga8e8488c6402a2b350ec77c1fb16bdf43',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_5flow_12510',['PWR_WAKEUP_PIN5_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga602a80b3379fe10be146b365bd85fe01',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwup_5fpolarity_5fshift_12511',['PWR_WUP_POLARITY_SHIFT',['../group___p_w_r_ex___w_u_p___polarity.html#ga21257e8b8c5dd0d90f68aa5ac31c818b',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwrex_12512',['PWREx',['../group___p_w_r_ex.html',1,'']]],
  ['pwr_20extended_20exported_20constants_12513',['PWR Extended Exported Constants',['../group___p_w_r_ex___exported___constants.html',1,'']]],
  ['pwr_20extended_20exported_20functions_12514',['PWR Extended Exported Functions',['../group___p_w_r_ex___exported___functions.html',1,'']]],
  ['pwr_20extended_20exported_20macros_12515',['PWR Extended Exported Macros',['../group___p_w_r_ex___exported___macros.html',1,'']]],
  ['pwr_20extended_20exported_20types_12516',['PWR Extended Exported Types',['../group___p_w_r_ex___exported___types.html',1,'']]],
  ['pwr_20status_20flags_12517',['PWR Status Flags',['../group___p_w_r_ex___flag.html',1,'']]],
  ['pwr_20extended_20private_20macros_12518',['PWR Extended Private Macros',['../group___p_w_r_ex___private___macros.html',1,'']]],
  ['pwr_20pvm_20event_20lines_12519',['PWR PVM event lines',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pwr_20pvm_20external_20interrupts_20lines_12520',['PWR PVM external interrupts lines',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pwr_20pvm_20interrupt_20and_20event_20mode_12521',['PWR PVM interrupt and event mode',['../group___p_w_r_ex___p_v_m___mode.html',1,'']]],
  ['peripheral_20voltage_20monitoring_20type_12522',['Peripheral Voltage Monitoring type',['../group___p_w_r_ex___p_v_m___type.html',1,'']]],
  ['pwr_20regulator_20voltage_20scale_12523',['PWR Regulator voltage scale',['../group___p_w_r_ex___regulator___voltage___scale.html',1,'']]],
  ['pwr_20sram2_20retention_20in_20standby_20mode_12524',['PWR SRAM2 Retention in Standby mode',['../group___p_w_r_ex___s_r_a_m2___retention.html',1,'']]],
  ['pwr_20battery_20charging_12525',['PWR battery charging',['../group___p_w_r_ex___v_b_a_t___battery___charging.html',1,'']]],
  ['pwr_20battery_20charging_20resistor_20selection_12526',['PWR battery charging resistor selection',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html',1,'']]],
  ['pwr_20wake_2dup_20pins_12527',['PWR wake-up pins',['../group___p_w_r_ex___wake_up___pins.html',1,'']]],
  ['pll_20clock_20output_12528',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['pll_20clock_20source_12529',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config_12530',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pllq_20clock_20divider_12531',['PLLQ Clock Divider',['../group___r_c_c___p_l_l_q___clock___divider.html',1,'']]],
  ['pllr_20clock_20divider_12532',['PLLR Clock Divider',['../group___r_c_c___p_l_l_r___clock___divider.html',1,'']]],
  ['periph_20clock_20selection_12533',['Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['peripheral_20control_20functions_12534',['Peripheral Control functions',['../group___u_a_r_t___exported___functions___group3.html',1,'']]],
  ['peripheral_20state_20and_20error_20functions_12535',['Peripheral State and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'']]],
  ['package_20type_12536',['PACKAGE TYPE',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html',1,'']]]
];
