Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep  8 17:34:22 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_DAC_test_KX2_timing_summary_routed.rpt -rpx ADC_DAC_test_KX2_timing_summary_routed.rpx
| Design       : ADC_DAC_test_KX2
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.945        0.000                      0                  479        0.073        0.000                      0                  479       -0.159       -0.159                       1                   297  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                             6.708        0.000                      0                  250        0.141        0.000                      0                  250        3.000        0.000                       0                   198  
  MMCME2_BASE_inst_n_2          3.795        0.000                      0                   32        0.286        0.000                      0                   32        2.150        0.000                       0                    35  
  MMCME2_BASE_inst_n_2_1        3.795        0.000                      0                   32        0.285        0.000                      0                   32        2.150        0.000                       0                    35  
  clkDLYi                                                                                                                                                                   3.592        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.592        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.929        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.929        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.929        0.000                       0                     2  
  clk_div_int                   7.296        0.000                      0                    7        0.179        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int                                                                                                                                                                  -0.159       -0.159                       1                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           2.379        0.000                      0                   24        1.155        0.000                      0                   24  
clk                     MMCME2_BASE_inst_n_2          0.945        0.000                      0                   16        0.211        0.000                      0                   16  
clk                     MMCME2_BASE_inst_n_2_1        1.623        0.000                      0                   16        0.073        0.000                      0                   16  
clk                     clk_div_int                   7.002        0.000                      0                    7        0.145        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      8.026        0.000                      0                   98        0.306        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.573        0.000                      0                    1        0.461        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.493ns (18.528%)  route 2.168ns (81.472%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.605     6.707    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206    13.527    ADC/hzClk/clk_in
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[25]/C
                         clock pessimism              0.227    13.754    
                         clock uncertainty           -0.035    13.719    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.304    13.415    ADC/hzClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.493ns (18.528%)  route 2.168ns (81.472%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.605     6.707    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206    13.527    ADC/hzClk/clk_in
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[26]/C
                         clock pessimism              0.227    13.754    
                         clock uncertainty           -0.035    13.719    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.304    13.415    ADC/hzClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.493ns (19.087%)  route 2.090ns (80.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.527     6.629    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[21]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.493ns (19.087%)  route 2.090ns (80.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.527     6.629    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[22]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.493ns (19.087%)  route 2.090ns (80.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.527     6.629    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[23]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.493ns (19.087%)  route 2.090ns (80.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.527     6.629    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[24]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.493ns (19.225%)  route 2.071ns (80.775%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.508     6.611    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[17]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.493ns (19.225%)  route 2.071ns (80.775%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.508     6.611    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[18]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.493ns (19.225%)  route 2.071ns (80.775%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.508     6.611    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[19]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.493ns (19.225%)  route 2.071ns (80.775%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 13.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.046    ADC/hzClk/clk_in
    SLICE_X2Y97          FDRE                                         r  ADC/hzClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.259     4.305 r  ADC/hzClk/counter_reg[14]/Q
                         net (fo=3, routed)           0.659     4.964    ADC/hzClk/counter[14]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     5.007 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.355     5.362    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.054     5.416 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.549     5.965    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.137     6.102 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.508     6.611    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.377    13.698    ADC/hzClk/clk_in
    SLICE_X1Y98          FDRE                                         r  ADC/hzClk/counter_reg[20]/C
                         clock pessimism              0.323    14.021    
                         clock uncertainty           -0.035    13.986    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.304    13.682    ADC/hzClk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  7.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ADC/hzClk/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.781%)  route 0.099ns (28.219%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.666     1.765    ADC/hzClk/clk_in
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  ADC/hzClk/counter_reg[24]/Q
                         net (fo=2, routed)           0.099     1.964    ADC/hzClk/counter[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.076 r  ADC/hzClk/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.077    ADC/hzClk/counter_reg[24]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.118 r  ADC/hzClk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.118    ADC/hzClk/data0[25]
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.814     2.060    ADC/hzClk/clk_in
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[25]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    ADC/hzClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.086%)  route 0.096ns (42.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.602     1.701    DAC0/CLK
    SLICE_X24Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDCE (Prop_fdce_C_Q)         0.100     1.801 r  DAC0/FSM_onehot_state_f_reg[12]/Q
                         net (fo=5, routed)           0.096     1.897    DAC0/AD_9783_SPI_inst/out[7]
    SLICE_X25Y85         LUT6 (Prop_lut6_I2_O)        0.028     1.925 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    DAC0/AD_9783_SPI_inst_n_4
    SLICE_X25Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.820     2.066    DAC0/CLK
    SLICE_X25Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.354     1.712    
    SLICE_X25Y85         FDCE (Hold_fdce_C_D)         0.060     1.772    DAC0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC/hzClk/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.272ns (73.224%)  route 0.099ns (26.776%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.666     1.765    ADC/hzClk/clk_in
    SLICE_X1Y99          FDRE                                         r  ADC/hzClk/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  ADC/hzClk/counter_reg[24]/Q
                         net (fo=2, routed)           0.099     1.964    ADC/hzClk/counter[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.076 r  ADC/hzClk/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.077    ADC/hzClk/counter_reg[24]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.137 r  ADC/hzClk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.137    ADC/hzClk/data0[26]
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.814     2.060    ADC/hzClk/clk_in
    SLICE_X1Y100         FDRE                                         r  ADC/hzClk/counter_reg[26]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    ADC/hzClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.157ns (70.878%)  route 0.065ns (29.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.596     1.695    DAC1/CLK
    SLICE_X31Y78         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.091     1.786 r  DAC1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           0.065     1.851    DAC1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X31Y78         LUT5 (Prop_lut5_I1_O)        0.066     1.917 r  DAC1/FSM_onehot_state_f[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.917    DAC1/FSM_onehot_state_f[4]_i_1__1_n_0
    SLICE_X31Y78         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.813     2.059    DAC1/CLK
    SLICE_X31Y78         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.364     1.695    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.060     1.755    DAC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ADC/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.840%)  route 0.105ns (45.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.596     1.695    ADC/clk_in
    SLICE_X24Y78         FDCE                                         r  ADC/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDCE (Prop_fdce_C_Q)         0.100     1.795 f  ADC/FSM_onehot_state_f_reg[9]/Q
                         net (fo=5, routed)           0.105     1.900    ADC/FSM_onehot_state_f_reg_n_0_[9]
    SLICE_X25Y78         LUT6 (Prop_lut6_I2_O)        0.028     1.928 r  ADC/FSM_onehot_state_f[13]_i_1/O
                         net (fo=1, routed)           0.000     1.928    ADC/FSM_onehot_state_f[13]_i_1_n_0
    SLICE_X25Y78         FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.813     2.059    ADC/clk_in
    SLICE_X25Y78         FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.353     1.706    
    SLICE_X25Y78         FDCE (Hold_fdce_C_D)         0.060     1.766    ADC/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADC/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.606%)  route 0.106ns (45.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.596     1.695    ADC/clk_in
    SLICE_X24Y78         FDCE                                         r  ADC/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDCE (Prop_fdce_C_Q)         0.100     1.795 f  ADC/FSM_onehot_state_f_reg[9]/Q
                         net (fo=5, routed)           0.106     1.901    ADC/LTC2195_SPI_inst/out[7]
    SLICE_X25Y78         LUT6 (Prop_lut6_I2_O)        0.028     1.929 r  ADC/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1/O
                         net (fo=1, routed)           0.000     1.929    ADC/LTC2195_SPI_inst_n_4
    SLICE_X25Y78         FDCE                                         r  ADC/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.813     2.059    ADC/clk_in
    SLICE_X25Y78         FDCE                                         r  ADC/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.353     1.706    
    SLICE_X25Y78         FDCE (Hold_fdce_C_D)         0.060     1.766    ADC/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/LTC2195_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.130ns (52.035%)  route 0.120ns (47.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.598     1.697    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X27Y80         FDCE                                         r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.100     1.797 r  ADC/LTC2195_SPI_inst/clk_counter_reg[3]/Q
                         net (fo=7, routed)           0.120     1.917    ADC/LTC2195_SPI_inst/clk_counter[3]
    SLICE_X26Y80         LUT5 (Prop_lut5_I3_O)        0.030     1.947 r  ADC/LTC2195_SPI_inst/spi_clk_i_1/O
                         net (fo=1, routed)           0.000     1.947    ADC/LTC2195_SPI_inst/spi_clk_1
    SLICE_X26Y80         FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.815     2.061    ADC/LTC2195_SPI_inst/clk_in
    SLICE_X26Y80         FDCE                                         r  ADC/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.353     1.708    
    SLICE_X26Y80         FDCE (Hold_fdce_C_D)         0.075     1.783    ADC/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.157ns (69.674%)  route 0.068ns (30.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X35Y73         FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.091     1.783 r  DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.068     1.851    DAC1/AD_9783_SPI_inst/clk_counter_reg_n_0_[4]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.066     1.917 r  DAC1/AD_9783_SPI_inst/clk_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.917    DAC1/AD_9783_SPI_inst/clk_counter[5]
    SLICE_X35Y73         FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    DAC1/AD_9783_SPI_inst/CLK
    SLICE_X35Y73         FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.363     1.692    
    SLICE_X35Y73         FDCE (Hold_fdce_C_D)         0.060     1.752    DAC1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DAC1/counter_f_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/counter_f_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.768%)  route 0.115ns (47.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.595     1.694    DAC1/CLK
    SLICE_X25Y77         FDPE                                         r  DAC1/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDPE (Prop_fdpe_C_Q)         0.100     1.794 r  DAC1/counter_f_reg[1]/Q
                         net (fo=7, routed)           0.115     1.909    DAC1/counter_f_reg__0[1]
    SLICE_X26Y77         LUT6 (Prop_lut6_I4_O)        0.028     1.937 r  DAC1/counter_f[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.937    DAC1/counter0__1[5]
    SLICE_X26Y77         FDPE                                         r  DAC1/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    DAC1/CLK
    SLICE_X26Y77         FDPE                                         r  DAC1/counter_f_reg[5]/C
                         clock pessimism             -0.352     1.706    
    SLICE_X26Y77         FDPE (Hold_fdpe_C_D)         0.061     1.767    DAC1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DAC0/FSM_onehot_state_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.799%)  route 0.114ns (47.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.602     1.701    DAC0/CLK
    SLICE_X25Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDCE (Prop_fdce_C_Q)         0.100     1.801 r  DAC0/FSM_onehot_state_f_reg[6]/Q
                         net (fo=4, routed)           0.114     1.916    DAC0/FSM_onehot_state_f_reg_n_0_[6]
    SLICE_X26Y84         LUT3 (Prop_lut3_I1_O)        0.028     1.944 r  DAC0/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.944    DAC0/FSM_onehot_state_f[7]_i_1__0_n_0
    SLICE_X26Y84         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.819     2.065    DAC0/CLK
    SLICE_X26Y84         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.352     1.713    
    SLICE_X26Y84         FDCE (Hold_fdce_C_D)         0.060     1.773    DAC0/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y90      ADC/ADC00_out_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X26Y80     ADC/LTC2195_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X28Y66     DAC0/AD_9783_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X26Y82     DAC0/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X26Y82     DAC0/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X35Y74     DAC1/AD_9783_SPI_inst/spi_clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X25Y77     DAC1/counter_f_reg[2]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X26Y77     DAC1/counter_f_reg[4]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X27Y77     DAC1/counter_f_reg[7]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X26Y81     DAC0/counter_f_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y128     ADC/ADC00_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y128     ADC/ADC00_out_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X25Y85     DAC0/spi_trigger_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X25Y84     DAC0/rst_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.879ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.329     6.879    DAC0/clkD
    SLICE_X0Y193         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_fdre_C_Q)         0.223     7.102 r  DAC0/data_in_reg[6]/Q
                         net (fo=2, routed)           0.427     7.529    DAC0/data_in[6]
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.582    11.896    
                         clock uncertainty           -0.072    11.825    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.500    11.325    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.490     7.040    DAC0/clkD
    SLICE_X0Y245         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_fdre_C_Q)         0.223     7.263 r  DAC0/data_in_reg[15]/Q
                         net (fo=2, routed)           0.427     7.690    DAC0/data_in[15]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.612    12.058    
                         clock uncertainty           -0.072    11.987    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D1)      -0.500    11.487    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.878ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.328     6.878    DAC0/clkD
    SLICE_X0Y191         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDRE (Prop_fdre_C_Q)         0.223     7.101 r  DAC0/data_in_reg[2]/Q
                         net (fo=2, routed)           0.427     7.528    DAC0/data_in[2]
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y192        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism              0.582    11.896    
                         clock uncertainty           -0.072    11.825    
    OLOGIC_X0Y192        ODDR (Setup_oddr_C_D1)      -0.500    11.325    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 11.316 - 5.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.330     6.880    DAC0/clkD
    SLICE_X0Y195         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.223     7.103 r  DAC0/data_in_reg[0]/Q
                         net (fo=2, routed)           0.427     7.530    DAC0/data_in[0]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.255    11.316    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism              0.582    11.898    
                         clock uncertainty           -0.072    11.827    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.500    11.327    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    7.037ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.487     7.037    DAC0/clkD
    SLICE_X0Y239         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y239         FDRE (Prop_fdre_C_Q)         0.223     7.260 r  DAC0/data_in_reg[7]/Q
                         net (fo=2, routed)           0.427     7.687    DAC0/data_in[7]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.612    12.056    
                         clock uncertainty           -0.072    11.985    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D1)      -0.500    11.485    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.312ns = ( 11.312 - 5.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.325     6.875    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     7.098 r  DAC0/data_in_reg[14]/Q
                         net (fo=2, routed)           0.427     7.525    DAC0/data_in[14]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.251    11.312    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.582    11.894    
                         clock uncertainty           -0.072    11.823    
    OLOGIC_X0Y164        ODDR (Setup_oddr_C_D1)      -0.500    11.323    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.314ns = ( 11.314 - 5.000 ) 
    Source Clock Delay      (SCD):    6.877ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.327     6.877    DAC0/clkD
    SLICE_X0Y189         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_fdre_C_Q)         0.223     7.100 r  DAC0/data_in_reg[8]/Q
                         net (fo=2, routed)           0.427     7.527    DAC0/data_in[8]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.253    11.314    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.582    11.896    
                         clock uncertainty           -0.072    11.825    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.500    11.325    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 11.307 - 5.000 ) 
    Source Clock Delay      (SCD):    6.868ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.318     6.868    DAC0/clkD
    SLICE_X0Y169         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.223     7.091 r  DAC0/data_in_reg[12]/Q
                         net (fo=2, routed)           0.427     7.518    DAC0/data_in[12]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.246    11.307    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.582    11.889    
                         clock uncertainty           -0.072    11.818    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D1)      -0.500    11.318    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 11.436 - 5.000 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.475     7.025    DAC0/clkD
    SLICE_X0Y221         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y221         FDRE (Prop_fdre_C_Q)         0.223     7.248 r  DAC0/data_in_reg[13]/Q
                         net (fo=2, routed)           0.427     7.675    DAC0/data_in[13]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.375    11.436    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.612    12.048    
                         clock uncertainty           -0.072    11.977    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D1)      -0.500    11.477    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 11.306 - 5.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.314     6.864    DAC0/clkD
    SLICE_X0Y177         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.223     7.087 r  DAC0/data_in_reg[10]/Q
                         net (fo=2, routed)           0.427     7.514    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.245    11.306    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.582    11.888    
                         clock uncertainty           -0.072    11.817    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.500    11.317    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  3.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.680     3.010    DAC0/clkD
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.100     3.110 r  DAC0/data_in_reg[11]/Q
                         net (fo=2, routed)           0.160     3.270    DAC0/data_in[11]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.071    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     2.984    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.679     3.009    DAC0/clkD
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  DAC0/data_in_reg[1]/Q
                         net (fo=2, routed)           0.160     3.269    DAC0/data_in[1]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.933     3.687    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     2.983    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.678     3.008    DAC0/clkD
    SLICE_X0Y208         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.100     3.108 r  DAC0/data_in_reg[3]/Q
                         net (fo=2, routed)           0.160     3.268    DAC0/data_in[3]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.617     3.069    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.087     2.982    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.679     3.009    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  DAC0/data_in_reg[9]/Q
                         net (fo=2, routed)           0.160     3.269    DAC0/data_in[9]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism             -0.617     3.069    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D1)       -0.087     2.982    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.212%)  route 0.201ns (66.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.587     2.917    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100     3.017 r  DAC0/data_in_reg[4]/Q
                         net (fo=2, routed)           0.201     3.218    DAC0/data_in[4]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.822     3.576    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.979    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     2.892    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.212%)  route 0.201ns (66.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.667     2.997    DAC0/clkD
    SLICE_X0Y223         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y223         FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[5]/Q
                         net (fo=2, routed)           0.201     3.298    DAC0/data_in[5]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.922     3.676    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.617     3.059    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     2.972    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.212%)  route 0.201ns (66.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.588     2.918    DAC0/clkD
    SLICE_X0Y177         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.100     3.018 r  DAC0/data_in_reg[10]/Q
                         net (fo=2, routed)           0.201     3.219    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.823     3.577    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism             -0.597     2.980    
    OLOGIC_X0Y178        ODDR (Hold_oddr_C_D2)       -0.087     2.893    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.212%)  route 0.201ns (66.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.599     2.929    DAC0/clkD
    SLICE_X0Y195         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  DAC0/data_in_reg[0]/Q
                         net (fo=2, routed)           0.201     3.230    DAC0/data_in[0]
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.833     3.587    DAC0/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.597     2.990    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     2.903    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.212%)  route 0.201ns (66.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.677ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.669     2.999    DAC0/clkD
    SLICE_X0Y221         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y221         FDRE (Prop_fdre_C_Q)         0.100     3.099 r  DAC0/data_in_reg[13]/Q
                         net (fo=2, routed)           0.201     3.300    DAC0/data_in[13]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.923     3.677    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.617     3.060    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     2.973    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.212%)  route 0.201ns (66.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.693    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.679     3.009    DAC0/clkD
    SLICE_X0Y245         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  DAC0/data_in_reg[15]/Q
                         net (fo=2, routed)           0.201     3.310    DAC0/data_in[15]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.933     3.687    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y246        ODDR (Hold_oddr_C_D2)       -0.087     2.983    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y246    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y198    DAC0/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y204    DAC0/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y192    DAC0/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y208    DAC0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y174    DAC0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y224    DAC0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y194    DAC0/pins[6].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y202     DAC0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y245     DAC0/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     DAC0/data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y169     DAC0/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y195     DAC0/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y191     DAC0/data_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y208     DAC0/data_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y193     DAC0/data_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y239     DAC0/data_in_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y189     DAC0/data_in_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y221     DAC0/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y239     DAC0/data_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y189     DAC0/data_in_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y195     DAC0/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y169     DAC0/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y163     DAC0/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y245     DAC0/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     DAC0/data_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y191     DAC0/data_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y208     DAC0/data_in_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.055ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.489     8.055    DAC1/clkD
    SLICE_X0Y243         FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDRE (Prop_fdre_C_Q)         0.223     8.278 r  DAC1/data_in_reg[9]/Q
                         net (fo=2, routed)           0.427     8.705    DAC1/data_in[9]
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.632    13.072    
                         clock uncertainty           -0.072    13.001    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D1)      -0.500    12.501    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.054ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.488     8.054    DAC1/clkD
    SLICE_X0Y241         FDRE                                         r  DAC1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y241         FDRE (Prop_fdre_C_Q)         0.223     8.277 r  DAC1/data_in_reg[3]/Q
                         net (fo=2, routed)           0.427     8.704    DAC1/data_in[3]
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.632    13.072    
                         clock uncertainty           -0.072    13.001    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D1)      -0.500    12.501    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.486     8.052    DAC1/clkD
    SLICE_X0Y237         FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y237         FDRE (Prop_fdre_C_Q)         0.223     8.275 r  DAC1/data_in_reg[1]/Q
                         net (fo=2, routed)           0.427     8.702    DAC1/data_in[1]
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.632    13.072    
                         clock uncertainty           -0.072    13.001    
    OLOGIC_X0Y238        ODDR (Setup_oddr_C_D1)      -0.500    12.501    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.301%)  route 0.427ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    8.048ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.482     8.048    DAC1/clkD
    SLICE_X0Y215         FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_fdre_C_Q)         0.223     8.271 r  DAC1/data_in_reg[11]/Q
                         net (fo=2, routed)           0.427     8.698    DAC1/data_in[11]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.632    13.070    
                         clock uncertainty           -0.072    12.999    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.500    12.499    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.997%)  route 0.364ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.895ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.329     7.895    DAC1/clkD
    SLICE_X0Y156         FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.223     8.118 r  DAC1/data_in_reg[0]/Q
                         net (fo=2, routed)           0.364     8.482    DAC1/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism              0.602    12.912    
                         clock uncertainty           -0.072    12.841    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D2)      -0.473    12.368    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.997%)  route 0.364ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.666ns = ( 12.666 - 5.000 ) 
    Source Clock Delay      (SCD):    8.247ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.681     8.247    DAC1/clkD
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.223     8.470 r  DAC1/data_in_reg[14]/Q
                         net (fo=2, routed)           0.364     8.834    DAC1/data_in[14]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.609    12.666    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism              0.599    13.265    
                         clock uncertainty           -0.072    13.194    
    OLOGIC_X0Y8          ODDR (Setup_oddr_C_D2)      -0.473    12.721    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.997%)  route 0.364ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.330     7.896    DAC1/clkD
    SLICE_X0Y152         FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.223     8.119 r  DAC1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.364     8.483    DAC1/data_in[2]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.255    12.312    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.602    12.914    
                         clock uncertainty           -0.072    12.843    
    OLOGIC_X0Y152        ODDR (Setup_oddr_C_D2)      -0.473    12.370    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.997%)  route 0.364ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.330     7.896    DAC1/clkD
    SLICE_X0Y154         FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.223     8.119 r  DAC1/data_in_reg[4]/Q
                         net (fo=2, routed)           0.364     8.483    DAC1/data_in[4]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.255    12.312    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism              0.602    12.914    
                         clock uncertainty           -0.072    12.843    
    OLOGIC_X0Y154        ODDR (Setup_oddr_C_D2)      -0.473    12.370    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.997%)  route 0.364ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.486     8.052    DAC1/clkD
    SLICE_X0Y212         FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.223     8.275 r  DAC1/data_in_reg[13]/Q
                         net (fo=2, routed)           0.364     8.639    DAC1/data_in[13]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism              0.632    13.072    
                         clock uncertainty           -0.072    13.001    
    OLOGIC_X0Y212        ODDR (Setup_oddr_C_D2)      -0.473    12.528    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.997%)  route 0.364ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.892ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.326     7.892    DAC1/clkD
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.223     8.115 r  DAC1/data_in_reg[6]/Q
                         net (fo=2, routed)           0.364     8.479    DAC1/data_in[6]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.253    12.310    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.602    12.912    
                         clock uncertainty           -0.072    12.841    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D2)      -0.473    12.368    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  3.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.588     3.391    DAC1/clkD
    SLICE_X0Y172         FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.100     3.491 r  DAC1/data_in_reg[10]/Q
                         net (fo=2, routed)           0.160     3.651    DAC1/data_in[10]
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.823     4.094    DAC1/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism             -0.641     3.453    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     3.366    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.676     3.479    DAC1/clkD
    SLICE_X0Y212         FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.100     3.579 r  DAC1/data_in_reg[13]/Q
                         net (fo=2, routed)           0.160     3.739    DAC1/data_in[13]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.931     4.202    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.661     3.541    
    OLOGIC_X0Y212        ODDR (Hold_oddr_C_D1)       -0.087     3.454    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.596     3.399    DAC1/clkD
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.100     3.499 r  DAC1/data_in_reg[6]/Q
                         net (fo=2, routed)           0.160     3.659    DAC1/data_in[6]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.831     4.102    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.641     3.461    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D1)       -0.087     3.374    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.256ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.716     3.519    DAC1/clkD
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100     3.619 r  DAC1/data_in_reg[14]/Q
                         net (fo=2, routed)           0.160     3.779    DAC1/data_in[14]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.985     4.256    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.580    
    OLOGIC_X0Y8          ODDR (Hold_oddr_C_D1)       -0.087     3.493    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.672     3.475    DAC1/clkD
    SLICE_X0Y218         FDRE                                         r  DAC1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.100     3.575 r  DAC1/data_in_reg[5]/Q
                         net (fo=2, routed)           0.160     3.735    DAC1/data_in[5]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.926     4.197    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism             -0.661     3.536    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D1)       -0.087     3.449    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.592     3.395    DAC1/clkD
    SLICE_X0Y168         FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  DAC1/data_in_reg[8]/Q
                         net (fo=2, routed)           0.160     3.655    DAC1/data_in[8]
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.826     4.097    DAC1/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.641     3.456    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D1)       -0.087     3.369    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.594     3.397    DAC1/clkD
    SLICE_X0Y166         FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.100     3.497 r  DAC1/data_in_reg[12]/Q
                         net (fo=2, routed)           0.160     3.657    DAC1/data_in[12]
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.828     4.099    DAC1/clkD
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.641     3.458    
    OLOGIC_X0Y166        ODDR (Hold_oddr_C_D1)       -0.087     3.371    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.600     3.403    DAC1/clkD
    SLICE_X0Y152         FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.100     3.503 r  DAC1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.160     3.663    DAC1/data_in[2]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.834     4.105    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.641     3.464    
    OLOGIC_X0Y152        ODDR (Hold_oddr_C_D1)       -0.087     3.377    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.599     3.402    DAC1/clkD
    SLICE_X0Y154         FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.100     3.502 r  DAC1/data_in_reg[4]/Q
                         net (fo=2, routed)           0.160     3.662    DAC1/data_in[4]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.833     4.104    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.641     3.463    
    OLOGIC_X0Y154        ODDR (Hold_oddr_C_D1)       -0.087     3.376    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     1.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.599     3.402    DAC1/clkD
    SLICE_X0Y156         FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.100     3.502 r  DAC1/data_in_reg[0]/Q
                         net (fo=2, routed)           0.160     3.662    DAC1/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.192    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.832     4.103    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.641     3.462    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.375    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y158    DAC1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y238    DAC1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y152    DAC1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y242    DAC1/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y154    DAC1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y218    DAC1/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y162    DAC1/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y214    DAC1/pins[7].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y172     DAC1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC1/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y8       DAC1/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y34      DAC1/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y168     DAC1/data_in_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y156     DAC1/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y212     DAC1/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y237     DAC1/data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y241     DAC1/data_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y162     DAC1/data_in_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y156     DAC1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y215     DAC1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     DAC1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y212     DAC1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y8       DAC1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y34      DAC1/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y237     DAC1/data_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y152     DAC1/data_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y241     DAC1/data_in_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     DAC1/data_in_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y160    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y42     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.266ns (9.408%)  route 2.561ns (90.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=2, routed)           1.179     8.284    ADC/bit_slip0
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.043     8.327 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.382     9.709    ADC/BS0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.096    
                         clock uncertainty           -0.080    17.017    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.005    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.266ns (9.891%)  route 2.423ns (90.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=2, routed)           1.179     8.284    ADC/bit_slip0
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.043     8.327 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.244     9.571    ADC/BS0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.266ns (37.032%)  route 0.452ns (62.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.452     7.557    ADC/state
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.043     7.600 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.600    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.836    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  9.236    

Slack (MET) :             9.277ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.078%)  route 0.363ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=2, routed)           0.363     7.467    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.835    
                         clock uncertainty           -0.080    16.756    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.744    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  9.277    

Slack (MET) :             9.280ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.335ns (47.950%)  route 0.364ns (52.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.204     7.085 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.364     7.449    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.131     7.580 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.580    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.058    16.860    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  9.280    

Slack (MET) :             9.329ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.266ns (42.532%)  route 0.359ns (57.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 f  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.359     7.464    ADC/counter0_reg_n_0_[0]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.043     7.507 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.507    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.836    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  9.329    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.266ns (49.156%)  route 0.275ns (50.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.275     7.379    ADC/state
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.043     7.422 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     7.422    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.033    16.835    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  9.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.155ns (64.950%)  route 0.084ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.091     3.028 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.084     3.112    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y140         LUT6 (Prop_lut6_I1_O)        0.064     3.176 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.176    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.130ns (49.562%)  route 0.132ns (50.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.132     3.169    ADC/state
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.030     3.199 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.199    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.075     3.012    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.174%)  route 0.132ns (50.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.132     3.169    ADC/state
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.028     3.197 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.197    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.061     2.998    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.097%)  route 0.138ns (51.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.138     3.175    ADC/state
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.028     3.203 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.203    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.192%)  route 0.211ns (67.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=2, routed)           0.211     3.248    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.814     3.563    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.128ns (8.880%)  route 1.313ns (91.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=2, routed)           0.631     3.668    ADC/bit_slip0
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.028     3.696 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.682     4.378    ADC/BS0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.954     3.703    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.271    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.338    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.128ns (8.452%)  route 1.386ns (91.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=2, routed)           0.631     3.668    ADC/bit_slip0
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.028     3.696 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.755     4.451    ADC/BS0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.949     3.698    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.266    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.333    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  1.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y140     ADC/counter0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y140     ADC/bit_slip0_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y140     ADC/counter0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y140     ADC/BS_state0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.250       -0.159     BUFGCTRL_X0Y3    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.250       0.179      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.468ns (11.959%)  route 3.445ns (88.041%))
  Logic Levels:           0  
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           3.445    11.138    ADC/p_76_out
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.197    13.518    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[7]/C
                         clock pessimism              0.214    13.732    
                         clock uncertainty           -0.194    13.539    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.022    13.517    ADC/ADC00_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.468ns (12.511%)  route 3.273ns (87.489%))
  Logic Levels:           0  
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 13.515 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           3.273    10.965    ADC/p_77_out
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.194    13.515    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[5]/C
                         clock pessimism              0.214    13.729    
                         clock uncertainty           -0.194    13.536    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.031    13.505    ADC/ADC00_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.468ns (12.816%)  route 3.184ns (87.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.184    10.876    ADC/p_75_out
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.197    13.518    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[9]/C
                         clock pessimism              0.214    13.732    
                         clock uncertainty           -0.194    13.539    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.031    13.508    ADC/ADC00_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.468ns (13.668%)  route 2.956ns (86.332%))
  Logic Levels:           0  
  Clock Path Skew:        -3.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 13.519 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.956    10.648    ADC/p_78_out
    SLICE_X0Y132         FDRE                                         r  ADC/ADC00_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.198    13.519    ADC/clk_in
    SLICE_X0Y132         FDRE                                         r  ADC/ADC00_out_reg[3]/C
                         clock pessimism              0.214    13.733    
                         clock uncertainty           -0.194    13.540    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)       -0.022    13.518    ADC/ADC00_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.468ns (14.551%)  route 2.748ns (85.449%))
  Logic Levels:           0  
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.748    10.441    ADC/p_74_out
    SLICE_X0Y122         FDRE                                         r  ADC/ADC00_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.193    13.514    ADC/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC/ADC00_out_reg[11]/C
                         clock pessimism              0.214    13.728    
                         clock uncertainty           -0.194    13.535    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.022    13.513    ADC/ADC00_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.468ns (16.277%)  route 2.407ns (83.723%))
  Logic Levels:           0  
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.217ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.685 r  ADC/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.407    10.093    ADC/p_66_out
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[10]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)       -0.031    13.517    ADC/ADC00_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.468ns (16.403%)  route 2.385ns (83.597%))
  Logic Levels:           0  
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.217ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.685 r  ADC/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.385    10.070    ADC/p_67_out
    SLICE_X0Y104         FDRE                                         r  ADC/ADC00_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC/ADC00_out_reg[8]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.022    13.526    ADC/ADC00_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.468ns (16.429%)  route 2.381ns (83.571%))
  Logic Levels:           0  
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.217ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.685 r  ADC/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.381    10.066    ADC/p_68_out
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[6]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)       -0.019    13.529    ADC/ADC00_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.529    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.468ns (18.431%)  route 2.071ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    7.217ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.685 r  ADC/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.071     9.756    ADC/p_70_out
    SLICE_X0Y100         FDRE                                         r  ADC/ADC00_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206    13.527    ADC/clk_in
    SLICE_X0Y100         FDRE                                         r  ADC/ADC00_out_reg[2]/C
                         clock pessimism              0.214    13.741    
                         clock uncertainty           -0.194    13.548    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)       -0.022    13.526    ADC/ADC00_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.468ns (20.330%)  route 1.834ns (79.670%))
  Logic Levels:           0  
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 13.515 - 10.000 ) 
    Source Clock Delay      (SCD):    7.224ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.468     7.692 r  ADC/pins[0].ISERDESE2_inst/Q1
                         net (fo=1, routed)           1.834     9.526    ADC/p_79_out
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.194    13.515    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[1]/C
                         clock pessimism              0.214    13.729    
                         clock uncertainty           -0.194    13.536    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.022    13.514    ADC/ADC00_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  3.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.193ns (48.314%)  route 0.206ns (51.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.206     3.440    ADC/p_72_out
    SLICE_X0Y36          FDRE                                         r  ADC/ADC00_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.952     2.198    ADC/clk_in
    SLICE_X0Y36          FDRE                                         r  ADC/ADC00_out_reg[15]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC/ADC00_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.193ns (48.314%)  route 0.206ns (51.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.711     3.036    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.229 r  ADC/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.206     3.436    ADC/p_64_out
    SLICE_X0Y30          FDRE                                         r  ADC/ADC00_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.947     2.193    ADC/clk_in
    SLICE_X0Y30          FDRE                                         r  ADC/ADC00_out_reg[14]/C
                         clock pessimism             -0.147     2.046    
                         clock uncertainty            0.194     2.240    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.040     2.280    ADC/ADC00_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.193ns (45.384%)  route 0.232ns (54.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.232     3.364    ADC/p_40_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.040     2.145    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.193ns (43.505%)  route 0.251ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.251     3.383    ADC/p_46_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.047     2.152    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (44.006%)  route 0.246ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.246     3.378    ADC/p_42_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.041     2.146    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.193ns (44.238%)  route 0.243ns (55.762%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.243     3.375    ADC/p_44_out
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.038     2.143    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.193ns (43.382%)  route 0.252ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.252     3.384    ADC/p_43_out
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.040     2.145    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.193ns (42.872%)  route 0.257ns (57.128%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.257     3.389    ADC/p_45_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.043     2.148    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.193ns (42.911%)  route 0.257ns (57.089%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.257     3.389    ADC/p_41_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.038     2.143    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.193ns (39.857%)  route 0.291ns (60.143%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.291     3.423    ADC/p_47_out
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.812     2.058    ADC/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.041     2.146    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.223ns (3.386%)  route 6.362ns (96.614%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns = ( 11.382 - 5.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.323     3.858    ADC/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC/ADC00_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.223     4.081 r  ADC/ADC00_out_reg[11]/Q
                         net (fo=2, routed)           6.362    10.443    DAC0/D[11]
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.321    11.382    DAC0/clkD
    SLICE_X0Y202         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.214    11.596    
                         clock uncertainty           -0.186    11.410    
    SLICE_X0Y202         FDRE (Setup_fdre_C_D)       -0.022    11.388    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 0.223ns (3.446%)  route 6.248ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 11.380 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.329     3.864    ADC/clk_in
    SLICE_X0Y132         FDRE                                         r  ADC/ADC00_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.223     4.087 r  ADC/ADC00_out_reg[3]/Q
                         net (fo=2, routed)           6.248    10.335    DAC0/D[3]
    SLICE_X0Y208         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.319    11.380    DAC0/clkD
    SLICE_X0Y208         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism              0.214    11.594    
                         clock uncertainty           -0.186    11.408    
    SLICE_X0Y208         FDRE (Setup_fdre_C_D)       -0.022    11.386    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.223ns (3.693%)  route 5.815ns (96.307%))
  Logic Levels:           0  
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 11.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.510     4.045    ADC/clk_in
    SLICE_X0Y93          FDRE                                         r  ADC/ADC00_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.223     4.268 r  ADC/ADC00_out_reg[13]/Q
                         net (fo=3, routed)           5.815    10.083    DAC0/D[13]
    SLICE_X0Y221         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.309    11.370    DAC0/clkD
    SLICE_X0Y221         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.214    11.584    
                         clock uncertainty           -0.186    11.398    
    SLICE_X0Y221         FDRE (Setup_fdre_C_D)       -0.022    11.376    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 0.223ns (3.850%)  route 5.569ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        2.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 11.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC00_out_reg[10]/Q
                         net (fo=2, routed)           5.569     9.667    DAC0/D[10]
    SLICE_X0Y177         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.177    11.238    DAC0/clkD
    SLICE_X0Y177         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.214    11.452    
                         clock uncertainty           -0.186    11.266    
    SLICE_X0Y177         FDRE (Setup_fdre_C_D)       -0.022    11.244    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 0.223ns (4.082%)  route 5.240ns (95.918%))
  Logic Levels:           0  
  Clock Path Skew:        2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.248ns = ( 11.248 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC/ADC00_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC00_out_reg[8]/Q
                         net (fo=2, routed)           5.240     9.337    DAC0/D[8]
    SLICE_X0Y189         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.187    11.248    DAC0/clkD
    SLICE_X0Y189         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.214    11.462    
                         clock uncertainty           -0.186    11.276    
    SLICE_X0Y189         FDRE (Setup_fdre_C_D)       -0.022    11.254    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.223ns (4.104%)  route 5.211ns (95.896%))
  Logic Levels:           0  
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.251ns = ( 11.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC00_out_reg[0]/Q
                         net (fo=2, routed)           5.211     9.308    DAC0/D[0]
    SLICE_X0Y195         FDRE                                         r  DAC0/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.190    11.251    DAC0/clkD
    SLICE_X0Y195         FDRE                                         r  DAC0/data_in_reg[0]/C
                         clock pessimism              0.214    11.465    
                         clock uncertainty           -0.186    11.279    
    SLICE_X0Y195         FDRE (Setup_fdre_C_D)       -0.022    11.257    DAC0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.223ns (4.007%)  route 5.342ns (95.993%))
  Logic Levels:           0  
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 11.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.328     3.863    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=2, routed)           5.342     9.428    DAC0/D[7]
    SLICE_X0Y239         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.318    11.379    DAC0/clkD
    SLICE_X0Y239         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.214    11.593    
                         clock uncertainty           -0.186    11.407    
    SLICE_X0Y239         FDRE (Setup_fdre_C_D)       -0.022    11.385    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.223ns (4.111%)  route 5.201ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.368ns = ( 11.368 - 5.000 ) 
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.324     3.859    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.223     4.082 r  ADC/ADC00_out_reg[5]/Q
                         net (fo=2, routed)           5.201     9.284    DAC0/D[5]
    SLICE_X0Y223         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.307    11.368    DAC0/clkD
    SLICE_X0Y223         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.214    11.582    
                         clock uncertainty           -0.186    11.396    
    SLICE_X0Y223         FDRE (Setup_fdre_C_D)       -0.022    11.374    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.223ns (4.359%)  route 4.893ns (95.641%))
  Logic Levels:           0  
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 11.242 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.501     4.036    ADC/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC/ADC00_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.223     4.259 r  ADC/ADC00_out_reg[12]/Q
                         net (fo=3, routed)           4.893     9.152    DAC0/D[12]
    SLICE_X0Y169         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.181    11.242    DAC0/clkD
    SLICE_X0Y169         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.214    11.456    
                         clock uncertainty           -0.186    11.270    
    SLICE_X0Y169         FDRE (Setup_fdre_C_D)       -0.022    11.248    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.204ns (4.107%)  route 4.763ns (95.893%))
  Logic Levels:           0  
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.509     4.044    ADC/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.204     4.248 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=2, routed)           4.763     9.011    DAC0/D[4]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249     8.570    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.176    11.237    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)       -0.105    11.160    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.178ns (5.383%)  route 3.129ns (94.617%))
  Logic Levels:           0  
  Clock Path Skew:        2.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.875ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.538     3.859    ADC/clk_in
    SLICE_X0Y30          FDRE                                         r  ADC/ADC00_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.178     4.037 r  ADC/ADC00_out_reg[14]/Q
                         net (fo=3, routed)           3.129     7.166    DAC0/D[14]
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.325     6.875    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.214     6.661    
                         clock uncertainty            0.186     6.847    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.108     6.955    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.955    
                         arrival time                           7.166    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.178ns (4.306%)  route 3.956ns (95.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.039ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.197     3.518    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.178     3.696 r  ADC/ADC00_out_reg[9]/Q
                         net (fo=2, routed)           3.956     7.652    DAC0/D[9]
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.489     7.039    DAC0/clkD
    SLICE_X0Y206         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.214     6.825    
                         clock uncertainty            0.186     7.011    
    SLICE_X0Y206         FDRE (Hold_fdre_C_D)         0.108     7.119    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.119    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.178ns (4.410%)  route 3.858ns (95.590%))
  Logic Levels:           0  
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.878ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y100         FDRE                                         r  ADC/ADC00_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[2]/Q
                         net (fo=2, routed)           3.858     7.563    DAC0/D[2]
    SLICE_X0Y191         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.328     6.878    DAC0/clkD
    SLICE_X0Y191         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.214     6.664    
                         clock uncertainty            0.186     6.850    
    SLICE_X0Y191         FDRE (Hold_fdre_C_D)         0.108     6.958    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.958    
                         arrival time                           7.563    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.178ns (4.152%)  route 4.109ns (95.848%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.040ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.194     3.515    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.178     3.693 r  ADC/ADC00_out_reg[1]/Q
                         net (fo=2, routed)           4.109     7.802    DAC0/D[1]
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.490     7.040    DAC0/clkD
    SLICE_X0Y204         FDRE                                         r  DAC0/data_in_reg[1]/C
                         clock pessimism             -0.214     6.826    
                         clock uncertainty            0.186     7.012    
    SLICE_X0Y204         FDRE (Hold_fdre_C_D)         0.108     7.120    DAC0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.120    
                         arrival time                           7.802    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.100ns (3.756%)  route 2.563ns (96.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.713     1.812    ADC/clk_in
    SLICE_X0Y36          FDRE                                         r  ADC/ADC00_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.100     1.912 r  ADC/ADC00_out_reg[15]/Q
                         net (fo=3, routed)           2.563     4.475    DAC0/D[15]
    SLICE_X0Y245         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.904     3.658    DAC0/clkD
    SLICE_X0Y245         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.147     3.511    
                         clock uncertainty            0.186     3.697    
    SLICE_X0Y245         FDRE (Hold_fdre_C_D)         0.040     3.737    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.178ns (4.235%)  route 4.025ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.879ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[6]/Q
                         net (fo=2, routed)           4.025     7.730    DAC0/D[6]
    SLICE_X0Y193         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.329     6.879    DAC0/clkD
    SLICE_X0Y193         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.214     6.665    
                         clock uncertainty            0.186     6.851    
    SLICE_X0Y193         FDRE (Hold_fdre_C_D)         0.108     6.959    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.959    
                         arrival time                           7.730    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.100ns (3.359%)  route 2.877ns (96.641%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.603     1.702    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.100     1.802 r  ADC/ADC00_out_reg[5]/Q
                         net (fo=2, routed)           2.877     4.680    DAC0/D[5]
    SLICE_X0Y223         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.889     3.643    DAC0/clkD
    SLICE_X0Y223         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.147     3.496    
                         clock uncertainty            0.186     3.682    
    SLICE_X0Y223         FDRE (Hold_fdre_C_D)         0.040     3.722    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.100ns (3.451%)  route 2.798ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.614     1.713    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  ADC/ADC00_out_reg[0]/Q
                         net (fo=2, routed)           2.798     4.611    DAC0/D[0]
    SLICE_X0Y195         FDRE                                         r  DAC0/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.804     3.558    DAC0/clkD
    SLICE_X0Y195         FDRE                                         r  DAC0/data_in_reg[0]/C
                         clock pessimism             -0.147     3.411    
                         clock uncertainty            0.186     3.597    
    SLICE_X0Y195         FDRE (Hold_fdre_C_D)         0.040     3.637    DAC0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           4.611    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.162ns (3.843%)  route 4.053ns (96.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.375     3.696    ADC/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.162     3.858 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=2, routed)           4.053     7.911    DAC0/D[4]
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          1.312     6.862    DAC0/clkD
    SLICE_X0Y173         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.214     6.648    
                         clock uncertainty            0.186     6.834    
    SLICE_X0Y173         FDRE (Hold_fdre_C_D)         0.042     6.876    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.876    
                         arrival time                           7.911    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.100ns (3.246%)  route 2.981ns (96.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.606     1.705    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.100     1.805 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=2, routed)           2.981     4.786    DAC0/D[7]
    SLICE_X0Y239         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.049    DAC0/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=33, routed)          0.902     3.656    DAC0/clkD
    SLICE_X0Y239         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.147     3.509    
                         clock uncertainty            0.186     3.695    
    SLICE_X0Y239         FDRE (Hold_fdre_C_D)         0.040     3.735    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  1.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.223ns (3.234%)  route 6.673ns (96.766%))
  Logic Levels:           0  
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 12.376 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.329     3.864    ADC/clk_in
    SLICE_X0Y132         FDRE                                         r  ADC/ADC00_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.223     4.087 r  ADC/ADC00_out_reg[3]/Q
                         net (fo=2, routed)           6.673    10.760    DAC1/D[3]
    SLICE_X0Y241         FDRE                                         r  DAC1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.319    12.376    DAC1/clkD
    SLICE_X0Y241         FDRE                                         r  DAC1/data_in_reg[3]/C
                         clock pessimism              0.214    12.590    
                         clock uncertainty           -0.186    12.404    
    SLICE_X0Y241         FDRE (Setup_fdre_C_D)       -0.022    12.382    DAC1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.223ns (3.347%)  route 6.440ns (96.653%))
  Logic Levels:           0  
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.323     3.858    ADC/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC/ADC00_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.223     4.081 r  ADC/ADC00_out_reg[11]/Q
                         net (fo=2, routed)           6.440    10.521    DAC1/D[11]
    SLICE_X0Y215         FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.315    12.372    DAC1/clkD
    SLICE_X0Y215         FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.214    12.586    
                         clock uncertainty           -0.186    12.400    
    SLICE_X0Y215         FDRE (Setup_fdre_C_D)       -0.022    12.378    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.223ns (3.444%)  route 6.253ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.246ns = ( 12.246 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC00_out_reg[0]/Q
                         net (fo=2, routed)           6.253    10.350    DAC1/D[0]
    SLICE_X0Y156         FDRE                                         r  DAC1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.189    12.246    DAC1/clkD
    SLICE_X0Y156         FDRE                                         r  DAC1/data_in_reg[0]/C
                         clock pessimism              0.214    12.460    
                         clock uncertainty           -0.186    12.274    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.022    12.252    DAC1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.223ns (3.482%)  route 6.181ns (96.518%))
  Logic Levels:           0  
  Clock Path Skew:        3.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.339     3.874    ADC/clk_in
    SLICE_X0Y100         FDRE                                         r  ADC/ADC00_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  ADC/ADC00_out_reg[2]/Q
                         net (fo=2, routed)           6.181    10.278    DAC1/D[2]
    SLICE_X0Y152         FDRE                                         r  DAC1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.190    12.247    DAC1/clkD
    SLICE_X0Y152         FDRE                                         r  DAC1/data_in_reg[2]/C
                         clock pessimism              0.214    12.461    
                         clock uncertainty           -0.186    12.275    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.022    12.253    DAC1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.223ns (3.456%)  route 6.230ns (96.544%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 12.373 - 5.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.328     3.863    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.223     4.086 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=2, routed)           6.230    10.316    DAC1/D[7]
    SLICE_X0Y214         FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.316    12.373    DAC1/clkD
    SLICE_X0Y214         FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism              0.214    12.587    
                         clock uncertainty           -0.186    12.401    
    SLICE_X0Y214         FDRE (Setup_fdre_C_D)       -0.022    12.379    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.204ns (3.434%)  route 5.736ns (96.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.509     4.044    ADC/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.204     4.248 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=2, routed)           5.736     9.984    DAC1/D[4]
    SLICE_X0Y154         FDRE                                         r  DAC1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.589     8.910    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.190    12.247    DAC1/clkD
    SLICE_X0Y154         FDRE                                         r  DAC1/data_in_reg[4]/C
                         clock pessimism              0.214    12.461    
                         clock uncertainty           -0.186    12.275    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.105    12.170    DAC1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.124ns (3.114%)  route 3.858ns (96.886%))
  Logic Levels:           0  
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 8.479 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.885     2.131    ADC/clk_in
    SLICE_X0Y93          FDRE                                         r  ADC/ADC00_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  ADC/ADC00_out_reg[13]/Q
                         net (fo=3, routed)           3.858     6.113    DAC1/D[13]
    SLICE_X0Y212         FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     6.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.676     8.479    DAC1/clkD
    SLICE_X0Y212         FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.147     8.626    
                         clock uncertainty           -0.186     8.440    
    SLICE_X0Y212         FDRE (Setup_fdre_C_D)        0.006     8.446    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.124ns (3.181%)  route 3.774ns (96.819%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 8.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.947     2.193    ADC/clk_in
    SLICE_X0Y30          FDRE                                         r  ADC/ADC00_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.124     2.317 r  ADC/ADC00_out_reg[14]/Q
                         net (fo=3, routed)           3.774     6.091    DAC1/D[14]
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     6.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.716     8.519    DAC1/clkD
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.147     8.666    
                         clock uncertainty           -0.186     8.480    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.006     8.486    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.124ns (3.260%)  route 3.680ns (96.740%))
  Logic Levels:           0  
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 8.391 - 5.000 ) 
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.814     2.060    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.124     2.184 r  ADC/ADC00_out_reg[10]/Q
                         net (fo=2, routed)           3.680     5.864    DAC1/D[10]
    SLICE_X0Y172         FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     6.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.588     8.391    DAC1/clkD
    SLICE_X0Y172         FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.147     8.538    
                         clock uncertainty           -0.186     8.352    
    SLICE_X0Y172         FDRE (Setup_fdre_C_D)        0.006     8.358    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.124ns (3.220%)  route 3.727ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 8.482 - 5.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.804     2.050    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.124     2.174 r  ADC/ADC00_out_reg[9]/Q
                         net (fo=2, routed)           3.727     5.901    DAC1/D[9]
    SLICE_X0Y243         FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.697     6.796    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.803 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          0.679     8.482    DAC1/clkD
    SLICE_X0Y243         FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.147     8.629    
                         clock uncertainty           -0.186     8.443    
    SLICE_X0Y243         FDRE (Setup_fdre_C_D)        0.006     8.449    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.178ns (3.940%)  route 4.340ns (96.060%))
  Logic Levels:           0  
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.892ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[6]/Q
                         net (fo=2, routed)           4.340     8.045    DAC1/D[6]
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.326     7.892    DAC1/clkD
    SLICE_X0Y162         FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism             -0.214     7.678    
                         clock uncertainty            0.186     7.864    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.108     7.972    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.972    
                         arrival time                           8.045    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.178ns (3.702%)  route 4.630ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.045ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.194     3.515    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.178     3.693 r  ADC/ADC00_out_reg[5]/Q
                         net (fo=2, routed)           4.630     8.323    DAC1/D[5]
    SLICE_X0Y218         FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.479     8.045    DAC1/clkD
    SLICE_X0Y218         FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism             -0.214     7.831    
                         clock uncertainty            0.186     8.017    
    SLICE_X0Y218         FDRE (Hold_fdre_C_D)         0.108     8.125    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.125    
                         arrival time                           8.323    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.178ns (3.791%)  route 4.517ns (96.209%))
  Logic Levels:           0  
  Clock Path Skew:        4.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.241ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.543     3.864    ADC/clk_in
    SLICE_X0Y36          FDRE                                         r  ADC/ADC00_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.178     4.042 r  ADC/ADC00_out_reg[15]/Q
                         net (fo=3, routed)           4.517     8.559    DAC1/D[15]
    SLICE_X0Y34          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.675     8.241    DAC1/clkD
    SLICE_X0Y34          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism             -0.214     8.027    
                         clock uncertainty            0.186     8.213    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.108     8.321    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.321    
                         arrival time                           8.559    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.178ns (3.638%)  route 4.715ns (96.362%))
  Logic Levels:           0  
  Clock Path Skew:        4.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.055ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.197     3.518    ADC/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC/ADC00_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.178     3.696 r  ADC/ADC00_out_reg[9]/Q
                         net (fo=2, routed)           4.715     8.411    DAC1/D[9]
    SLICE_X0Y243         FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.489     8.055    DAC1/clkD
    SLICE_X0Y243         FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism             -0.214     7.841    
                         clock uncertainty            0.186     8.027    
    SLICE_X0Y243         FDRE (Hold_fdre_C_D)         0.108     8.135    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.135    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.178ns (3.904%)  route 4.382ns (96.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.887ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.369     3.690    ADC/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC/ADC00_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.178     3.868 r  ADC/ADC00_out_reg[12]/Q
                         net (fo=3, routed)           4.382     8.250    DAC1/D[12]
    SLICE_X0Y166         FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.321     7.887    DAC1/clkD
    SLICE_X0Y166         FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.214     7.673    
                         clock uncertainty            0.186     7.859    
    SLICE_X0Y166         FDRE (Hold_fdre_C_D)         0.108     7.967    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.967    
                         arrival time                           8.250    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.178ns (3.770%)  route 4.544ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.885ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC/ADC00_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[8]/Q
                         net (fo=2, routed)           4.544     8.249    DAC1/D[8]
    SLICE_X0Y168         FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.319     7.885    DAC1/clkD
    SLICE_X0Y168         FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism             -0.214     7.671    
                         clock uncertainty            0.186     7.857    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.108     7.965    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.965    
                         arrival time                           8.249    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.178ns (3.565%)  route 4.816ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        4.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.052ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.194     3.515    ADC/clk_in
    SLICE_X0Y128         FDRE                                         r  ADC/ADC00_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.178     3.693 r  ADC/ADC00_out_reg[1]/Q
                         net (fo=2, routed)           4.816     8.509    DAC1/D[1]
    SLICE_X0Y237         FDRE                                         r  DAC1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.486     8.052    DAC1/clkD
    SLICE_X0Y237         FDRE                                         r  DAC1/data_in_reg[1]/C
                         clock pessimism             -0.214     7.838    
                         clock uncertainty            0.186     8.024    
    SLICE_X0Y237         FDRE (Hold_fdre_C_D)         0.108     8.132    DAC1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.132    
                         arrival time                           8.509    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.178ns (3.668%)  route 4.675ns (96.332%))
  Logic Levels:           0  
  Clock Path Skew:        4.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.880ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.206     3.527    ADC/clk_in
    SLICE_X0Y102         FDRE                                         r  ADC/ADC00_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  ADC/ADC00_out_reg[10]/Q
                         net (fo=2, routed)           4.675     8.380    DAC1/D[10]
    SLICE_X0Y172         FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.314     7.880    DAC1/clkD
    SLICE_X0Y172         FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism             -0.214     7.666    
                         clock uncertainty            0.186     7.852    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.108     7.960    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.960    
                         arrival time                           8.380    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.178ns (3.548%)  route 4.839ns (96.452%))
  Logic Levels:           0  
  Clock Path Skew:        4.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.247ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.538     3.859    ADC/clk_in
    SLICE_X0Y30          FDRE                                         r  ADC/ADC00_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.178     4.037 r  ADC/ADC00_out_reg[14]/Q
                         net (fo=3, routed)           4.839     8.876    DAC1/D[14]
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.681     8.247    DAC1/clkD
    SLICE_X0Y8           FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism             -0.214     8.033    
                         clock uncertainty            0.186     8.219    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.108     8.327    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.327    
                         arrival time                           8.876    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.178ns (3.521%)  route 4.878ns (96.479%))
  Logic Levels:           0  
  Clock Path Skew:        4.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.052ns
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.376     3.697    ADC/clk_in
    SLICE_X0Y93          FDRE                                         r  ADC/ADC00_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.178     3.875 r  ADC/ADC00_out_reg[13]/Q
                         net (fo=3, routed)           4.878     8.753    DAC1/D[13]
    SLICE_X0Y212         FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.747     4.282    DAC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=33, routed)          1.486     8.052    DAC1/clkD
    SLICE_X0Y212         FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism             -0.214     7.838    
                         clock uncertainty            0.186     8.024    
    SLICE_X0Y212         FDRE (Hold_fdre_C_D)         0.108     8.132    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.132    
                         arrival time                           8.753    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.223ns (4.252%)  route 5.021ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         5.021     9.170    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.808    
                         clock uncertainty           -0.194    16.615    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.172    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.172    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.223ns (4.368%)  route 4.882ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         4.882     9.031    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 ADC/FR0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.309ns (5.978%)  route 4.860ns (94.022%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.337     3.872    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  ADC/FR0_out_reg[0]/Q
                         net (fo=1, routed)           2.346     6.442    ADC/FR0_out[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.043     6.485 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           2.514     8.999    ADC/BS_state0_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I3_O)        0.043     9.042 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.042    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.314    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.314    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.223ns (5.515%)  route 3.821ns (94.485%))
  Logic Levels:           0  
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.821     7.969    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.474    
                         clock uncertainty           -0.194    16.281    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.838    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.159ns (5.518%)  route 2.723ns (94.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.124     2.179 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         2.723     4.902    ADC/rst_in
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.035     4.937 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.937    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593    11.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    11.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557    12.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612    12.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.147    13.084    
                         clock uncertainty           -0.194    12.891    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.032    12.923    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.160ns (5.551%)  route 2.723ns (94.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.124     2.179 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         2.723     4.902    ADC/rst_in
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.036     4.938 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     4.938    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593    11.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    11.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557    12.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612    12.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.147    13.084    
                         clock uncertainty           -0.194    12.891    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.049    12.940    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.159ns (5.675%)  route 2.643ns (94.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.124     2.179 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         2.643     4.822    ADC/rst_in
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.035     4.857 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     4.857    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373    10.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    11.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593    11.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    11.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557    12.299    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.325 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           0.612    12.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism              0.147    13.084    
                         clock uncertainty           -0.194    12.891    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.031    12.922    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  8.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.214ns (5.982%)  route 3.364ns (94.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.364     7.124    ADC/rst_in
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.036     7.160 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.160    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.160    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.214ns (5.983%)  route 3.363ns (94.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.363     7.123    ADC/rst_in
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.036     7.159 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     7.159    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.153     7.014    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -7.014    
                         arrival time                           7.159    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.214ns (5.800%)  route 3.476ns (94.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.476     7.236    ADC/rst_in
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.036     7.272 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.272    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.272    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.222ns (6.004%)  route 3.476ns (93.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.476     7.236    ADC/rst_in
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.044     7.280 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.280    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.160     7.021    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.021    
                         arrival time                           7.280    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.178ns (5.212%)  route 3.238ns (94.788%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.882ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.238     6.998    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.338     6.882    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.668    
                         clock uncertainty            0.194     6.862    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     6.716    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -6.716    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.178ns (4.116%)  route 4.146ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.224ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         4.146     7.906    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.010    
                         clock uncertainty            0.194     7.204    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.058    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.906    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.178ns (4.010%)  route 4.261ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        3.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.217ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         4.261     8.021    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=7, routed)           1.673     7.217    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.003    
                         clock uncertainty            0.194     7.197    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.051    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.051    
                         arrival time                           8.021    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.223ns (13.147%)  route 1.473ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.473     5.622    DAC0/rst_in
    SLICE_X24Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X24Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X24Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.223ns (13.147%)  route 1.473ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.473     5.622    DAC0/rst_in
    SLICE_X24Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X24Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X24Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.223ns (13.147%)  route 1.473ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.473     5.622    DAC0/rst_in
    SLICE_X24Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X24Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X24Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.223ns (13.147%)  route 1.473ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.473     5.622    DAC0/rst_in
    SLICE_X24Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X24Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X24Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.223ns (13.163%)  route 1.471ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.471     5.619    DAC0/rst_in
    SLICE_X25Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X25Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.223ns (13.163%)  route 1.471ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.471     5.619    DAC0/rst_in
    SLICE_X25Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X25Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.223ns (13.163%)  route 1.471ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.471     5.619    DAC0/rst_in
    SLICE_X25Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X25Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/spi_trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.223ns (13.163%)  route 1.471ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.471     5.619    DAC0/rst_in
    SLICE_X25Y85         FDCE                                         f  DAC0/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X25Y85         FDCE                                         r  DAC0/spi_trigger_reg/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.223ns (14.986%)  route 1.265ns (85.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.265     5.413    DAC0/rst_in
    SLICE_X26Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X26Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X26Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.223ns (14.986%)  route 1.265ns (85.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 13.593 - 10.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.390     3.925    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     4.148 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         1.265     5.413    DAC0/rst_in
    SLICE_X26Y85         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.272    13.593    DAC0/CLK
    SLICE_X26Y85         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.302    13.895    
                         clock uncertainty           -0.035    13.860    
    SLICE_X26Y85         FDCE (Recov_fdce_C_CLR)     -0.212    13.648    DAC0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  8.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.222%)  route 0.162ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.162     1.954    ADC/rst_in
    SLICE_X24Y74         FDPE                                         f  ADC/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    ADC/clk_in
    SLICE_X24Y74         FDPE                                         r  ADC/counter_f_reg[1]/C
                         clock pessimism             -0.335     1.720    
    SLICE_X24Y74         FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    ADC/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.222%)  route 0.162ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.162     1.954    ADC/rst_in
    SLICE_X24Y74         FDPE                                         f  ADC/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    ADC/clk_in
    SLICE_X24Y74         FDPE                                         r  ADC/counter_f_reg[3]/C
                         clock pessimism             -0.335     1.720    
    SLICE_X24Y74         FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    ADC/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.222%)  route 0.162ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.162     1.954    ADC/rst_in
    SLICE_X24Y74         FDPE                                         f  ADC/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    ADC/clk_in
    SLICE_X24Y74         FDPE                                         r  ADC/counter_f_reg[4]/C
                         clock pessimism             -0.335     1.720    
    SLICE_X24Y74         FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    ADC/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.222%)  route 0.162ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.162     1.954    ADC/rst_in
    SLICE_X24Y74         FDPE                                         f  ADC/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    ADC/clk_in
    SLICE_X24Y74         FDPE                                         r  ADC/counter_f_reg[6]/C
                         clock pessimism             -0.335     1.720    
    SLICE_X24Y74         FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    ADC/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[7]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.222%)  route 0.162ns (61.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.162     1.954    ADC/rst_in
    SLICE_X24Y74         FDPE                                         f  ADC/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    ADC/clk_in
    SLICE_X24Y74         FDPE                                         r  ADC/counter_f_reg[7]/C
                         clock pessimism             -0.335     1.720    
    SLICE_X24Y74         FDPE (Remov_fdpe_C_PRE)     -0.072     1.648    ADC/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.608%)  route 0.227ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.227     2.019    ADC/rst_in
    SLICE_X24Y76         FDCE                                         f  ADC/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.810     2.056    ADC/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.335     1.721    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.069     1.652    ADC/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.608%)  route 0.227ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.227     2.019    ADC/rst_in
    SLICE_X24Y76         FDCE                                         f  ADC/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.810     2.056    ADC/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.335     1.721    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.069     1.652    ADC/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.608%)  route 0.227ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.227     2.019    ADC/rst_in
    SLICE_X24Y76         FDCE                                         f  ADC/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.810     2.056    ADC/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.335     1.721    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.069     1.652    ADC/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.608%)  route 0.227ns (69.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.227     2.019    ADC/rst_in
    SLICE_X24Y76         FDCE                                         f  ADC/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.810     2.056    ADC/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.335     1.721    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.069     1.652    ADC/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.899%)  route 0.224ns (69.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_inst/O
                         net (fo=197, routed)         0.593     1.692    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.792 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         0.224     2.016    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X29Y66         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.818     2.064    DAC0/AD_9783_SPI_inst/CLK
    SLICE_X29Y66         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.352     1.712    
    SLICE_X29Y66         FDCE (Remov_fdce_C_CLR)     -0.069     1.643    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.124ns (3.786%)  route 3.151ns (96.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 8.062 - 5.000 ) 
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_inst/O
                         net (fo=197, routed)         0.809     2.055    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.124     2.179 f  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         3.151     5.330    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     5.373 f  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.073    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.099 f  BUFG_inst/O
                         net (fo=197, routed)         0.593     6.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.742 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.557     7.299    ADC/clkENC_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     7.325 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           0.737     8.062    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.147     8.209    
                         clock uncertainty           -0.194     8.016    
    OLOGIC_X0Y42         ODDR (Recov_oddr_C_R)       -0.112     7.904    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.178ns (4.235%)  route 4.025ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.344ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_inst/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_inst/O
                         net (fo=197, routed)         1.261     3.582    startup_reset/CLK
    SLICE_X29Y74         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.178     3.760 r  startup_reset/rst_in_reg/Q
                         net (fo=184, routed)         4.025     7.785    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_inst/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_inst/O
                         net (fo=197, routed)         1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.436     5.451    ADC/clkENC_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.800     7.344    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.214     7.130    
                         clock uncertainty            0.194     7.324    
    OLOGIC_X0Y42         ODDR (Remov_oddr_C_R)        0.000     7.324    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -7.324    
                         arrival time                           7.785    
  -------------------------------------------------------------------
                         slack                                  0.461    





