.nh
.TH "FMINV" "7" " "  "instruction" "sve"
.SS FMINV
 Floating-point minimum recursive reduction to scalar

 Floating-point minimum horizontally over all lanes of a vector using a
 recursive pairwise reduction, and place the result in the SIMD&FP scalar
 destination register. Inactive elements in the source vector are treated as
 +Infinity.

 Status : Green

 Predicated : True

 takes_pred_movprfx : False



.SS SVE - A64 - fminv_v_p_z_
 
                                                                   
                                                                   
                                 16                                
                 24  22    19  17 |    13    10         5         0
                  |   |     |   | |     |     |         |         |
   0 1 1 0 0 1 0 1|. .|0 0 0|1 1|1|0 0 1|. . .|. . . . .|. . . . .|
                  |         |   |       |     |         |
                  `-size    |   |       `-Pg  `-Zn      `-Vd
                            |   `-opc<0>
                            `-opc<2:1>
  
  
 
.SS SVE
 
 FMINV   <V><d>, <Pg>, <Zn>.<T>
 
 if !HaveSVE() then UNDEFINED;
 if size == '00' then UNDEFINED;
 integer esize = 8 << UInt(size);
 integer g = UInt(Pg);
 integer n = UInt(Zn);
 integer d = UInt(Vd);
 
 CheckSVEEnabled();
 bits(PL) mask = P[g];
 bits(VL) operand = Z[n];
 bits(esize) identity = FPInfinity('0');
 
 V[d] = ReducePredicated(ReduceOp_FMIN, operand, mask, identity);
 

.SS Assembler Symbols

 <V>
  Encoded in size
  Is a width specifier,

  size <V>      
  00   RESERVED 
  01   H        
  10   S        
  11   D        

 <d>
  Encoded in Vd
  Is the number [0-31] of the destination SIMD&FP register, encoded in the "Vd"
  field.

 <Pg>
  Encoded in Pg
  Is the name of the governing scalable predicate register P0-P7, encoded in the
  "Pg" field.

 <Zn>
  Encoded in Zn
  Is the name of the source scalable vector register, encoded in the "Zn" field.

 <T>
  Encoded in size
  Is the size specifier,

  size <T>      
  00   RESERVED 
  01   H        
  10   S        
  11   D        



.SS Operation

 CheckSVEEnabled();
 bits(PL) mask = P[g];
 bits(VL) operand = Z[n];
 bits(esize) identity = FPInfinity('0');
 
 V[d] = ReducePredicated(ReduceOp_FMIN, operand, mask, identity);

