#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14be06e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14be07010 .scope module, "blocking_test" "blocking_test" 3 3;
 .timescale -9 -12;
v0x14be17860_0 .var "a", 0 0;
v0x14be17910_0 .net "b", 3 0, v0x14be17500_0;  1 drivers
v0x14be179a0_0 .net "c", 3 0, v0x14be175a0_0;  1 drivers
v0x14be17a70_0 .var "clk", 0 0;
v0x14be17b20_0 .net "d", 3 0, v0x14be176f0_0;  1 drivers
S_0x14be07190 .scope module, "u_blocking" "blocking" 3 8, 4 1 0, S_0x14be07010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 4 "b";
    .port_info 3 /OUTPUT 4 "c";
    .port_info 4 /OUTPUT 4 "d";
v0x14be07450_0 .net "a", 0 0, v0x14be17860_0;  1 drivers
v0x14be17500_0 .var "b", 3 0;
v0x14be175a0_0 .var "c", 3 0;
v0x14be17650_0 .net "clk", 0 0, v0x14be17a70_0;  1 drivers
v0x14be176f0_0 .var "d", 3 0;
E_0x14be07400 .event posedge, v0x14be17650_0;
    .scope S_0x14be07190;
T_0 ;
    %wait E_0x14be07400;
    %load/vec4 v0x14be07450_0;
    %pad/u 4;
    %store/vec4 v0x14be17500_0, 0, 4;
    %load/vec4 v0x14be17500_0;
    %store/vec4 v0x14be175a0_0, 0, 4;
    %load/vec4 v0x14be175a0_0;
    %store/vec4 v0x14be176f0_0, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14be07010;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be17a70_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0x14be17a70_0;
    %inv;
    %store/vec4 v0x14be17a70_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x14be07010;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be17860_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be17860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be17860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14be17860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14be17860_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x14be07010;
T_3 ;
    %vpi_call/w 3 38 "$monitor", "Time=%0t | clk=%b | a=%b | b=%d | c=%d | d=%d", $time, v0x14be17a70_0, v0x14be17860_0, v0x14be17910_0, v0x14be179a0_0, v0x14be17b20_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14be07010;
T_4 ;
    %vpi_call/w 3 45 "$dumpfile", "blocking_wave.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14be07010 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/blocking_test.v";
    "/Users/wr80340/WorkSpace/verilog/blocking.v";
