{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600851941067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600851941079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 12:05:40 2020 " "Processing started: Wed Sep 23 12:05:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600851941079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851941079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_cv -c de0_cv " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_cv -c de0_cv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851941079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600851941873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600851941873 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SM_GPIO_WIDTH de0_cv.v(62) " "Verilog HDL Compiler Directive warning at de0_cv.v(62): text macro \"SM_GPIO_WIDTH\" is undefined" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 62 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1600851960932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 de0_cv.v(92) " "Verilog HDL Expression warning at de0_cv.v(92): truncated literal to match 4 bits" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1600851960932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_cv " "Found entity 1: de0_cv" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851960935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_02/src/sm_cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file /repos/hse_spds_labs/lab_02/src/sm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_cpu " "Found entity 1: sm_cpu" {  } { { "../../../src/sm_cpu.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_cpu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960942 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_control " "Found entity 2: sm_control" {  } { { "../../../src/sm_cpu.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_cpu.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960942 ""} { "Info" "ISGN_ENTITY_NAME" "3 sm_alu " "Found entity 3: sm_alu" {  } { { "../../../src/sm_cpu.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_cpu.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960942 ""} { "Info" "ISGN_ENTITY_NAME" "4 sm_register_file " "Found entity 4: sm_register_file" {  } { { "../../../src/sm_cpu.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_cpu.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851960942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_02/src/sm_hex_display.v 3 3 " "Found 3 design units, including 3 entities, in source file /repos/hse_spds_labs/lab_02/src/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Found entity 1: sm_hex_display" {  } { { "../../../src/sm_hex_display.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960947 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_hex_display_8 " "Found entity 2: sm_hex_display_8" {  } { { "../../../src/sm_hex_display.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_hex_display.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960947 ""} { "Info" "ISGN_ENTITY_NAME" "3 sm_hex_display_our " "Found entity 3: sm_hex_display_our" {  } { { "../../../src/sm_hex_display.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_hex_display.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851960947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_02/src/sm_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_02/src/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Found entity 1: sm_register" {  } { { "../../../src/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960952 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../../../src/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_register.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851960952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_02/src/sm_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_02/src/sm_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_rom " "Found entity 1: sm_rom" {  } { { "../../../src/sm_rom.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851960956 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SM_GPIO_WIDTH ../de0_cv.v 62 sm_config.vh(6) " "Verilog HDL macro warning at sm_config.vh(6): overriding existing definition for macro \"SM_GPIO_WIDTH\", which was defined in \"../de0_cv.v\", line 62" {  } { { "../../../src/sm_config.vh" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_config.vh" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1600851960961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_02/src/sm_top.v 3 3 " "Found 3 design units, including 3 entities, in source file /repos/hse_spds_labs/lab_02/src/sm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Found entity 1: sm_top" {  } { { "../../../src/sm_top.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960963 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_debouncer " "Found entity 2: sm_debouncer" {  } { { "../../../src/sm_top.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960963 ""} { "Info" "ISGN_ENTITY_NAME" "3 sm_clk_divider " "Found entity 3: sm_clk_divider" {  } { { "../../../src/sm_top.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600851960963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851960963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_cv " "Elaborating entity \"de0_cv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600851961036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 de0_cv.v(62) " "Verilog HDL assignment warning at de0_cv.v(62): truncated value with size 16 to match size of target (2)" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600851961038 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_cv.v(23) " "Output port \"DRAM_ADDR\" at de0_cv.v(23) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961038 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0_cv.v(24) " "Output port \"DRAM_BA\" at de0_cv.v(24) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961038 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de0_cv.v(35) " "Output port \"VGA_B\" at de0_cv.v(35) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961038 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de0_cv.v(36) " "Output port \"VGA_G\" at de0_cv.v(36) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de0_cv.v(38) " "Output port \"VGA_R\" at de0_cv.v(38) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_cv.v(25) " "Output port \"DRAM_CAS_N\" at de0_cv.v(25) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_cv.v(26) " "Output port \"DRAM_CKE\" at de0_cv.v(26) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_cv.v(27) " "Output port \"DRAM_CLK\" at de0_cv.v(27) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_cv.v(28) " "Output port \"DRAM_CS_N\" at de0_cv.v(28) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de0_cv.v(30) " "Output port \"DRAM_LDQM\" at de0_cv.v(30) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_cv.v(31) " "Output port \"DRAM_RAS_N\" at de0_cv.v(31) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de0_cv.v(32) " "Output port \"DRAM_UDQM\" at de0_cv.v(32) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_cv.v(33) " "Output port \"DRAM_WE_N\" at de0_cv.v(33) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de0_cv.v(37) " "Output port \"VGA_HS\" at de0_cv.v(37) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de0_cv.v(39) " "Output port \"VGA_VS\" at de0_cv.v(39) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de0_cv.v(46) " "Output port \"SD_CLK\" at de0_cv.v(46) has no driver" {  } { { "../de0_cv.v" "" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600851961039 "|de0_cv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_top sm_top:sm_top " "Elaborating entity \"sm_top\" for hierarchy \"sm_top:sm_top\"" {  } { { "../de0_cv.v" "sm_top" { Text "D:/repos/hse_spds_labs/lab_02/board/de0_cv/de0_cv.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_debouncer:f0 " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_debouncer:f0\"" {  } { { "../../../src/sm_top.v" "f0" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_debouncer:f1 " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_debouncer:f1\"" {  } { { "../../../src/sm_top.v" "f1" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_debouncer sm_top:sm_top\|sm_debouncer:f2 " "Elaborating entity \"sm_debouncer\" for hierarchy \"sm_top:sm_top\|sm_debouncer:f2\"" {  } { { "../../../src/sm_top.v" "f2" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_clk_divider sm_top:sm_top\|sm_clk_divider:sm_clk_divider " "Elaborating entity \"sm_clk_divider\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\"" {  } { { "../../../src/sm_top.v" "sm_clk_divider" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr " "Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\"" {  } { { "../../../src/sm_top.v" "r_cntr" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_rom sm_top:sm_top\|sm_rom:reset_rom " "Elaborating entity \"sm_rom\" for hierarchy \"sm_top:sm_top\|sm_rom:reset_rom\"" {  } { { "../../../src/sm_top.v" "reset_rom" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961077 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "program.hex sm_rom.v(14) " "Verilog HDL File I/O error at sm_rom.v(14): can't open Verilog Design File \"program.hex\"" {  } { { "../../../src/sm_rom.v" "" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_rom.v" 14 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961081 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sm_top:sm_top\|sm_rom:reset_rom " "Can't elaborate user hierarchy \"sm_top:sm_top\|sm_rom:reset_rom\"" {  } { { "../../../src/sm_top.v" "reset_rom" { Text "D:/repos/hse_spds_labs/lab_02/src/sm_top.v" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600851961081 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600851961308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 23 12:06:01 2020 " "Processing ended: Wed Sep 23 12:06:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600851961308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600851961308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600851961308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851961308 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600851962012 ""}
