// Seed: 3899508400
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5, id_6;
  integer id_7;
  wire id_8, id_9, id_10;
  wire id_11 = id_2;
  wire id_12, id_13;
  id_14(
      id_9, id_6
  );
endmodule
module module_1 ();
  bit id_2, id_3, id_4;
  assign id_1 = 1;
  always id_3 <= id_3;
  assign id_2 = id_1;
  tri0 id_5, id_6;
  reg id_7, id_8;
  wire id_9;
  assign id_2 = id_7;
  assign id_5 = -1;
  always $display(-1);
  wire id_10;
  tri  id_11 = -1'b0;
  module_0 modCall_1 (
      id_9,
      id_6
  );
endmodule
