Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 13:11:06 2024
| Host         : DESKTOP-O9DE27C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP1_control_sets_placed.rpt
| Design       : TOP1
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           12 |
| No           | No                    | Yes                    |              37 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |              57 |           18 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                    Enable Signal                    |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  maquina_estados/fsm_out_temporizador_reg_i_1_n_0 |                                                     |                                                   |                1 |              1 |         1.00 |
|  maquina_estados/fsm_out_contador_reg_i_2_n_0     |                                                     |                                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                    |                                                     | Dinero1/RESET                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                    | detectorflancos1/E[0]                               | Dinero1/RESET                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                    | detectorflancos4/sreg_reg[1]_0[0]                   | Dinero1/RESET                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                    | detectorflancos3/E[0]                               | Dinero1/RESET                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                    | maquina_estados/FSM_onehot_current_state[4]_i_1_n_0 | Dinero1/RESET                                     |                4 |              5 |         1.25 |
|  decoder1/reloj2                                  |                                                     | maquina_estados/AS[0]                             |                4 |              5 |         1.25 |
|  decoder1/reloj2                                  | maquina_estados/ce_display                          |                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                    | maquina_estados/E[0]                                | Dinero1/RESET                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                    | maquina_estados/ce_display                          | decoder1/reloj20                                  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                    |                                                     |                                                   |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG                                    |                                                     | maquina_estados/FSM_onehot_current_state_reg[3]_0 |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG                                    | temporizador1/Segundos[0]_i_1_n_0                   | maquina_estados/FSM_onehot_current_state_reg[3]_0 |                8 |             32 |         4.00 |
+---------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


