$date
	Sun Feb 11 18:53:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Counter_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clock $end
$scope module dut $end
$var wire 1 # clock $end
$var integer 32 $ counter [31:0] $end
$var reg 8 % data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
0"
bx !
$end
#1
b1 %
b1 !
b1 $
1"
1#
#2
0"
0#
#3
b10 %
b10 !
b10 $
1"
1#
#4
0"
0#
#5
b11 %
b11 !
b11 $
1"
1#
#6
0"
0#
#7
b100 %
b100 !
b100 $
1"
1#
#8
0"
0#
#9
b101 %
b101 !
b101 $
1"
1#
#10
0"
0#
#11
b110 %
b110 !
b110 $
1"
1#
#12
0"
0#
#13
b111 %
b111 !
b111 $
1"
1#
#14
0"
0#
#15
b1000 %
b1000 !
b1000 $
1"
1#
#16
0"
0#
#17
b1001 %
b1001 !
b1001 $
1"
1#
#18
0"
0#
#19
b1010 %
b1010 !
b1010 $
1"
1#
#20
0"
0#
#21
b0 %
b0 !
b0 $
1"
1#
#22
0"
0#
#23
b1 %
b1 !
b1 $
1"
1#
#24
0"
0#
#25
b10 %
b10 !
b10 $
1"
1#
#26
0"
0#
#27
b11 %
b11 !
b11 $
1"
1#
#28
0"
0#
#29
b100 %
b100 !
b100 $
1"
1#
#30
0"
0#
#31
b101 %
b101 !
b101 $
1"
1#
#32
0"
0#
#33
b110 %
b110 !
b110 $
1"
1#
#34
0"
0#
#35
b111 %
b111 !
b111 $
1"
1#
#36
0"
0#
#37
b1000 %
b1000 !
b1000 $
1"
1#
#38
0"
0#
#39
b1001 %
b1001 !
b1001 $
1"
1#
#40
0"
0#
