use bobbin_hal::configure::*;
use bobbin_hal::enabled::*;
use bobbin_hal::spi::*;
use spi_v1::*;
use bobbin_bits::*;

#[derive(Debug, PartialEq, Eq, Clone, Copy)]
pub enum FrameSize {
    Bits8 = 0,
    Bits16 = 1,
}

#[derive(Debug, Default)]
pub struct Config {    
    pub cr1: Cr1,
    pub cr2: Cr2,
}

impl Config {
    pub fn frame_size(self) -> FrameSize {
        match self.cr1.dff() {
            U1::B0 => FrameSize::Bits8,
            U1::B1 => FrameSize::Bits16,
        }
    }

    pub fn set_frame_size(mut self, value: FrameSize) -> Self {
        self.cr1 = self.cr1.set_dff(value as u8);
        self
    }

    pub fn baud_divider(self) -> U3 {
        self.cr1.br()
    }

    // Divide by 2^(n+1)
    pub fn set_baud_divider(mut self, value: U3) -> Self {
        self.cr1 = self.cr1.set_br(value);
        self
    }

    pub fn master(self) -> bool {
        self.cr1.test_mstr()
    }

    pub fn set_master(mut self, value: bool) -> Self {
        self.cr1 = self.cr1.set_mstr(value);
        self
    }

    pub fn cpol(self) -> bool {
        self.cr1.test_cpol()
    }

    pub fn set_cpol(mut self, value: bool) -> Self {
        self.cr1 = self.cr1.set_cpol(value);
        self
    }

    pub fn cpha(self) -> bool {
        self.cr1.test_cpha()
    }

    pub fn set_cpha(mut self, value: bool) -> Self {
        self.cr1 = self.cr1.set_cpha(value);
        self
    }

    pub fn set_msb_first(self) -> Self {
        self.cr1.set_lsbfirst(false);
        self
    }

    pub fn set_lsb_first(self) -> Self {
        self.cr1.set_lsbfirst(true);
        self
    }
}

impl Configure<Config> for SpiPeriph {
    fn config(&self) -> Config {
        Config {
            cr1: self.cr1(),
            cr2: self.cr2(),
        }
    }

    fn configure(&self, cfg: Config) -> &Self {
        self
            .set_cr1(|_| cfg.cr1)
            .set_cr2(|_| cfg.cr2);
        self
    }
}

impl Enabled for SpiPeriph {
    fn enabled(&self) -> bool {
        self.cr1().test_spe()
    }
    
    fn set_enabled(&self, value: bool) -> &Self {
        self.with_cr1(|r| r.set_spe(value));
        self
    }
}

impl SpiOutputEnabled for SpiPeriph {
    fn output_enabled(&self) -> bool {
        self.cr2().test_ssoe()
    }
    
    fn set_output_enabled(&self, value: bool) -> &Self {
        self.with_cr2(|r| r.set_ssoe(value));
        self
    }
}

impl SpiBusy for SpiPeriph {
    fn busy(&self) -> bool {
        self.sr().test_bsy()
    }
}

impl SpiCanTx for SpiPeriph {
    fn can_tx(&self) -> bool {
        self.sr().test_txe()
    }
}

impl SpiTx<u8> for SpiPeriph {
    fn tx(&self, value: u8) -> &Self {
        self.set_dr(|r| r.set_dr(value));
        self
    }
}

impl SpiTx<u16> for SpiPeriph {
    fn tx(&self, value: u16) -> &Self {
        self.dr().set_dr(value);
        self
    }
}

impl SpiCanRx for SpiPeriph {
    fn can_rx(&self) -> bool {
        self.sr().test_rxne()
    }
}

impl SpiRx<u8> for SpiPeriph {
    fn rx(&self) -> u8 {
        self.dr().dr().into()
    }
}

impl SpiRx<u16> for SpiPeriph {
    fn rx(&self) -> u16 {
        self.dr().dr().into()
    }
}

impl SpiRead for SpiPeriph {
    fn read(&self, rx: &mut[u8]) {
        for i in 0..rx.len() {
            while !self.can_tx() {}
            self.tx(0xffu8);
            while !self.can_rx() {}
            rx[i] = self.rx();
        }
    }
}

impl SpiWrite for SpiPeriph {
    fn write(&self, tx: &[u8]) {
        for i in 0..tx.len() {
            while !self.can_tx() {}
            self.tx(tx[i]);
            while !self.can_rx() {}
            let _: u8 = self.rx();
        }
    }
}

impl SpiTransfer for SpiPeriph {}