
stm32_periphral_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000448c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800454c  0800454c  0000554c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004610  08004610  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004610  08004610  00005610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004618  08004618  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004618  08004618  00005618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800461c  0800461c  0000561c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004620  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  2000005c  0800467c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  0800467c  000062b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b1e0  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001979  00000000  00000000  00011264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a00  00000000  00000000  00012be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007cf  00000000  00000000  000135e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013f2c  00000000  00000000  00013daf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d8ed  00000000  00000000  00027cdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079a87  00000000  00000000  000355c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af04f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002894  00000000  00000000  000af094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000b1928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004534 	.word	0x08004534

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08004534 	.word	0x08004534

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 f8ba 	bl	80005f0 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 f8b5 	bl	80005f0 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	d434      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 800048e:	469b      	mov	fp, r3
 8000490:	4653      	mov	r3, sl
 8000492:	465a      	mov	r2, fp
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83b      	bhi.n	800051c <__udivmoddi4+0xc4>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e079      	b.n	800059e <__udivmoddi4+0x146>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e076      	b.n	80005a4 <__udivmoddi4+0x14c>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e029      	b.n	8000524 <__udivmoddi4+0xcc>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	469b      	mov	fp, r3
 80004fc:	2320      	movs	r3, #32
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	4652      	mov	r2, sl
 8000502:	40da      	lsrs	r2, r3
 8000504:	4641      	mov	r1, r8
 8000506:	0013      	movs	r3, r2
 8000508:	464a      	mov	r2, r9
 800050a:	408a      	lsls	r2, r1
 800050c:	0017      	movs	r7, r2
 800050e:	4642      	mov	r2, r8
 8000510:	431f      	orrs	r7, r3
 8000512:	4653      	mov	r3, sl
 8000514:	4093      	lsls	r3, r2
 8000516:	001e      	movs	r6, r3
 8000518:	42af      	cmp	r7, r5
 800051a:	d9c3      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	4643      	mov	r3, r8
 8000526:	2b00      	cmp	r3, #0
 8000528:	d0d8      	beq.n	80004dc <__udivmoddi4+0x84>
 800052a:	07fb      	lsls	r3, r7, #31
 800052c:	0872      	lsrs	r2, r6, #1
 800052e:	431a      	orrs	r2, r3
 8000530:	4646      	mov	r6, r8
 8000532:	087b      	lsrs	r3, r7, #1
 8000534:	e00e      	b.n	8000554 <__udivmoddi4+0xfc>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d101      	bne.n	800053e <__udivmoddi4+0xe6>
 800053a:	42a2      	cmp	r2, r4
 800053c:	d80c      	bhi.n	8000558 <__udivmoddi4+0x100>
 800053e:	1aa4      	subs	r4, r4, r2
 8000540:	419d      	sbcs	r5, r3
 8000542:	2001      	movs	r0, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2100      	movs	r1, #0
 800054a:	3e01      	subs	r6, #1
 800054c:	1824      	adds	r4, r4, r0
 800054e:	414d      	adcs	r5, r1
 8000550:	2e00      	cmp	r6, #0
 8000552:	d006      	beq.n	8000562 <__udivmoddi4+0x10a>
 8000554:	42ab      	cmp	r3, r5
 8000556:	d9ee      	bls.n	8000536 <__udivmoddi4+0xde>
 8000558:	3e01      	subs	r6, #1
 800055a:	1924      	adds	r4, r4, r4
 800055c:	416d      	adcs	r5, r5
 800055e:	2e00      	cmp	r6, #0
 8000560:	d1f8      	bne.n	8000554 <__udivmoddi4+0xfc>
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	465b      	mov	r3, fp
 8000568:	1900      	adds	r0, r0, r4
 800056a:	4169      	adcs	r1, r5
 800056c:	2b00      	cmp	r3, #0
 800056e:	db24      	blt.n	80005ba <__udivmoddi4+0x162>
 8000570:	002b      	movs	r3, r5
 8000572:	465a      	mov	r2, fp
 8000574:	4644      	mov	r4, r8
 8000576:	40d3      	lsrs	r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	40e2      	lsrs	r2, r4
 800057c:	001c      	movs	r4, r3
 800057e:	465b      	mov	r3, fp
 8000580:	0015      	movs	r5, r2
 8000582:	2b00      	cmp	r3, #0
 8000584:	db2a      	blt.n	80005dc <__udivmoddi4+0x184>
 8000586:	0026      	movs	r6, r4
 8000588:	409e      	lsls	r6, r3
 800058a:	0033      	movs	r3, r6
 800058c:	0026      	movs	r6, r4
 800058e:	4647      	mov	r7, r8
 8000590:	40be      	lsls	r6, r7
 8000592:	0032      	movs	r2, r6
 8000594:	1a80      	subs	r0, r0, r2
 8000596:	4199      	sbcs	r1, r3
 8000598:	9000      	str	r0, [sp, #0]
 800059a:	9101      	str	r1, [sp, #4]
 800059c:	e79e      	b.n	80004dc <__udivmoddi4+0x84>
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d8bc      	bhi.n	800051c <__udivmoddi4+0xc4>
 80005a2:	e782      	b.n	80004aa <__udivmoddi4+0x52>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	2100      	movs	r1, #0
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	2200      	movs	r2, #0
 80005ae:	9100      	str	r1, [sp, #0]
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	2201      	movs	r2, #1
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	9201      	str	r2, [sp, #4]
 80005b8:	e785      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005ba:	4642      	mov	r2, r8
 80005bc:	2320      	movs	r3, #32
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	002a      	movs	r2, r5
 80005c2:	4646      	mov	r6, r8
 80005c4:	409a      	lsls	r2, r3
 80005c6:	0023      	movs	r3, r4
 80005c8:	40f3      	lsrs	r3, r6
 80005ca:	4644      	mov	r4, r8
 80005cc:	4313      	orrs	r3, r2
 80005ce:	002a      	movs	r2, r5
 80005d0:	40e2      	lsrs	r2, r4
 80005d2:	001c      	movs	r4, r3
 80005d4:	465b      	mov	r3, fp
 80005d6:	0015      	movs	r5, r2
 80005d8:	2b00      	cmp	r3, #0
 80005da:	dad4      	bge.n	8000586 <__udivmoddi4+0x12e>
 80005dc:	4642      	mov	r2, r8
 80005de:	002f      	movs	r7, r5
 80005e0:	2320      	movs	r3, #32
 80005e2:	0026      	movs	r6, r4
 80005e4:	4097      	lsls	r7, r2
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	40de      	lsrs	r6, r3
 80005ea:	003b      	movs	r3, r7
 80005ec:	4333      	orrs	r3, r6
 80005ee:	e7cd      	b.n	800058c <__udivmoddi4+0x134>

080005f0 <__clzdi2>:
 80005f0:	b510      	push	{r4, lr}
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d103      	bne.n	80005fe <__clzdi2+0xe>
 80005f6:	f000 f807 	bl	8000608 <__clzsi2>
 80005fa:	3020      	adds	r0, #32
 80005fc:	e002      	b.n	8000604 <__clzdi2+0x14>
 80005fe:	0008      	movs	r0, r1
 8000600:	f000 f802 	bl	8000608 <__clzsi2>
 8000604:	bd10      	pop	{r4, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)

08000608 <__clzsi2>:
 8000608:	211c      	movs	r1, #28
 800060a:	2301      	movs	r3, #1
 800060c:	041b      	lsls	r3, r3, #16
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0xe>
 8000612:	0c00      	lsrs	r0, r0, #16
 8000614:	3910      	subs	r1, #16
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	4298      	cmp	r0, r3
 800061a:	d301      	bcc.n	8000620 <__clzsi2+0x18>
 800061c:	0a00      	lsrs	r0, r0, #8
 800061e:	3908      	subs	r1, #8
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0x22>
 8000626:	0900      	lsrs	r0, r0, #4
 8000628:	3904      	subs	r1, #4
 800062a:	a202      	add	r2, pc, #8	@ (adr r2, 8000634 <__clzsi2+0x2c>)
 800062c:	5c10      	ldrb	r0, [r2, r0]
 800062e:	1840      	adds	r0, r0, r1
 8000630:	4770      	bx	lr
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	02020304 	.word	0x02020304
 8000638:	01010101 	.word	0x01010101
	...

08000644 <HTS221_Read_Reg>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
HAL_StatusTypeDef HTS221_Read_Reg(uint8_t reg_addr, uint16_t size, uint8_t *data) {
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b086      	sub	sp, #24
 8000648:	af02      	add	r7, sp, #8
 800064a:	603a      	str	r2, [r7, #0]
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	1c02      	adds	r2, r0, #0
 8000650:	701a      	strb	r2, [r3, #0]
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	1c0a      	adds	r2, r1, #0
 8000656:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef res;

	res = HAL_I2C_Master_Transmit(&hi2c1, HTS221_ADDR, &reg_addr, 1, HAL_MAX_DELAY);
 8000658:	250f      	movs	r5, #15
 800065a:	197c      	adds	r4, r7, r5
 800065c:	1dfa      	adds	r2, r7, #7
 800065e:	4817      	ldr	r0, [pc, #92]	@ (80006bc <HTS221_Read_Reg+0x78>)
 8000660:	2301      	movs	r3, #1
 8000662:	425b      	negs	r3, r3
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2301      	movs	r3, #1
 8000668:	21be      	movs	r1, #190	@ 0xbe
 800066a:	f001 f82b 	bl	80016c4 <HAL_I2C_Master_Transmit>
 800066e:	0003      	movs	r3, r0
 8000670:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 8000672:	197b      	adds	r3, r7, r5
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <HTS221_Read_Reg+0x3c>
 800067a:	197b      	adds	r3, r7, r5
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	e018      	b.n	80006b2 <HTS221_Read_Reg+0x6e>

	res = HAL_I2C_Master_Receive(&hi2c1, HTS221_ADDR, data, size, HAL_MAX_DELAY);
 8000680:	250f      	movs	r5, #15
 8000682:	197c      	adds	r4, r7, r5
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	8819      	ldrh	r1, [r3, #0]
 8000688:	683a      	ldr	r2, [r7, #0]
 800068a:	480c      	ldr	r0, [pc, #48]	@ (80006bc <HTS221_Read_Reg+0x78>)
 800068c:	2301      	movs	r3, #1
 800068e:	425b      	negs	r3, r3
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	000b      	movs	r3, r1
 8000694:	21be      	movs	r1, #190	@ 0xbe
 8000696:	f001 f93f 	bl	8001918 <HAL_I2C_Master_Receive>
 800069a:	0003      	movs	r3, r0
 800069c:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 800069e:	197b      	adds	r3, r7, r5
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d002      	beq.n	80006ac <HTS221_Read_Reg+0x68>
 80006a6:	197b      	adds	r3, r7, r5
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	e002      	b.n	80006b2 <HTS221_Read_Reg+0x6e>

	return res;
 80006ac:	230f      	movs	r3, #15
 80006ae:	18fb      	adds	r3, r7, r3
 80006b0:	781b      	ldrb	r3, [r3, #0]
}
 80006b2:	0018      	movs	r0, r3
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b004      	add	sp, #16
 80006b8:	bdb0      	pop	{r4, r5, r7, pc}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	20000078 	.word	0x20000078

080006c0 <HTS221_Write_Reg>:

HAL_StatusTypeDef HTS221_Write_Reg(uint8_t reg_addr, uint8_t data) {
 80006c0:	b5b0      	push	{r4, r5, r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af02      	add	r7, sp, #8
 80006c6:	0002      	movs	r2, r0
 80006c8:	1dfb      	adds	r3, r7, #7
 80006ca:	701a      	strb	r2, [r3, #0]
 80006cc:	1dbb      	adds	r3, r7, #6
 80006ce:	1c0a      	adds	r2, r1, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef res;

	uint8_t buf[2] = {reg_addr, data};
 80006d2:	210c      	movs	r1, #12
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	1dfa      	adds	r2, r7, #7
 80006d8:	7812      	ldrb	r2, [r2, #0]
 80006da:	701a      	strb	r2, [r3, #0]
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	1dba      	adds	r2, r7, #6
 80006e0:	7812      	ldrb	r2, [r2, #0]
 80006e2:	705a      	strb	r2, [r3, #1]

	res = HAL_I2C_Master_Transmit(&hi2c1, HTS221_ADDR, buf, 2, HAL_MAX_DELAY);
 80006e4:	250f      	movs	r5, #15
 80006e6:	197c      	adds	r4, r7, r5
 80006e8:	187a      	adds	r2, r7, r1
 80006ea:	480c      	ldr	r0, [pc, #48]	@ (800071c <HTS221_Write_Reg+0x5c>)
 80006ec:	2301      	movs	r3, #1
 80006ee:	425b      	negs	r3, r3
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	2302      	movs	r3, #2
 80006f4:	21be      	movs	r1, #190	@ 0xbe
 80006f6:	f000 ffe5 	bl	80016c4 <HAL_I2C_Master_Transmit>
 80006fa:	0003      	movs	r3, r0
 80006fc:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 80006fe:	197b      	adds	r3, r7, r5
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d002      	beq.n	800070c <HTS221_Write_Reg+0x4c>
 8000706:	197b      	adds	r3, r7, r5
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	e002      	b.n	8000712 <HTS221_Write_Reg+0x52>

	return res;
 800070c:	230f      	movs	r3, #15
 800070e:	18fb      	adds	r3, r7, r3
 8000710:	781b      	ldrb	r3, [r3, #0]
}
 8000712:	0018      	movs	r0, r3
 8000714:	46bd      	mov	sp, r7
 8000716:	b004      	add	sp, #16
 8000718:	bdb0      	pop	{r4, r5, r7, pc}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	20000078 	.word	0x20000078

08000720 <HTS221_Read_Temp_Coef>:

HAL_StatusTypeDef HTS221_Read_Temp_Coef(void) {
 8000720:	b5b0      	push	{r4, r5, r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
	uint8_t buf[4], T1T0_msb;
	int16_t T0_degC_x8, T1_degC_x8;

	//	reading fabric coefficient

	res = HTS221_Read_Reg(HTS221_ADDR_T0T1_degC_x8_LSB, 2, buf);
 8000726:	250f      	movs	r5, #15
 8000728:	197c      	adds	r4, r7, r5
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	001a      	movs	r2, r3
 800072e:	2102      	movs	r1, #2
 8000730:	20b2      	movs	r0, #178	@ 0xb2
 8000732:	f7ff ff87 	bl	8000644 <HTS221_Read_Reg>
 8000736:	0003      	movs	r3, r0
 8000738:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 800073a:	197b      	adds	r3, r7, r5
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d002      	beq.n	8000748 <HTS221_Read_Temp_Coef+0x28>
 8000742:	197b      	adds	r3, r7, r5
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	e06a      	b.n	800081e <HTS221_Read_Temp_Coef+0xfe>

	res = HTS221_Read_Reg(HTS221_ADDR_T0T1_MSB, 1, &T1T0_msb);
 8000748:	250f      	movs	r5, #15
 800074a:	197c      	adds	r4, r7, r5
 800074c:	1cfb      	adds	r3, r7, #3
 800074e:	001a      	movs	r2, r3
 8000750:	2101      	movs	r1, #1
 8000752:	2035      	movs	r0, #53	@ 0x35
 8000754:	f7ff ff76 	bl	8000644 <HTS221_Read_Reg>
 8000758:	0003      	movs	r3, r0
 800075a:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 800075c:	197b      	adds	r3, r7, r5
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d002      	beq.n	800076a <HTS221_Read_Temp_Coef+0x4a>
 8000764:	197b      	adds	r3, r7, r5
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	e059      	b.n	800081e <HTS221_Read_Temp_Coef+0xfe>

	T0_degC_x8 = (((uint16_t)T1T0_msb & 0x03) << 8) | ((uint16_t)buf[0]);
 800076a:	1cfb      	adds	r3, r7, #3
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	b21b      	sxth	r3, r3
 8000770:	021b      	lsls	r3, r3, #8
 8000772:	b21a      	sxth	r2, r3
 8000774:	23c0      	movs	r3, #192	@ 0xc0
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	4013      	ands	r3, r2
 800077a:	b219      	sxth	r1, r3
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21a      	sxth	r2, r3
 8000782:	200c      	movs	r0, #12
 8000784:	183b      	adds	r3, r7, r0
 8000786:	430a      	orrs	r2, r1
 8000788:	801a      	strh	r2, [r3, #0]
	T1_degC_x8 = (((uint16_t)T1T0_msb & 0x0C) << 6) | ((uint16_t)buf[1]);
 800078a:	1cfb      	adds	r3, r7, #3
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b21b      	sxth	r3, r3
 8000790:	019b      	lsls	r3, r3, #6
 8000792:	b21a      	sxth	r2, r3
 8000794:	23c0      	movs	r3, #192	@ 0xc0
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	4013      	ands	r3, r2
 800079a:	b219      	sxth	r1, r3
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	785b      	ldrb	r3, [r3, #1]
 80007a0:	b21a      	sxth	r2, r3
 80007a2:	240a      	movs	r4, #10
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	430a      	orrs	r2, r1
 80007a8:	801a      	strh	r2, [r3, #0]

	T0_degC = T0_degC_x8 >> 3;
 80007aa:	183b      	adds	r3, r7, r0
 80007ac:	2200      	movs	r2, #0
 80007ae:	5e9b      	ldrsh	r3, [r3, r2]
 80007b0:	10db      	asrs	r3, r3, #3
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <HTS221_Read_Temp_Coef+0x108>)
 80007b6:	801a      	strh	r2, [r3, #0]
	T1_degC = T1_degC_x8 >> 3;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2200      	movs	r2, #0
 80007bc:	5e9b      	ldrsh	r3, [r3, r2]
 80007be:	10db      	asrs	r3, r3, #3
 80007c0:	b21a      	sxth	r2, r3
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <HTS221_Read_Temp_Coef+0x10c>)
 80007c4:	801a      	strh	r2, [r3, #0]

	res = HTS221_Read_Reg(HTS221_ADDR_T0T1_OUT, 4, buf);
 80007c6:	250f      	movs	r5, #15
 80007c8:	197c      	adds	r4, r7, r5
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	001a      	movs	r2, r3
 80007ce:	2104      	movs	r1, #4
 80007d0:	20bc      	movs	r0, #188	@ 0xbc
 80007d2:	f7ff ff37 	bl	8000644 <HTS221_Read_Reg>
 80007d6:	0003      	movs	r3, r0
 80007d8:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 80007da:	197b      	adds	r3, r7, r5
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d002      	beq.n	80007e8 <HTS221_Read_Temp_Coef+0xc8>
 80007e2:	197b      	adds	r3, r7, r5
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	e01a      	b.n	800081e <HTS221_Read_Temp_Coef+0xfe>

	T0_OUT = (((uint16_t)buf[1]) << 8) | (uint16_t)buf[0];
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	785b      	ldrb	r3, [r3, #1]
 80007ec:	b21b      	sxth	r3, r3
 80007ee:	021b      	lsls	r3, r3, #8
 80007f0:	b21a      	sxth	r2, r3
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	4313      	orrs	r3, r2
 80007fa:	b21a      	sxth	r2, r3
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <HTS221_Read_Temp_Coef+0x110>)
 80007fe:	801a      	strh	r2, [r3, #0]
	T1_OUT = (((uint16_t)buf[3]) << 8) | (uint16_t)buf[2];
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	78db      	ldrb	r3, [r3, #3]
 8000804:	b21b      	sxth	r3, r3
 8000806:	021b      	lsls	r3, r3, #8
 8000808:	b21a      	sxth	r2, r3
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	789b      	ldrb	r3, [r3, #2]
 800080e:	b21b      	sxth	r3, r3
 8000810:	4313      	orrs	r3, r2
 8000812:	b21a      	sxth	r2, r3
 8000814:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <HTS221_Read_Temp_Coef+0x114>)
 8000816:	801a      	strh	r2, [r3, #0]

	return res;
 8000818:	230f      	movs	r3, #15
 800081a:	18fb      	adds	r3, r7, r3
 800081c:	781b      	ldrb	r3, [r3, #0]
}
 800081e:	0018      	movs	r0, r3
 8000820:	46bd      	mov	sp, r7
 8000822:	b004      	add	sp, #16
 8000824:	bdb0      	pop	{r4, r5, r7, pc}
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	20000154 	.word	0x20000154
 800082c:	20000156 	.word	0x20000156
 8000830:	2000015a 	.word	0x2000015a
 8000834:	20000158 	.word	0x20000158

08000838 <HTS221_Read_Humi_Coef>:

HAL_StatusTypeDef HTS221_Read_Humi_Coef(void) {
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef res;
	uint8_t buf[2];

	//	reading fabric coefficient

	res = HTS221_Read_Reg(HTS221_ADDR_H0H1_RH_X2, 2, buf);
 800083e:	1dfc      	adds	r4, r7, #7
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	001a      	movs	r2, r3
 8000844:	2102      	movs	r1, #2
 8000846:	20b0      	movs	r0, #176	@ 0xb0
 8000848:	f7ff fefc 	bl	8000644 <HTS221_Read_Reg>
 800084c:	0003      	movs	r3, r0
 800084e:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d002      	beq.n	800085e <HTS221_Read_Humi_Coef+0x26>
 8000858:	1dfb      	adds	r3, r7, #7
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	e045      	b.n	80008ea <HTS221_Read_Humi_Coef+0xb2>

	H0_rh = buf[0] >> 1;
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	085b      	lsrs	r3, r3, #1
 8000864:	b2db      	uxtb	r3, r3
 8000866:	b21a      	sxth	r2, r3
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <HTS221_Read_Humi_Coef+0xbc>)
 800086a:	801a      	strh	r2, [r3, #0]
	H1_rh = buf[1] >> 1;
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	785b      	ldrb	r3, [r3, #1]
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	b2db      	uxtb	r3, r3
 8000874:	b21a      	sxth	r2, r3
 8000876:	4b20      	ldr	r3, [pc, #128]	@ (80008f8 <HTS221_Read_Humi_Coef+0xc0>)
 8000878:	801a      	strh	r2, [r3, #0]

	res = HTS221_Read_Reg(HTS221_ADDR_H0_T0_OUT, 2, buf);
 800087a:	1dfc      	adds	r4, r7, #7
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	001a      	movs	r2, r3
 8000880:	2102      	movs	r1, #2
 8000882:	20b6      	movs	r0, #182	@ 0xb6
 8000884:	f7ff fede 	bl	8000644 <HTS221_Read_Reg>
 8000888:	0003      	movs	r3, r0
 800088a:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d002      	beq.n	800089a <HTS221_Read_Humi_Coef+0x62>
 8000894:	1dfb      	adds	r3, r7, #7
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	e027      	b.n	80008ea <HTS221_Read_Humi_Coef+0xb2>

	H0_T0_out = (uint16_t)(buf[1] << 8) | (uint16_t)buf[0];
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	785b      	ldrb	r3, [r3, #1]
 800089e:	021b      	lsls	r3, r3, #8
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	1d3a      	adds	r2, r7, #4
 80008a4:	7812      	ldrb	r2, [r2, #0]
 80008a6:	4313      	orrs	r3, r2
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b21a      	sxth	r2, r3
 80008ac:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <HTS221_Read_Humi_Coef+0xc4>)
 80008ae:	801a      	strh	r2, [r3, #0]

	res = HTS221_Read_Reg(HTS221_ADDR_H1_T0_OUT, 2, buf);
 80008b0:	1dfc      	adds	r4, r7, #7
 80008b2:	1d3b      	adds	r3, r7, #4
 80008b4:	001a      	movs	r2, r3
 80008b6:	2102      	movs	r1, #2
 80008b8:	20ba      	movs	r0, #186	@ 0xba
 80008ba:	f7ff fec3 	bl	8000644 <HTS221_Read_Reg>
 80008be:	0003      	movs	r3, r0
 80008c0:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d002      	beq.n	80008d0 <HTS221_Read_Humi_Coef+0x98>
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	e00c      	b.n	80008ea <HTS221_Read_Humi_Coef+0xb2>

	H1_T0_out = (uint16_t)(buf[1] << 8) | (uint16_t)buf[0];
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	785b      	ldrb	r3, [r3, #1]
 80008d4:	021b      	lsls	r3, r3, #8
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	1d3a      	adds	r2, r7, #4
 80008da:	7812      	ldrb	r2, [r2, #0]
 80008dc:	4313      	orrs	r3, r2
 80008de:	b29b      	uxth	r3, r3
 80008e0:	b21a      	sxth	r2, r3
 80008e2:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <HTS221_Read_Humi_Coef+0xc8>)
 80008e4:	801a      	strh	r2, [r3, #0]

	return res;
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
}
 80008ea:	0018      	movs	r0, r3
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b003      	add	sp, #12
 80008f0:	bd90      	pop	{r4, r7, pc}
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	2000015c 	.word	0x2000015c
 80008f8:	2000015e 	.word	0x2000015e
 80008fc:	20000160 	.word	0x20000160
 8000900:	20000162 	.word	0x20000162

08000904 <getTemperature>:

int16_t getTemperature(void) {
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
	int32_t T_degC;
	int16_t temp;

	//	read raw data

	res = HTS221_Read_Reg(HTS221_ADDR_T_OUT, 2, buf);
 800090a:	250f      	movs	r5, #15
 800090c:	197c      	adds	r4, r7, r5
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	001a      	movs	r2, r3
 8000912:	2102      	movs	r1, #2
 8000914:	20aa      	movs	r0, #170	@ 0xaa
 8000916:	f7ff fe95 	bl	8000644 <HTS221_Read_Reg>
 800091a:	0003      	movs	r3, r0
 800091c:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 800091e:	197b      	adds	r3, r7, r5
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d003      	beq.n	800092e <getTemperature+0x2a>
 8000926:	197b      	adds	r3, r7, r5
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b21b      	sxth	r3, r3
 800092c:	e042      	b.n	80009b4 <getTemperature+0xb0>

	T_OUT = (((uint16_t)buf[1]) << 8) | (uint16_t)buf[0];
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	785b      	ldrb	r3, [r3, #1]
 8000932:	b21b      	sxth	r3, r3
 8000934:	021b      	lsls	r3, r3, #8
 8000936:	b219      	sxth	r1, r3
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	b21a      	sxth	r2, r3
 800093e:	200c      	movs	r0, #12
 8000940:	183b      	adds	r3, r7, r0
 8000942:	430a      	orrs	r2, r1
 8000944:	801a      	strh	r2, [r3, #0]

	//	counting temperature

	T_degC = ((int32_t)(T_OUT - T0_OUT)) * ((int32_t)(T1_degC - T0_degC) * 10);
 8000946:	4b1d      	ldr	r3, [pc, #116]	@ (80009bc <getTemperature+0xb8>)
 8000948:	2200      	movs	r2, #0
 800094a:	5e9b      	ldrsh	r3, [r3, r2]
 800094c:	001a      	movs	r2, r3
 800094e:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <getTemperature+0xbc>)
 8000950:	2100      	movs	r1, #0
 8000952:	5e5b      	ldrsh	r3, [r3, r1]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	183a      	adds	r2, r7, r0
 8000958:	2100      	movs	r1, #0
 800095a:	5e52      	ldrsh	r2, [r2, r1]
 800095c:	4919      	ldr	r1, [pc, #100]	@ (80009c4 <getTemperature+0xc0>)
 800095e:	2000      	movs	r0, #0
 8000960:	5e09      	ldrsh	r1, [r1, r0]
 8000962:	1a52      	subs	r2, r2, r1
 8000964:	435a      	muls	r2, r3
 8000966:	0013      	movs	r3, r2
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	189b      	adds	r3, r3, r2
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	60bb      	str	r3, [r7, #8]
	temp = (T_degC / (T1_OUT - T0_OUT) + T0_degC * 10) / 10;
 8000970:	4b15      	ldr	r3, [pc, #84]	@ (80009c8 <getTemperature+0xc4>)
 8000972:	2200      	movs	r2, #0
 8000974:	5e9b      	ldrsh	r3, [r3, r2]
 8000976:	001a      	movs	r2, r3
 8000978:	4b12      	ldr	r3, [pc, #72]	@ (80009c4 <getTemperature+0xc0>)
 800097a:	2100      	movs	r1, #0
 800097c:	5e5b      	ldrsh	r3, [r3, r1]
 800097e:	1ad3      	subs	r3, r2, r3
 8000980:	0019      	movs	r1, r3
 8000982:	68b8      	ldr	r0, [r7, #8]
 8000984:	f7ff fc5c 	bl	8000240 <__divsi3>
 8000988:	0003      	movs	r3, r0
 800098a:	0019      	movs	r1, r3
 800098c:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <getTemperature+0xbc>)
 800098e:	2200      	movs	r2, #0
 8000990:	5e9b      	ldrsh	r3, [r3, r2]
 8000992:	001a      	movs	r2, r3
 8000994:	0013      	movs	r3, r2
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	189b      	adds	r3, r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	18cb      	adds	r3, r1, r3
 800099e:	210a      	movs	r1, #10
 80009a0:	0018      	movs	r0, r3
 80009a2:	f7ff fc4d 	bl	8000240 <__divsi3>
 80009a6:	0003      	movs	r3, r0
 80009a8:	001a      	movs	r2, r3
 80009aa:	1dbb      	adds	r3, r7, #6
 80009ac:	801a      	strh	r2, [r3, #0]

	return temp;
 80009ae:	1dbb      	adds	r3, r7, #6
 80009b0:	2200      	movs	r2, #0
 80009b2:	5e9b      	ldrsh	r3, [r3, r2]
}
 80009b4:	0018      	movs	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b004      	add	sp, #16
 80009ba:	bdb0      	pop	{r4, r5, r7, pc}
 80009bc:	20000156 	.word	0x20000156
 80009c0:	20000154 	.word	0x20000154
 80009c4:	2000015a 	.word	0x2000015a
 80009c8:	20000158 	.word	0x20000158

080009cc <getHumidity>:

int16_t getHumidity(void) {
 80009cc:	b5b0      	push	{r4, r5, r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
	int16_t hum;
	int16_t H_T_out;

	//	read raw data

	res = HTS221_Read_Reg(HTS221_ADDR_H_OUT, 2, buf);
 80009d2:	250d      	movs	r5, #13
 80009d4:	197c      	adds	r4, r7, r5
 80009d6:	003b      	movs	r3, r7
 80009d8:	001a      	movs	r2, r3
 80009da:	2102      	movs	r1, #2
 80009dc:	20a8      	movs	r0, #168	@ 0xa8
 80009de:	f7ff fe31 	bl	8000644 <HTS221_Read_Reg>
 80009e2:	0003      	movs	r3, r0
 80009e4:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 80009e6:	197b      	adds	r3, r7, r5
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d003      	beq.n	80009f6 <getHumidity+0x2a>
 80009ee:	197b      	adds	r3, r7, r5
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	b21b      	sxth	r3, r3
 80009f4:	e04f      	b.n	8000a96 <getHumidity+0xca>

	H_T_out = (((uint16_t)buf[1]) << 8) | (uint16_t)buf[0];
 80009f6:	003b      	movs	r3, r7
 80009f8:	785b      	ldrb	r3, [r3, #1]
 80009fa:	b21b      	sxth	r3, r3
 80009fc:	021b      	lsls	r3, r3, #8
 80009fe:	b219      	sxth	r1, r3
 8000a00:	003b      	movs	r3, r7
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	b21a      	sxth	r2, r3
 8000a06:	200a      	movs	r0, #10
 8000a08:	183b      	adds	r3, r7, r0
 8000a0a:	430a      	orrs	r2, r1
 8000a0c:	801a      	strh	r2, [r3, #0]

	//	counting humidity

	H_rh = ((int32_t)(H_T_out - H0_T0_out)) * ((int32_t)(H1_rh - H0_rh) * 10);
 8000a0e:	4b24      	ldr	r3, [pc, #144]	@ (8000aa0 <getHumidity+0xd4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	5e9b      	ldrsh	r3, [r3, r2]
 8000a14:	001a      	movs	r2, r3
 8000a16:	4b23      	ldr	r3, [pc, #140]	@ (8000aa4 <getHumidity+0xd8>)
 8000a18:	2100      	movs	r1, #0
 8000a1a:	5e5b      	ldrsh	r3, [r3, r1]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	183a      	adds	r2, r7, r0
 8000a20:	2100      	movs	r1, #0
 8000a22:	5e52      	ldrsh	r2, [r2, r1]
 8000a24:	4920      	ldr	r1, [pc, #128]	@ (8000aa8 <getHumidity+0xdc>)
 8000a26:	2000      	movs	r0, #0
 8000a28:	5e09      	ldrsh	r1, [r1, r0]
 8000a2a:	1a52      	subs	r2, r2, r1
 8000a2c:	435a      	muls	r2, r3
 8000a2e:	0013      	movs	r3, r2
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	189b      	adds	r3, r3, r2
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	607b      	str	r3, [r7, #4]
	hum = ((uint16_t)(H_rh / (H1_T0_out - H0_T0_out) + H0_rh * 10)) / 10;
 8000a38:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <getHumidity+0xe0>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	5e9b      	ldrsh	r3, [r3, r2]
 8000a3e:	001a      	movs	r2, r3
 8000a40:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <getHumidity+0xdc>)
 8000a42:	2100      	movs	r1, #0
 8000a44:	5e5b      	ldrsh	r3, [r3, r1]
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	0019      	movs	r1, r3
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff fbf8 	bl	8000240 <__divsi3>
 8000a50:	0003      	movs	r3, r0
 8000a52:	b29a      	uxth	r2, r3
 8000a54:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <getHumidity+0xd8>)
 8000a56:	2100      	movs	r1, #0
 8000a58:	5e5b      	ldrsh	r3, [r3, r1]
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	1c19      	adds	r1, r3, #0
 8000a5e:	0089      	lsls	r1, r1, #2
 8000a60:	18cb      	adds	r3, r1, r3
 8000a62:	18db      	adds	r3, r3, r3
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	18d3      	adds	r3, r2, r3
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	210a      	movs	r1, #10
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f7ff fb5d 	bl	800012c <__udivsi3>
 8000a72:	0003      	movs	r3, r0
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	210e      	movs	r1, #14
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	801a      	strh	r2, [r3, #0]

	//	in case of overflow

	if(hum > 100) hum = 100;
 8000a7c:	000a      	movs	r2, r1
 8000a7e:	18bb      	adds	r3, r7, r2
 8000a80:	2100      	movs	r1, #0
 8000a82:	5e5b      	ldrsh	r3, [r3, r1]
 8000a84:	2b64      	cmp	r3, #100	@ 0x64
 8000a86:	dd02      	ble.n	8000a8e <getHumidity+0xc2>
 8000a88:	18bb      	adds	r3, r7, r2
 8000a8a:	2264      	movs	r2, #100	@ 0x64
 8000a8c:	801a      	strh	r2, [r3, #0]

	return hum;
 8000a8e:	230e      	movs	r3, #14
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	2200      	movs	r2, #0
 8000a94:	5e9b      	ldrsh	r3, [r3, r2]
}
 8000a96:	0018      	movs	r0, r3
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b004      	add	sp, #16
 8000a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8000a9e:	46c0      	nop			@ (mov r8, r8)
 8000aa0:	2000015e 	.word	0x2000015e
 8000aa4:	2000015c 	.word	0x2000015c
 8000aa8:	20000160 	.word	0x20000160
 8000aac:	20000162 	.word	0x20000162

08000ab0 <HTS221_Init>:

HAL_StatusTypeDef HTS221_Init(void) {
 8000ab0:	b590      	push	{r4, r7, lr}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef res;

	res =  HTS221_Write_Reg(HTS221_ADDR_CTRL1, POWER_DOWN);
 8000ab6:	1dfc      	adds	r4, r7, #7
 8000ab8:	2100      	movs	r1, #0
 8000aba:	2020      	movs	r0, #32
 8000abc:	f7ff fe00 	bl	80006c0 <HTS221_Write_Reg>
 8000ac0:	0003      	movs	r3, r0
 8000ac2:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 8000ac4:	1dfb      	adds	r3, r7, #7
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d002      	beq.n	8000ad2 <HTS221_Init+0x22>
 8000acc:	1dfb      	adds	r3, r7, #7
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	e00f      	b.n	8000af2 <HTS221_Init+0x42>

	res = HTS221_Write_Reg(HTS221_ADDR_CTRL1, POWER_UP_CTRL1_1HZ);
 8000ad2:	1dfc      	adds	r4, r7, #7
 8000ad4:	2185      	movs	r1, #133	@ 0x85
 8000ad6:	2020      	movs	r0, #32
 8000ad8:	f7ff fdf2 	bl	80006c0 <HTS221_Write_Reg>
 8000adc:	0003      	movs	r3, r0
 8000ade:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) return res;
 8000ae0:	1dfb      	adds	r3, r7, #7
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d002      	beq.n	8000aee <HTS221_Init+0x3e>
 8000ae8:	1dfb      	adds	r3, r7, #7
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	e001      	b.n	8000af2 <HTS221_Init+0x42>

	return res;
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	781b      	ldrb	r3, [r3, #0]
}
 8000af2:	0018      	movs	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b003      	add	sp, #12
 8000af8:	bd90      	pop	{r4, r7, pc}
	...

08000afc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000afc:	b5b0      	push	{r4, r5, r7, lr}
 8000afe:	b08e      	sub	sp, #56	@ 0x38
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b02:	f000 fa7b 	bl	8000ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b06:	f000 f855 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b0a:	f000 f931 	bl	8000d70 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b0e:	f000 f8bf 	bl	8000c90 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000b12:	f000 f8fd 	bl	8000d10 <MX_USART1_UART_Init>
  HAL_StatusTypeDef res;
  uint8_t buf[50];

  //	HTS221 initialization

  res = HTS221_Init();
 8000b16:	2537      	movs	r5, #55	@ 0x37
 8000b18:	197c      	adds	r4, r7, r5
 8000b1a:	f7ff ffc9 	bl	8000ab0 <HTS221_Init>
 8000b1e:	0003      	movs	r3, r0
 8000b20:	7023      	strb	r3, [r4, #0]
  if (res != HAL_OK) return res;
 8000b22:	002a      	movs	r2, r5
 8000b24:	18bb      	adds	r3, r7, r2
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d002      	beq.n	8000b32 <main+0x36>
 8000b2c:	18bb      	adds	r3, r7, r2
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	e037      	b.n	8000ba2 <main+0xa6>

  //	reading fabric coefficient

  res = HTS221_Read_Temp_Coef();
 8000b32:	2537      	movs	r5, #55	@ 0x37
 8000b34:	197c      	adds	r4, r7, r5
 8000b36:	f7ff fdf3 	bl	8000720 <HTS221_Read_Temp_Coef>
 8000b3a:	0003      	movs	r3, r0
 8000b3c:	7023      	strb	r3, [r4, #0]
  if (res != HAL_OK) return res;
 8000b3e:	197b      	adds	r3, r7, r5
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d002      	beq.n	8000b4c <main+0x50>
 8000b46:	197b      	adds	r3, r7, r5
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	e02a      	b.n	8000ba2 <main+0xa6>

  res = HTS221_Read_Humi_Coef();
 8000b4c:	2537      	movs	r5, #55	@ 0x37
 8000b4e:	197c      	adds	r4, r7, r5
 8000b50:	f7ff fe72 	bl	8000838 <HTS221_Read_Humi_Coef>
 8000b54:	0003      	movs	r3, r0
 8000b56:	7023      	strb	r3, [r4, #0]
  if (res != HAL_OK) return res;
 8000b58:	197b      	adds	r3, r7, r5
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d002      	beq.n	8000b66 <main+0x6a>
 8000b60:	197b      	adds	r3, r7, r5
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	e01d      	b.n	8000ba2 <main+0xa6>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf((char *)buf, "Temperature: %dC\r\nHumidity: %d%%\r\n", getTemperature(), getHumidity());
 8000b66:	f7ff fecd 	bl	8000904 <getTemperature>
 8000b6a:	0003      	movs	r3, r0
 8000b6c:	001c      	movs	r4, r3
 8000b6e:	f7ff ff2d 	bl	80009cc <getHumidity>
 8000b72:	0003      	movs	r3, r0
 8000b74:	490d      	ldr	r1, [pc, #52]	@ (8000bac <main+0xb0>)
 8000b76:	1d38      	adds	r0, r7, #4
 8000b78:	0022      	movs	r2, r4
 8000b7a:	f003 f83f 	bl	8003bfc <siprintf>
	  HAL_UART_Transmit(&huart1, buf, strlen((char *)buf), HAL_MAX_DELAY);
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	0018      	movs	r0, r3
 8000b82:	f7ff fac1 	bl	8000108 <strlen>
 8000b86:	0003      	movs	r3, r0
 8000b88:	b29a      	uxth	r2, r3
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	425b      	negs	r3, r3
 8000b8e:	1d39      	adds	r1, r7, #4
 8000b90:	4807      	ldr	r0, [pc, #28]	@ (8000bb0 <main+0xb4>)
 8000b92:	f002 fadf 	bl	8003154 <HAL_UART_Transmit>

	  HAL_Delay(500);
 8000b96:	23fa      	movs	r3, #250	@ 0xfa
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f000 fa9e 	bl	80010dc <HAL_Delay>
	  sprintf((char *)buf, "Temperature: %dC\r\nHumidity: %d%%\r\n", getTemperature(), getHumidity());
 8000ba0:	e7e1      	b.n	8000b66 <main+0x6a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b00e      	add	sp, #56	@ 0x38
 8000ba8:	bdb0      	pop	{r4, r5, r7, pc}
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	0800454c 	.word	0x0800454c
 8000bb0:	200000cc 	.word	0x200000cc

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b590      	push	{r4, r7, lr}
 8000bb6:	b09d      	sub	sp, #116	@ 0x74
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	2438      	movs	r4, #56	@ 0x38
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	2338      	movs	r3, #56	@ 0x38
 8000bc2:	001a      	movs	r2, r3
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	f003 f83b 	bl	8003c40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bca:	2324      	movs	r3, #36	@ 0x24
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	0018      	movs	r0, r3
 8000bd0:	2314      	movs	r3, #20
 8000bd2:	001a      	movs	r2, r3
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	f003 f833 	bl	8003c40 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bda:	003b      	movs	r3, r7
 8000bdc:	0018      	movs	r0, r3
 8000bde:	2324      	movs	r3, #36	@ 0x24
 8000be0:	001a      	movs	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	f003 f82c 	bl	8003c40 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be8:	4b27      	ldr	r3, [pc, #156]	@ (8000c88 <SystemClock_Config+0xd4>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a27      	ldr	r2, [pc, #156]	@ (8000c8c <SystemClock_Config+0xd8>)
 8000bee:	401a      	ands	r2, r3
 8000bf0:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <SystemClock_Config+0xd4>)
 8000bf2:	2180      	movs	r1, #128	@ 0x80
 8000bf4:	0109      	lsls	r1, r1, #4
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bfa:	0021      	movs	r1, r4
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	2210      	movs	r2, #16
 8000c00:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2201      	movs	r2, #1
 8000c06:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000c0e:	187b      	adds	r3, r7, r1
 8000c10:	22a0      	movs	r2, #160	@ 0xa0
 8000c12:	0212      	lsls	r2, r2, #8
 8000c14:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2200      	movs	r2, #0
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f001 faee 	bl	8002200 <HAL_RCC_OscConfig>
 8000c24:	1e03      	subs	r3, r0, #0
 8000c26:	d001      	beq.n	8000c2c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c28:	f000 f8c4 	bl	8000db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c2c:	2124      	movs	r1, #36	@ 0x24
 8000c2e:	187b      	adds	r3, r7, r1
 8000c30:	220f      	movs	r2, #15
 8000c32:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	2100      	movs	r1, #0
 8000c50:	0018      	movs	r0, r3
 8000c52:	f001 fe99 	bl	8002988 <HAL_RCC_ClockConfig>
 8000c56:	1e03      	subs	r3, r0, #0
 8000c58:	d001      	beq.n	8000c5e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c5a:	f000 f8ab 	bl	8000db4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000c5e:	003b      	movs	r3, r7
 8000c60:	2209      	movs	r2, #9
 8000c62:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c64:	003b      	movs	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c6a:	003b      	movs	r3, r7
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c70:	003b      	movs	r3, r7
 8000c72:	0018      	movs	r0, r3
 8000c74:	f002 f88c 	bl	8002d90 <HAL_RCCEx_PeriphCLKConfig>
 8000c78:	1e03      	subs	r3, r0, #0
 8000c7a:	d001      	beq.n	8000c80 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000c7c:	f000 f89a 	bl	8000db4 <Error_Handler>
  }
}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b01d      	add	sp, #116	@ 0x74
 8000c86:	bd90      	pop	{r4, r7, pc}
 8000c88:	40007000 	.word	0x40007000
 8000c8c:	ffffe7ff 	.word	0xffffe7ff

08000c90 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000c96:	4a1d      	ldr	r2, [pc, #116]	@ (8000d0c <MX_I2C1_Init+0x7c>)
 8000c98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000c9c:	22c1      	movs	r2, #193	@ 0xc1
 8000c9e:	00d2      	lsls	r2, r2, #3
 8000ca0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cae:	4b16      	ldr	r3, [pc, #88]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cba:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cc6:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f000 fc52 	bl	8001578 <HAL_I2C_Init>
 8000cd4:	1e03      	subs	r3, r0, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000cd8:	f000 f86c 	bl	8000db4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cde:	2100      	movs	r1, #0
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f001 f9f5 	bl	80020d0 <HAL_I2CEx_ConfigAnalogFilter>
 8000ce6:	1e03      	subs	r3, r0, #0
 8000ce8:	d001      	beq.n	8000cee <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000cea:	f000 f863 	bl	8000db4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000cee:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <MX_I2C1_Init+0x78>)
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f001 fa38 	bl	8002168 <HAL_I2CEx_ConfigDigitalFilter>
 8000cf8:	1e03      	subs	r3, r0, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000cfc:	f000 f85a 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d00:	46c0      	nop			@ (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	20000078 	.word	0x20000078
 8000d0c:	40005400 	.word	0x40005400

08000d10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d14:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d16:	4a15      	ldr	r2, [pc, #84]	@ (8000d6c <MX_USART1_UART_Init+0x5c>)
 8000d18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d1a:	4b13      	ldr	r3, [pc, #76]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d1c:	22e1      	movs	r2, #225	@ 0xe1
 8000d1e:	0252      	lsls	r2, r2, #9
 8000d20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d36:	220c      	movs	r2, #12
 8000d38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d40:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d46:	4b08      	ldr	r3, [pc, #32]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d52:	4b05      	ldr	r3, [pc, #20]	@ (8000d68 <MX_USART1_UART_Init+0x58>)
 8000d54:	0018      	movs	r0, r3
 8000d56:	f002 f9a9 	bl	80030ac <HAL_UART_Init>
 8000d5a:	1e03      	subs	r3, r0, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d5e:	f000 f829 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200000cc 	.word	0x200000cc
 8000d6c:	40013800 	.word	0x40013800

08000d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <MX_GPIO_Init+0x40>)
 8000d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000db0 <MX_GPIO_Init+0x40>)
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d82:	4b0b      	ldr	r3, [pc, #44]	@ (8000db0 <MX_GPIO_Init+0x40>)
 8000d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d86:	2201      	movs	r2, #1
 8000d88:	4013      	ands	r3, r2
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <MX_GPIO_Init+0x40>)
 8000d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d92:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <MX_GPIO_Init+0x40>)
 8000d94:	2102      	movs	r1, #2
 8000d96:	430a      	orrs	r2, r1
 8000d98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d9a:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <MX_GPIO_Init+0x40>)
 8000d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d9e:	2202      	movs	r2, #2
 8000da0:	4013      	ands	r3, r2
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000da6:	46c0      	nop			@ (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	40021000 	.word	0x40021000

08000db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db8:	b672      	cpsid	i
}
 8000dba:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dbc:	46c0      	nop			@ (mov r8, r8)
 8000dbe:	e7fd      	b.n	8000dbc <Error_Handler+0x8>

08000dc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc4:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <HAL_MspInit+0x24>)
 8000dc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dc8:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_MspInit+0x24>)
 8000dca:	2101      	movs	r1, #1
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd0:	4b04      	ldr	r3, [pc, #16]	@ (8000de4 <HAL_MspInit+0x24>)
 8000dd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000dd4:	4b03      	ldr	r3, [pc, #12]	@ (8000de4 <HAL_MspInit+0x24>)
 8000dd6:	2180      	movs	r1, #128	@ 0x80
 8000dd8:	0549      	lsls	r1, r1, #21
 8000dda:	430a      	orrs	r2, r1
 8000ddc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40021000 	.word	0x40021000

08000de8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000de8:	b590      	push	{r4, r7, lr}
 8000dea:	b089      	sub	sp, #36	@ 0x24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	240c      	movs	r4, #12
 8000df2:	193b      	adds	r3, r7, r4
 8000df4:	0018      	movs	r0, r3
 8000df6:	2314      	movs	r3, #20
 8000df8:	001a      	movs	r2, r3
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	f002 ff20 	bl	8003c40 <memset>
  if(hi2c->Instance==I2C1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a18      	ldr	r2, [pc, #96]	@ (8000e68 <HAL_I2C_MspInit+0x80>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d129      	bne.n	8000e5e <HAL_I2C_MspInit+0x76>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <HAL_I2C_MspInit+0x84>)
 8000e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e0e:	4b17      	ldr	r3, [pc, #92]	@ (8000e6c <HAL_I2C_MspInit+0x84>)
 8000e10:	2102      	movs	r1, #2
 8000e12:	430a      	orrs	r2, r1
 8000e14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_I2C_MspInit+0x84>)
 8000e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e1a:	2202      	movs	r2, #2
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60bb      	str	r3, [r7, #8]
 8000e20:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e22:	193b      	adds	r3, r7, r4
 8000e24:	22c0      	movs	r2, #192	@ 0xc0
 8000e26:	0092      	lsls	r2, r2, #2
 8000e28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e2a:	0021      	movs	r1, r4
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	2212      	movs	r2, #18
 8000e30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	187b      	adds	r3, r7, r1
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	2204      	movs	r2, #4
 8000e42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e44:	187b      	adds	r3, r7, r1
 8000e46:	4a0a      	ldr	r2, [pc, #40]	@ (8000e70 <HAL_I2C_MspInit+0x88>)
 8000e48:	0019      	movs	r1, r3
 8000e4a:	0010      	movs	r0, r2
 8000e4c:	f000 fa1e 	bl	800128c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e50:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_I2C_MspInit+0x84>)
 8000e52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <HAL_I2C_MspInit+0x84>)
 8000e56:	2180      	movs	r1, #128	@ 0x80
 8000e58:	0389      	lsls	r1, r1, #14
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e5e:	46c0      	nop			@ (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b009      	add	sp, #36	@ 0x24
 8000e64:	bd90      	pop	{r4, r7, pc}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	40005400 	.word	0x40005400
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	50000400 	.word	0x50000400

08000e74 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b089      	sub	sp, #36	@ 0x24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	240c      	movs	r4, #12
 8000e7e:	193b      	adds	r3, r7, r4
 8000e80:	0018      	movs	r0, r3
 8000e82:	2314      	movs	r3, #20
 8000e84:	001a      	movs	r2, r3
 8000e86:	2100      	movs	r1, #0
 8000e88:	f002 feda 	bl	8003c40 <memset>
  if(huart->Instance==USART1)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a18      	ldr	r2, [pc, #96]	@ (8000ef4 <HAL_UART_MspInit+0x80>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d12a      	bne.n	8000eec <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e96:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <HAL_UART_MspInit+0x84>)
 8000e98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e9a:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <HAL_UART_MspInit+0x84>)
 8000e9c:	2180      	movs	r1, #128	@ 0x80
 8000e9e:	01c9      	lsls	r1, r1, #7
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea4:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <HAL_UART_MspInit+0x84>)
 8000ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ea8:	4b13      	ldr	r3, [pc, #76]	@ (8000ef8 <HAL_UART_MspInit+0x84>)
 8000eaa:	2101      	movs	r1, #1
 8000eac:	430a      	orrs	r2, r1
 8000eae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000eb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <HAL_UART_MspInit+0x84>)
 8000eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	22c0      	movs	r2, #192	@ 0xc0
 8000ec0:	00d2      	lsls	r2, r2, #3
 8000ec2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	0021      	movs	r1, r4
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2202      	movs	r2, #2
 8000eca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	187b      	adds	r3, r7, r1
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000ed8:	187b      	adds	r3, r7, r1
 8000eda:	2204      	movs	r2, #4
 8000edc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ede:	187a      	adds	r2, r7, r1
 8000ee0:	23a0      	movs	r3, #160	@ 0xa0
 8000ee2:	05db      	lsls	r3, r3, #23
 8000ee4:	0011      	movs	r1, r2
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f000 f9d0 	bl	800128c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b009      	add	sp, #36	@ 0x24
 8000ef2:	bd90      	pop	{r4, r7, pc}
 8000ef4:	40013800 	.word	0x40013800
 8000ef8:	40021000 	.word	0x40021000

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f00:	46c0      	nop			@ (mov r8, r8)
 8000f02:	e7fd      	b.n	8000f00 <NMI_Handler+0x4>

08000f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f08:	46c0      	nop			@ (mov r8, r8)
 8000f0a:	e7fd      	b.n	8000f08 <HardFault_Handler+0x4>

08000f0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f1a:	46c0      	nop			@ (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f24:	f000 f8be 	bl	80010a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f28:	46c0      	nop			@ (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f38:	4a14      	ldr	r2, [pc, #80]	@ (8000f8c <_sbrk+0x5c>)
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <_sbrk+0x60>)
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f44:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d102      	bne.n	8000f52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <_sbrk+0x64>)
 8000f4e:	4a12      	ldr	r2, [pc, #72]	@ (8000f98 <_sbrk+0x68>)
 8000f50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f52:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <_sbrk+0x64>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	18d3      	adds	r3, r2, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d207      	bcs.n	8000f70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f60:	f002 fe76 	bl	8003c50 <__errno>
 8000f64:	0003      	movs	r3, r0
 8000f66:	220c      	movs	r2, #12
 8000f68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	425b      	negs	r3, r3
 8000f6e:	e009      	b.n	8000f84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f70:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <_sbrk+0x64>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f76:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	18d2      	adds	r2, r2, r3
 8000f7e:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <_sbrk+0x64>)
 8000f80:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f82:	68fb      	ldr	r3, [r7, #12]
}
 8000f84:	0018      	movs	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b006      	add	sp, #24
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20002000 	.word	0x20002000
 8000f90:	00000400 	.word	0x00000400
 8000f94:	20000164 	.word	0x20000164
 8000f98:	200002b8 	.word	0x200002b8

08000f9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa0:	46c0      	nop			@ (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000fa8:	480d      	ldr	r0, [pc, #52]	@ (8000fe0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000faa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fac:	f7ff fff6 	bl	8000f9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fb0:	480c      	ldr	r0, [pc, #48]	@ (8000fe4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fb2:	490d      	ldr	r1, [pc, #52]	@ (8000fe8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <LoopForever+0xe>)
  movs r3, #0
 8000fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb8:	e002      	b.n	8000fc0 <LoopCopyDataInit>

08000fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fbe:	3304      	adds	r3, #4

08000fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc4:	d3f9      	bcc.n	8000fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ff4 <LoopForever+0x16>)
  movs r3, #0
 8000fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fcc:	e001      	b.n	8000fd2 <LoopFillZerobss>

08000fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd0:	3204      	adds	r2, #4

08000fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd4:	d3fb      	bcc.n	8000fce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fd6:	f002 fe41 	bl	8003c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fda:	f7ff fd8f 	bl	8000afc <main>

08000fde <LoopForever>:

LoopForever:
    b LoopForever
 8000fde:	e7fe      	b.n	8000fde <LoopForever>
  ldr   r0, =_estack
 8000fe0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000fec:	08004620 	.word	0x08004620
  ldr r2, =_sbss
 8000ff0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ff4:	200002b4 	.word	0x200002b4

08000ff8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ff8:	e7fe      	b.n	8000ff8 <ADC1_COMP_IRQHandler>
	...

08000ffc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001002:	1dfb      	adds	r3, r7, #7
 8001004:	2200      	movs	r2, #0
 8001006:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <HAL_Init+0x3c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <HAL_Init+0x3c>)
 800100e:	2140      	movs	r1, #64	@ 0x40
 8001010:	430a      	orrs	r2, r1
 8001012:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001014:	2003      	movs	r0, #3
 8001016:	f000 f811 	bl	800103c <HAL_InitTick>
 800101a:	1e03      	subs	r3, r0, #0
 800101c:	d003      	beq.n	8001026 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800101e:	1dfb      	adds	r3, r7, #7
 8001020:	2201      	movs	r2, #1
 8001022:	701a      	strb	r2, [r3, #0]
 8001024:	e001      	b.n	800102a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001026:	f7ff fecb 	bl	8000dc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781b      	ldrb	r3, [r3, #0]
}
 800102e:	0018      	movs	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	b002      	add	sp, #8
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	40022000 	.word	0x40022000

0800103c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001044:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <HAL_InitTick+0x5c>)
 8001046:	681c      	ldr	r4, [r3, #0]
 8001048:	4b14      	ldr	r3, [pc, #80]	@ (800109c <HAL_InitTick+0x60>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	0019      	movs	r1, r3
 800104e:	23fa      	movs	r3, #250	@ 0xfa
 8001050:	0098      	lsls	r0, r3, #2
 8001052:	f7ff f86b 	bl	800012c <__udivsi3>
 8001056:	0003      	movs	r3, r0
 8001058:	0019      	movs	r1, r3
 800105a:	0020      	movs	r0, r4
 800105c:	f7ff f866 	bl	800012c <__udivsi3>
 8001060:	0003      	movs	r3, r0
 8001062:	0018      	movs	r0, r3
 8001064:	f000 f905 	bl	8001272 <HAL_SYSTICK_Config>
 8001068:	1e03      	subs	r3, r0, #0
 800106a:	d001      	beq.n	8001070 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e00f      	b.n	8001090 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b03      	cmp	r3, #3
 8001074:	d80b      	bhi.n	800108e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	2301      	movs	r3, #1
 800107a:	425b      	negs	r3, r3
 800107c:	2200      	movs	r2, #0
 800107e:	0018      	movs	r0, r3
 8001080:	f000 f8e2 	bl	8001248 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_InitTick+0x64>)
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	e000      	b.n	8001090 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
}
 8001090:	0018      	movs	r0, r3
 8001092:	46bd      	mov	sp, r7
 8001094:	b003      	add	sp, #12
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	20000000 	.word	0x20000000
 800109c:	20000008 	.word	0x20000008
 80010a0:	20000004 	.word	0x20000004

080010a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a8:	4b05      	ldr	r3, [pc, #20]	@ (80010c0 <HAL_IncTick+0x1c>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	001a      	movs	r2, r3
 80010ae:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <HAL_IncTick+0x20>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	18d2      	adds	r2, r2, r3
 80010b4:	4b03      	ldr	r3, [pc, #12]	@ (80010c4 <HAL_IncTick+0x20>)
 80010b6:	601a      	str	r2, [r3, #0]
}
 80010b8:	46c0      	nop			@ (mov r8, r8)
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	20000008 	.word	0x20000008
 80010c4:	20000168 	.word	0x20000168

080010c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b02      	ldr	r3, [pc, #8]	@ (80010d8 <HAL_GetTick+0x10>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	0018      	movs	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	46c0      	nop			@ (mov r8, r8)
 80010d8:	20000168 	.word	0x20000168

080010dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e4:	f7ff fff0 	bl	80010c8 <HAL_GetTick>
 80010e8:	0003      	movs	r3, r0
 80010ea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	3301      	adds	r3, #1
 80010f4:	d005      	beq.n	8001102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001120 <HAL_Delay+0x44>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	001a      	movs	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	189b      	adds	r3, r3, r2
 8001100:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	f7ff ffe0 	bl	80010c8 <HAL_GetTick>
 8001108:	0002      	movs	r2, r0
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	429a      	cmp	r2, r3
 8001112:	d8f7      	bhi.n	8001104 <HAL_Delay+0x28>
  {
  }
}
 8001114:	46c0      	nop			@ (mov r8, r8)
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	46bd      	mov	sp, r7
 800111a:	b004      	add	sp, #16
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			@ (mov r8, r8)
 8001120:	20000008 	.word	0x20000008

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	0002      	movs	r2, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	1dfb      	adds	r3, r7, #7
 8001130:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b7f      	cmp	r3, #127	@ 0x7f
 8001138:	d828      	bhi.n	800118c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800113a:	4a2f      	ldr	r2, [pc, #188]	@ (80011f8 <__NVIC_SetPriority+0xd4>)
 800113c:	1dfb      	adds	r3, r7, #7
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b25b      	sxtb	r3, r3
 8001142:	089b      	lsrs	r3, r3, #2
 8001144:	33c0      	adds	r3, #192	@ 0xc0
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	589b      	ldr	r3, [r3, r2]
 800114a:	1dfa      	adds	r2, r7, #7
 800114c:	7812      	ldrb	r2, [r2, #0]
 800114e:	0011      	movs	r1, r2
 8001150:	2203      	movs	r2, #3
 8001152:	400a      	ands	r2, r1
 8001154:	00d2      	lsls	r2, r2, #3
 8001156:	21ff      	movs	r1, #255	@ 0xff
 8001158:	4091      	lsls	r1, r2
 800115a:	000a      	movs	r2, r1
 800115c:	43d2      	mvns	r2, r2
 800115e:	401a      	ands	r2, r3
 8001160:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	019b      	lsls	r3, r3, #6
 8001166:	22ff      	movs	r2, #255	@ 0xff
 8001168:	401a      	ands	r2, r3
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	0018      	movs	r0, r3
 8001170:	2303      	movs	r3, #3
 8001172:	4003      	ands	r3, r0
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001178:	481f      	ldr	r0, [pc, #124]	@ (80011f8 <__NVIC_SetPriority+0xd4>)
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b25b      	sxtb	r3, r3
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	430a      	orrs	r2, r1
 8001184:	33c0      	adds	r3, #192	@ 0xc0
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800118a:	e031      	b.n	80011f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800118c:	4a1b      	ldr	r2, [pc, #108]	@ (80011fc <__NVIC_SetPriority+0xd8>)
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	0019      	movs	r1, r3
 8001194:	230f      	movs	r3, #15
 8001196:	400b      	ands	r3, r1
 8001198:	3b08      	subs	r3, #8
 800119a:	089b      	lsrs	r3, r3, #2
 800119c:	3306      	adds	r3, #6
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	18d3      	adds	r3, r2, r3
 80011a2:	3304      	adds	r3, #4
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	1dfa      	adds	r2, r7, #7
 80011a8:	7812      	ldrb	r2, [r2, #0]
 80011aa:	0011      	movs	r1, r2
 80011ac:	2203      	movs	r2, #3
 80011ae:	400a      	ands	r2, r1
 80011b0:	00d2      	lsls	r2, r2, #3
 80011b2:	21ff      	movs	r1, #255	@ 0xff
 80011b4:	4091      	lsls	r1, r2
 80011b6:	000a      	movs	r2, r1
 80011b8:	43d2      	mvns	r2, r2
 80011ba:	401a      	ands	r2, r3
 80011bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	019b      	lsls	r3, r3, #6
 80011c2:	22ff      	movs	r2, #255	@ 0xff
 80011c4:	401a      	ands	r2, r3
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	0018      	movs	r0, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	4003      	ands	r3, r0
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011d4:	4809      	ldr	r0, [pc, #36]	@ (80011fc <__NVIC_SetPriority+0xd8>)
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	001c      	movs	r4, r3
 80011dc:	230f      	movs	r3, #15
 80011de:	4023      	ands	r3, r4
 80011e0:	3b08      	subs	r3, #8
 80011e2:	089b      	lsrs	r3, r3, #2
 80011e4:	430a      	orrs	r2, r1
 80011e6:	3306      	adds	r3, #6
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	18c3      	adds	r3, r0, r3
 80011ec:	3304      	adds	r3, #4
 80011ee:	601a      	str	r2, [r3, #0]
}
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b003      	add	sp, #12
 80011f6:	bd90      	pop	{r4, r7, pc}
 80011f8:	e000e100 	.word	0xe000e100
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	1e5a      	subs	r2, r3, #1
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	045b      	lsls	r3, r3, #17
 8001210:	429a      	cmp	r2, r3
 8001212:	d301      	bcc.n	8001218 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001214:	2301      	movs	r3, #1
 8001216:	e010      	b.n	800123a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001218:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <SysTick_Config+0x44>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	3a01      	subs	r2, #1
 800121e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001220:	2301      	movs	r3, #1
 8001222:	425b      	negs	r3, r3
 8001224:	2103      	movs	r1, #3
 8001226:	0018      	movs	r0, r3
 8001228:	f7ff ff7c 	bl	8001124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800122c:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <SysTick_Config+0x44>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001232:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <SysTick_Config+0x44>)
 8001234:	2207      	movs	r2, #7
 8001236:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001238:	2300      	movs	r3, #0
}
 800123a:	0018      	movs	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	b002      	add	sp, #8
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			@ (mov r8, r8)
 8001244:	e000e010 	.word	0xe000e010

08001248 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	210f      	movs	r1, #15
 8001254:	187b      	adds	r3, r7, r1
 8001256:	1c02      	adds	r2, r0, #0
 8001258:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	187b      	adds	r3, r7, r1
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b25b      	sxtb	r3, r3
 8001262:	0011      	movs	r1, r2
 8001264:	0018      	movs	r0, r3
 8001266:	f7ff ff5d 	bl	8001124 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	46bd      	mov	sp, r7
 800126e:	b004      	add	sp, #16
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	0018      	movs	r0, r3
 800127e:	f7ff ffbf 	bl	8001200 <SysTick_Config>
 8001282:	0003      	movs	r3, r0
}
 8001284:	0018      	movs	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	b002      	add	sp, #8
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80012a2:	e14f      	b.n	8001544 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2101      	movs	r1, #1
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	4091      	lsls	r1, r2
 80012ae:	000a      	movs	r2, r1
 80012b0:	4013      	ands	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d100      	bne.n	80012bc <HAL_GPIO_Init+0x30>
 80012ba:	e140      	b.n	800153e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2203      	movs	r2, #3
 80012c2:	4013      	ands	r3, r2
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d005      	beq.n	80012d4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2203      	movs	r2, #3
 80012ce:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d130      	bne.n	8001336 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	2203      	movs	r2, #3
 80012e0:	409a      	lsls	r2, r3
 80012e2:	0013      	movs	r3, r2
 80012e4:	43da      	mvns	r2, r3
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4013      	ands	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	68da      	ldr	r2, [r3, #12]
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	409a      	lsls	r2, r3
 80012f6:	0013      	movs	r3, r2
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800130a:	2201      	movs	r2, #1
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	409a      	lsls	r2, r3
 8001310:	0013      	movs	r3, r2
 8001312:	43da      	mvns	r2, r3
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4013      	ands	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	091b      	lsrs	r3, r3, #4
 8001320:	2201      	movs	r2, #1
 8001322:	401a      	ands	r2, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	409a      	lsls	r2, r3
 8001328:	0013      	movs	r3, r2
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	4313      	orrs	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2203      	movs	r2, #3
 800133c:	4013      	ands	r3, r2
 800133e:	2b03      	cmp	r3, #3
 8001340:	d017      	beq.n	8001372 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	2203      	movs	r2, #3
 800134e:	409a      	lsls	r2, r3
 8001350:	0013      	movs	r3, r2
 8001352:	43da      	mvns	r2, r3
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	689a      	ldr	r2, [r3, #8]
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	409a      	lsls	r2, r3
 8001364:	0013      	movs	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2203      	movs	r2, #3
 8001378:	4013      	ands	r3, r2
 800137a:	2b02      	cmp	r3, #2
 800137c:	d123      	bne.n	80013c6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	08da      	lsrs	r2, r3, #3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3208      	adds	r2, #8
 8001386:	0092      	lsls	r2, r2, #2
 8001388:	58d3      	ldr	r3, [r2, r3]
 800138a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	2207      	movs	r2, #7
 8001390:	4013      	ands	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	220f      	movs	r2, #15
 8001396:	409a      	lsls	r2, r3
 8001398:	0013      	movs	r3, r2
 800139a:	43da      	mvns	r2, r3
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	4013      	ands	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	691a      	ldr	r2, [r3, #16]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	2107      	movs	r1, #7
 80013aa:	400b      	ands	r3, r1
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	409a      	lsls	r2, r3
 80013b0:	0013      	movs	r3, r2
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	08da      	lsrs	r2, r3, #3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3208      	adds	r2, #8
 80013c0:	0092      	lsls	r2, r2, #2
 80013c2:	6939      	ldr	r1, [r7, #16]
 80013c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	2203      	movs	r2, #3
 80013d2:	409a      	lsls	r2, r3
 80013d4:	0013      	movs	r3, r2
 80013d6:	43da      	mvns	r2, r3
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2203      	movs	r2, #3
 80013e4:	401a      	ands	r2, r3
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	409a      	lsls	r2, r3
 80013ec:	0013      	movs	r3, r2
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	23c0      	movs	r3, #192	@ 0xc0
 8001400:	029b      	lsls	r3, r3, #10
 8001402:	4013      	ands	r3, r2
 8001404:	d100      	bne.n	8001408 <HAL_GPIO_Init+0x17c>
 8001406:	e09a      	b.n	800153e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001408:	4b54      	ldr	r3, [pc, #336]	@ (800155c <HAL_GPIO_Init+0x2d0>)
 800140a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800140c:	4b53      	ldr	r3, [pc, #332]	@ (800155c <HAL_GPIO_Init+0x2d0>)
 800140e:	2101      	movs	r1, #1
 8001410:	430a      	orrs	r2, r1
 8001412:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001414:	4a52      	ldr	r2, [pc, #328]	@ (8001560 <HAL_GPIO_Init+0x2d4>)
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	3302      	adds	r3, #2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	589b      	ldr	r3, [r3, r2]
 8001420:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	2203      	movs	r2, #3
 8001426:	4013      	ands	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	220f      	movs	r2, #15
 800142c:	409a      	lsls	r2, r3
 800142e:	0013      	movs	r3, r2
 8001430:	43da      	mvns	r2, r3
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	4013      	ands	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	23a0      	movs	r3, #160	@ 0xa0
 800143c:	05db      	lsls	r3, r3, #23
 800143e:	429a      	cmp	r2, r3
 8001440:	d019      	beq.n	8001476 <HAL_GPIO_Init+0x1ea>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a47      	ldr	r2, [pc, #284]	@ (8001564 <HAL_GPIO_Init+0x2d8>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d013      	beq.n	8001472 <HAL_GPIO_Init+0x1e6>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a46      	ldr	r2, [pc, #280]	@ (8001568 <HAL_GPIO_Init+0x2dc>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d00d      	beq.n	800146e <HAL_GPIO_Init+0x1e2>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a45      	ldr	r2, [pc, #276]	@ (800156c <HAL_GPIO_Init+0x2e0>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d007      	beq.n	800146a <HAL_GPIO_Init+0x1de>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a44      	ldr	r2, [pc, #272]	@ (8001570 <HAL_GPIO_Init+0x2e4>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d101      	bne.n	8001466 <HAL_GPIO_Init+0x1da>
 8001462:	2305      	movs	r3, #5
 8001464:	e008      	b.n	8001478 <HAL_GPIO_Init+0x1ec>
 8001466:	2306      	movs	r3, #6
 8001468:	e006      	b.n	8001478 <HAL_GPIO_Init+0x1ec>
 800146a:	2303      	movs	r3, #3
 800146c:	e004      	b.n	8001478 <HAL_GPIO_Init+0x1ec>
 800146e:	2302      	movs	r3, #2
 8001470:	e002      	b.n	8001478 <HAL_GPIO_Init+0x1ec>
 8001472:	2301      	movs	r3, #1
 8001474:	e000      	b.n	8001478 <HAL_GPIO_Init+0x1ec>
 8001476:	2300      	movs	r3, #0
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	2103      	movs	r1, #3
 800147c:	400a      	ands	r2, r1
 800147e:	0092      	lsls	r2, r2, #2
 8001480:	4093      	lsls	r3, r2
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001488:	4935      	ldr	r1, [pc, #212]	@ (8001560 <HAL_GPIO_Init+0x2d4>)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	089b      	lsrs	r3, r3, #2
 800148e:	3302      	adds	r3, #2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001496:	4b37      	ldr	r3, [pc, #220]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	43da      	mvns	r2, r3
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4013      	ands	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	2380      	movs	r3, #128	@ 0x80
 80014ac:	035b      	lsls	r3, r3, #13
 80014ae:	4013      	ands	r3, r2
 80014b0:	d003      	beq.n	80014ba <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	43da      	mvns	r2, r3
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	4013      	ands	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	2380      	movs	r3, #128	@ 0x80
 80014d6:	039b      	lsls	r3, r3, #14
 80014d8:	4013      	ands	r3, r2
 80014da:	d003      	beq.n	80014e4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80014dc:	693a      	ldr	r2, [r7, #16]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014e4:	4b23      	ldr	r3, [pc, #140]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80014ea:	4b22      	ldr	r3, [pc, #136]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	43da      	mvns	r2, r3
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	4013      	ands	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685a      	ldr	r2, [r3, #4]
 80014fe:	2380      	movs	r3, #128	@ 0x80
 8001500:	029b      	lsls	r3, r3, #10
 8001502:	4013      	ands	r3, r2
 8001504:	d003      	beq.n	800150e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4313      	orrs	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800150e:	4b19      	ldr	r3, [pc, #100]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001514:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	43da      	mvns	r2, r3
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	4013      	ands	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	025b      	lsls	r3, r3, #9
 800152c:	4013      	ands	r3, r2
 800152e:	d003      	beq.n	8001538 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	4313      	orrs	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001538:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	40da      	lsrs	r2, r3
 800154c:	1e13      	subs	r3, r2, #0
 800154e:	d000      	beq.n	8001552 <HAL_GPIO_Init+0x2c6>
 8001550:	e6a8      	b.n	80012a4 <HAL_GPIO_Init+0x18>
  }
}
 8001552:	46c0      	nop			@ (mov r8, r8)
 8001554:	46c0      	nop			@ (mov r8, r8)
 8001556:	46bd      	mov	sp, r7
 8001558:	b006      	add	sp, #24
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40021000 	.word	0x40021000
 8001560:	40010000 	.word	0x40010000
 8001564:	50000400 	.word	0x50000400
 8001568:	50000800 	.word	0x50000800
 800156c:	50000c00 	.word	0x50000c00
 8001570:	50001c00 	.word	0x50001c00
 8001574:	40010400 	.word	0x40010400

08001578 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e08f      	b.n	80016aa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2241      	movs	r2, #65	@ 0x41
 800158e:	5c9b      	ldrb	r3, [r3, r2]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d107      	bne.n	80015a6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2240      	movs	r2, #64	@ 0x40
 800159a:	2100      	movs	r1, #0
 800159c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff fc21 	bl	8000de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2241      	movs	r2, #65	@ 0x41
 80015aa:	2124      	movs	r1, #36	@ 0x24
 80015ac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2101      	movs	r1, #1
 80015ba:	438a      	bics	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685a      	ldr	r2, [r3, #4]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	493b      	ldr	r1, [pc, #236]	@ (80016b4 <HAL_I2C_Init+0x13c>)
 80015c8:	400a      	ands	r2, r1
 80015ca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	689a      	ldr	r2, [r3, #8]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4938      	ldr	r1, [pc, #224]	@ (80016b8 <HAL_I2C_Init+0x140>)
 80015d8:	400a      	ands	r2, r1
 80015da:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d108      	bne.n	80015f6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689a      	ldr	r2, [r3, #8]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2180      	movs	r1, #128	@ 0x80
 80015ee:	0209      	lsls	r1, r1, #8
 80015f0:	430a      	orrs	r2, r1
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	e007      	b.n	8001606 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	689a      	ldr	r2, [r3, #8]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2184      	movs	r1, #132	@ 0x84
 8001600:	0209      	lsls	r1, r1, #8
 8001602:	430a      	orrs	r2, r1
 8001604:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	2b02      	cmp	r3, #2
 800160c:	d109      	bne.n	8001622 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2180      	movs	r1, #128	@ 0x80
 800161a:	0109      	lsls	r1, r1, #4
 800161c:	430a      	orrs	r2, r1
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	e007      	b.n	8001632 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4923      	ldr	r1, [pc, #140]	@ (80016bc <HAL_I2C_Init+0x144>)
 800162e:	400a      	ands	r2, r1
 8001630:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4920      	ldr	r1, [pc, #128]	@ (80016c0 <HAL_I2C_Init+0x148>)
 800163e:	430a      	orrs	r2, r1
 8001640:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	68da      	ldr	r2, [r3, #12]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	491a      	ldr	r1, [pc, #104]	@ (80016b8 <HAL_I2C_Init+0x140>)
 800164e:	400a      	ands	r2, r1
 8001650:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	691a      	ldr	r2, [r3, #16]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	431a      	orrs	r2, r3
 800165c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	430a      	orrs	r2, r1
 800166a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	69d9      	ldr	r1, [r3, #28]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a1a      	ldr	r2, [r3, #32]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	430a      	orrs	r2, r1
 800167a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2101      	movs	r1, #1
 8001688:	430a      	orrs	r2, r1
 800168a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2241      	movs	r2, #65	@ 0x41
 8001696:	2120      	movs	r1, #32
 8001698:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2242      	movs	r2, #66	@ 0x42
 80016a4:	2100      	movs	r1, #0
 80016a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	0018      	movs	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b002      	add	sp, #8
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	46c0      	nop			@ (mov r8, r8)
 80016b4:	f0ffffff 	.word	0xf0ffffff
 80016b8:	ffff7fff 	.word	0xffff7fff
 80016bc:	fffff7ff 	.word	0xfffff7ff
 80016c0:	02008000 	.word	0x02008000

080016c4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b089      	sub	sp, #36	@ 0x24
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	0008      	movs	r0, r1
 80016ce:	607a      	str	r2, [r7, #4]
 80016d0:	0019      	movs	r1, r3
 80016d2:	230a      	movs	r3, #10
 80016d4:	18fb      	adds	r3, r7, r3
 80016d6:	1c02      	adds	r2, r0, #0
 80016d8:	801a      	strh	r2, [r3, #0]
 80016da:	2308      	movs	r3, #8
 80016dc:	18fb      	adds	r3, r7, r3
 80016de:	1c0a      	adds	r2, r1, #0
 80016e0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2241      	movs	r2, #65	@ 0x41
 80016e6:	5c9b      	ldrb	r3, [r3, r2]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b20      	cmp	r3, #32
 80016ec:	d000      	beq.n	80016f0 <HAL_I2C_Master_Transmit+0x2c>
 80016ee:	e10a      	b.n	8001906 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2240      	movs	r2, #64	@ 0x40
 80016f4:	5c9b      	ldrb	r3, [r3, r2]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d101      	bne.n	80016fe <HAL_I2C_Master_Transmit+0x3a>
 80016fa:	2302      	movs	r3, #2
 80016fc:	e104      	b.n	8001908 <HAL_I2C_Master_Transmit+0x244>
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2240      	movs	r2, #64	@ 0x40
 8001702:	2101      	movs	r1, #1
 8001704:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001706:	f7ff fcdf 	bl	80010c8 <HAL_GetTick>
 800170a:	0003      	movs	r3, r0
 800170c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800170e:	2380      	movs	r3, #128	@ 0x80
 8001710:	0219      	lsls	r1, r3, #8
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2319      	movs	r3, #25
 800171a:	2201      	movs	r2, #1
 800171c:	f000 fa26 	bl	8001b6c <I2C_WaitOnFlagUntilTimeout>
 8001720:	1e03      	subs	r3, r0, #0
 8001722:	d001      	beq.n	8001728 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e0ef      	b.n	8001908 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2241      	movs	r2, #65	@ 0x41
 800172c:	2121      	movs	r1, #33	@ 0x21
 800172e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2242      	movs	r2, #66	@ 0x42
 8001734:	2110      	movs	r1, #16
 8001736:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2200      	movs	r2, #0
 800173c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2208      	movs	r2, #8
 8001748:	18ba      	adds	r2, r7, r2
 800174a:	8812      	ldrh	r2, [r2, #0]
 800174c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2200      	movs	r2, #0
 8001752:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001758:	b29b      	uxth	r3, r3
 800175a:	2bff      	cmp	r3, #255	@ 0xff
 800175c:	d906      	bls.n	800176c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	22ff      	movs	r2, #255	@ 0xff
 8001762:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001764:	2380      	movs	r3, #128	@ 0x80
 8001766:	045b      	lsls	r3, r3, #17
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	e007      	b.n	800177c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001770:	b29a      	uxth	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001776:	2380      	movs	r3, #128	@ 0x80
 8001778:	049b      	lsls	r3, r3, #18
 800177a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001780:	2b00      	cmp	r3, #0
 8001782:	d027      	beq.n	80017d4 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001788:	781a      	ldrb	r2, [r3, #0]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800179e:	b29b      	uxth	r3, r3
 80017a0:	3b01      	subs	r3, #1
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	3301      	adds	r3, #1
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	697c      	ldr	r4, [r7, #20]
 80017c0:	230a      	movs	r3, #10
 80017c2:	18fb      	adds	r3, r7, r3
 80017c4:	8819      	ldrh	r1, [r3, #0]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	4b51      	ldr	r3, [pc, #324]	@ (8001910 <HAL_I2C_Master_Transmit+0x24c>)
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	0023      	movs	r3, r4
 80017ce:	f000 fc45 	bl	800205c <I2C_TransferConfig>
 80017d2:	e06f      	b.n	80018b4 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	697c      	ldr	r4, [r7, #20]
 80017dc:	230a      	movs	r3, #10
 80017de:	18fb      	adds	r3, r7, r3
 80017e0:	8819      	ldrh	r1, [r3, #0]
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <HAL_I2C_Master_Transmit+0x24c>)
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	0023      	movs	r3, r4
 80017ea:	f000 fc37 	bl	800205c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80017ee:	e061      	b.n	80018b4 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	0018      	movs	r0, r3
 80017f8:	f000 fa10 	bl	8001c1c <I2C_WaitOnTXISFlagUntilTimeout>
 80017fc:	1e03      	subs	r3, r0, #0
 80017fe:	d001      	beq.n	8001804 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e081      	b.n	8001908 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001808:	781a      	ldrb	r2, [r3, #0]
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001814:	1c5a      	adds	r2, r3, #1
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800181e:	b29b      	uxth	r3, r3
 8001820:	3b01      	subs	r3, #1
 8001822:	b29a      	uxth	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800182c:	3b01      	subs	r3, #1
 800182e:	b29a      	uxth	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001838:	b29b      	uxth	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d03a      	beq.n	80018b4 <HAL_I2C_Master_Transmit+0x1f0>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001842:	2b00      	cmp	r3, #0
 8001844:	d136      	bne.n	80018b4 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001848:	68f8      	ldr	r0, [r7, #12]
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	0013      	movs	r3, r2
 8001850:	2200      	movs	r2, #0
 8001852:	2180      	movs	r1, #128	@ 0x80
 8001854:	f000 f98a 	bl	8001b6c <I2C_WaitOnFlagUntilTimeout>
 8001858:	1e03      	subs	r3, r0, #0
 800185a:	d001      	beq.n	8001860 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e053      	b.n	8001908 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001864:	b29b      	uxth	r3, r3
 8001866:	2bff      	cmp	r3, #255	@ 0xff
 8001868:	d911      	bls.n	800188e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	22ff      	movs	r2, #255	@ 0xff
 800186e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001874:	b2da      	uxtb	r2, r3
 8001876:	2380      	movs	r3, #128	@ 0x80
 8001878:	045c      	lsls	r4, r3, #17
 800187a:	230a      	movs	r3, #10
 800187c:	18fb      	adds	r3, r7, r3
 800187e:	8819      	ldrh	r1, [r3, #0]
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	2300      	movs	r3, #0
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	0023      	movs	r3, r4
 8001888:	f000 fbe8 	bl	800205c <I2C_TransferConfig>
 800188c:	e012      	b.n	80018b4 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001892:	b29a      	uxth	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800189c:	b2da      	uxtb	r2, r3
 800189e:	2380      	movs	r3, #128	@ 0x80
 80018a0:	049c      	lsls	r4, r3, #18
 80018a2:	230a      	movs	r3, #10
 80018a4:	18fb      	adds	r3, r7, r3
 80018a6:	8819      	ldrh	r1, [r3, #0]
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	2300      	movs	r3, #0
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	0023      	movs	r3, r4
 80018b0:	f000 fbd4 	bl	800205c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d198      	bne.n	80017f0 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	0018      	movs	r0, r3
 80018c6:	f000 f9ef 	bl	8001ca8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80018ca:	1e03      	subs	r3, r0, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e01a      	b.n	8001908 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2220      	movs	r2, #32
 80018d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	490b      	ldr	r1, [pc, #44]	@ (8001914 <HAL_I2C_Master_Transmit+0x250>)
 80018e6:	400a      	ands	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2241      	movs	r2, #65	@ 0x41
 80018ee:	2120      	movs	r1, #32
 80018f0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2242      	movs	r2, #66	@ 0x42
 80018f6:	2100      	movs	r1, #0
 80018f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2240      	movs	r2, #64	@ 0x40
 80018fe:	2100      	movs	r1, #0
 8001900:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	e000      	b.n	8001908 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001906:	2302      	movs	r3, #2
  }
}
 8001908:	0018      	movs	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	b007      	add	sp, #28
 800190e:	bd90      	pop	{r4, r7, pc}
 8001910:	80002000 	.word	0x80002000
 8001914:	fe00e800 	.word	0xfe00e800

08001918 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b089      	sub	sp, #36	@ 0x24
 800191c:	af02      	add	r7, sp, #8
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	0008      	movs	r0, r1
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	0019      	movs	r1, r3
 8001926:	230a      	movs	r3, #10
 8001928:	18fb      	adds	r3, r7, r3
 800192a:	1c02      	adds	r2, r0, #0
 800192c:	801a      	strh	r2, [r3, #0]
 800192e:	2308      	movs	r3, #8
 8001930:	18fb      	adds	r3, r7, r3
 8001932:	1c0a      	adds	r2, r1, #0
 8001934:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2241      	movs	r2, #65	@ 0x41
 800193a:	5c9b      	ldrb	r3, [r3, r2]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b20      	cmp	r3, #32
 8001940:	d000      	beq.n	8001944 <HAL_I2C_Master_Receive+0x2c>
 8001942:	e0e8      	b.n	8001b16 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2240      	movs	r2, #64	@ 0x40
 8001948:	5c9b      	ldrb	r3, [r3, r2]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d101      	bne.n	8001952 <HAL_I2C_Master_Receive+0x3a>
 800194e:	2302      	movs	r3, #2
 8001950:	e0e2      	b.n	8001b18 <HAL_I2C_Master_Receive+0x200>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2240      	movs	r2, #64	@ 0x40
 8001956:	2101      	movs	r1, #1
 8001958:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800195a:	f7ff fbb5 	bl	80010c8 <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001962:	2380      	movs	r3, #128	@ 0x80
 8001964:	0219      	lsls	r1, r3, #8
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2319      	movs	r3, #25
 800196e:	2201      	movs	r2, #1
 8001970:	f000 f8fc 	bl	8001b6c <I2C_WaitOnFlagUntilTimeout>
 8001974:	1e03      	subs	r3, r0, #0
 8001976:	d001      	beq.n	800197c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e0cd      	b.n	8001b18 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2241      	movs	r2, #65	@ 0x41
 8001980:	2122      	movs	r1, #34	@ 0x22
 8001982:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2242      	movs	r2, #66	@ 0x42
 8001988:	2110      	movs	r1, #16
 800198a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2200      	movs	r2, #0
 8001990:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2208      	movs	r2, #8
 800199c:	18ba      	adds	r2, r7, r2
 800199e:	8812      	ldrh	r2, [r2, #0]
 80019a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	2bff      	cmp	r3, #255	@ 0xff
 80019b0:	d911      	bls.n	80019d6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2201      	movs	r2, #1
 80019b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	2380      	movs	r3, #128	@ 0x80
 80019c0:	045c      	lsls	r4, r3, #17
 80019c2:	230a      	movs	r3, #10
 80019c4:	18fb      	adds	r3, r7, r3
 80019c6:	8819      	ldrh	r1, [r3, #0]
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	4b55      	ldr	r3, [pc, #340]	@ (8001b20 <HAL_I2C_Master_Receive+0x208>)
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	0023      	movs	r3, r4
 80019d0:	f000 fb44 	bl	800205c <I2C_TransferConfig>
 80019d4:	e076      	b.n	8001ac4 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019da:	b29a      	uxth	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	2380      	movs	r3, #128	@ 0x80
 80019e8:	049c      	lsls	r4, r3, #18
 80019ea:	230a      	movs	r3, #10
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	8819      	ldrh	r1, [r3, #0]
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001b20 <HAL_I2C_Master_Receive+0x208>)
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	0023      	movs	r3, r4
 80019f8:	f000 fb30 	bl	800205c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80019fc:	e062      	b.n	8001ac4 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	0018      	movs	r0, r3
 8001a06:	f000 f993 	bl	8001d30 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001a0a:	1e03      	subs	r3, r0, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e082      	b.n	8001b18 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a24:	1c5a      	adds	r2, r3, #1
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d03a      	beq.n	8001ac4 <HAL_I2C_Master_Receive+0x1ac>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d136      	bne.n	8001ac4 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	0013      	movs	r3, r2
 8001a60:	2200      	movs	r2, #0
 8001a62:	2180      	movs	r1, #128	@ 0x80
 8001a64:	f000 f882 	bl	8001b6c <I2C_WaitOnFlagUntilTimeout>
 8001a68:	1e03      	subs	r3, r0, #0
 8001a6a:	d001      	beq.n	8001a70 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e053      	b.n	8001b18 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	2bff      	cmp	r3, #255	@ 0xff
 8001a78:	d911      	bls.n	8001a9e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	22ff      	movs	r2, #255	@ 0xff
 8001a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	2380      	movs	r3, #128	@ 0x80
 8001a88:	045c      	lsls	r4, r3, #17
 8001a8a:	230a      	movs	r3, #10
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	8819      	ldrh	r1, [r3, #0]
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	2300      	movs	r3, #0
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	0023      	movs	r3, r4
 8001a98:	f000 fae0 	bl	800205c <I2C_TransferConfig>
 8001a9c:	e012      	b.n	8001ac4 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	2380      	movs	r3, #128	@ 0x80
 8001ab0:	049c      	lsls	r4, r3, #18
 8001ab2:	230a      	movs	r3, #10
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	8819      	ldrh	r1, [r3, #0]
 8001ab8:	68f8      	ldr	r0, [r7, #12]
 8001aba:	2300      	movs	r3, #0
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	0023      	movs	r3, r4
 8001ac0:	f000 facc 	bl	800205c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d197      	bne.n	80019fe <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f000 f8e7 	bl	8001ca8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ada:	1e03      	subs	r3, r0, #0
 8001adc:	d001      	beq.n	8001ae2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e01a      	b.n	8001b18 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	490b      	ldr	r1, [pc, #44]	@ (8001b24 <HAL_I2C_Master_Receive+0x20c>)
 8001af6:	400a      	ands	r2, r1
 8001af8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2241      	movs	r2, #65	@ 0x41
 8001afe:	2120      	movs	r1, #32
 8001b00:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2242      	movs	r2, #66	@ 0x42
 8001b06:	2100      	movs	r1, #0
 8001b08:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2240      	movs	r2, #64	@ 0x40
 8001b0e:	2100      	movs	r1, #0
 8001b10:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b12:	2300      	movs	r3, #0
 8001b14:	e000      	b.n	8001b18 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001b16:	2302      	movs	r3, #2
  }
}
 8001b18:	0018      	movs	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	b007      	add	sp, #28
 8001b1e:	bd90      	pop	{r4, r7, pc}
 8001b20:	80002400 	.word	0x80002400
 8001b24:	fe00e800 	.word	0xfe00e800

08001b28 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	2202      	movs	r2, #2
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d103      	bne.n	8001b46 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2200      	movs	r2, #0
 8001b44:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d007      	beq.n	8001b64 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	699a      	ldr	r2, [r3, #24]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2101      	movs	r1, #1
 8001b60:	430a      	orrs	r2, r1
 8001b62:	619a      	str	r2, [r3, #24]
  }
}
 8001b64:	46c0      	nop			@ (mov r8, r8)
 8001b66:	46bd      	mov	sp, r7
 8001b68:	b002      	add	sp, #8
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	1dfb      	adds	r3, r7, #7
 8001b7a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b7c:	e03a      	b.n	8001bf4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	6839      	ldr	r1, [r7, #0]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	0018      	movs	r0, r3
 8001b86:	f000 f971 	bl	8001e6c <I2C_IsErrorOccurred>
 8001b8a:	1e03      	subs	r3, r0, #0
 8001b8c:	d001      	beq.n	8001b92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e040      	b.n	8001c14 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	3301      	adds	r3, #1
 8001b96:	d02d      	beq.n	8001bf4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b98:	f7ff fa96 	bl	80010c8 <HAL_GetTick>
 8001b9c:	0002      	movs	r2, r0
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d302      	bcc.n	8001bae <I2C_WaitOnFlagUntilTimeout+0x42>
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d122      	bne.n	8001bf4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	68ba      	ldr	r2, [r7, #8]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	68ba      	ldr	r2, [r7, #8]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	425a      	negs	r2, r3
 8001bbe:	4153      	adcs	r3, r2
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	001a      	movs	r2, r3
 8001bc4:	1dfb      	adds	r3, r7, #7
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d113      	bne.n	8001bf4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2241      	movs	r2, #65	@ 0x41
 8001bdc:	2120      	movs	r1, #32
 8001bde:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2242      	movs	r2, #66	@ 0x42
 8001be4:	2100      	movs	r1, #0
 8001be6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2240      	movs	r2, #64	@ 0x40
 8001bec:	2100      	movs	r1, #0
 8001bee:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e00f      	b.n	8001c14 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	425a      	negs	r2, r3
 8001c04:	4153      	adcs	r3, r2
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	001a      	movs	r2, r3
 8001c0a:	1dfb      	adds	r3, r7, #7
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d0b5      	beq.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	0018      	movs	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b004      	add	sp, #16
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c28:	e032      	b.n	8001c90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	68b9      	ldr	r1, [r7, #8]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	0018      	movs	r0, r3
 8001c32:	f000 f91b 	bl	8001e6c <I2C_IsErrorOccurred>
 8001c36:	1e03      	subs	r3, r0, #0
 8001c38:	d001      	beq.n	8001c3e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e030      	b.n	8001ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	3301      	adds	r3, #1
 8001c42:	d025      	beq.n	8001c90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c44:	f7ff fa40 	bl	80010c8 <HAL_GetTick>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d302      	bcc.n	8001c5a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d11a      	bne.n	8001c90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	2202      	movs	r2, #2
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d013      	beq.n	8001c90 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2241      	movs	r2, #65	@ 0x41
 8001c78:	2120      	movs	r1, #32
 8001c7a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2242      	movs	r2, #66	@ 0x42
 8001c80:	2100      	movs	r1, #0
 8001c82:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2240      	movs	r2, #64	@ 0x40
 8001c88:	2100      	movs	r1, #0
 8001c8a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e007      	b.n	8001ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	2202      	movs	r2, #2
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d1c5      	bne.n	8001c2a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b004      	add	sp, #16
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cb4:	e02f      	b.n	8001d16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f000 f8d5 	bl	8001e6c <I2C_IsErrorOccurred>
 8001cc2:	1e03      	subs	r3, r0, #0
 8001cc4:	d001      	beq.n	8001cca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e02d      	b.n	8001d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cca:	f7ff f9fd 	bl	80010c8 <HAL_GetTick>
 8001cce:	0002      	movs	r2, r0
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d302      	bcc.n	8001ce0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d11a      	bne.n	8001d16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b20      	cmp	r3, #32
 8001cec:	d013      	beq.n	8001d16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	2220      	movs	r2, #32
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2241      	movs	r2, #65	@ 0x41
 8001cfe:	2120      	movs	r1, #32
 8001d00:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2242      	movs	r2, #66	@ 0x42
 8001d06:	2100      	movs	r1, #0
 8001d08:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2240      	movs	r2, #64	@ 0x40
 8001d0e:	2100      	movs	r1, #0
 8001d10:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e007      	b.n	8001d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	4013      	ands	r3, r2
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	d1c8      	bne.n	8001cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	0018      	movs	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b004      	add	sp, #16
 8001d2c:	bd80      	pop	{r7, pc}
	...

08001d30 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d3c:	2317      	movs	r3, #23
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001d44:	e07b      	b.n	8001e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	68b9      	ldr	r1, [r7, #8]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	f000 f88d 	bl	8001e6c <I2C_IsErrorOccurred>
 8001d52:	1e03      	subs	r3, r0, #0
 8001d54:	d003      	beq.n	8001d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8001d56:	2317      	movs	r3, #23
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	2220      	movs	r2, #32
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b20      	cmp	r3, #32
 8001d6a:	d140      	bne.n	8001dee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8001d6c:	2117      	movs	r1, #23
 8001d6e:	187b      	adds	r3, r7, r1
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d13b      	bne.n	8001dee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d106      	bne.n	8001d92 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001d8c:	187b      	adds	r3, r7, r1
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	2210      	movs	r2, #16
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d123      	bne.n	8001de8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2210      	movs	r2, #16
 8001da6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2204      	movs	r2, #4
 8001dac:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2220      	movs	r2, #32
 8001db4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4929      	ldr	r1, [pc, #164]	@ (8001e68 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8001dc2:	400a      	ands	r2, r1
 8001dc4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2241      	movs	r2, #65	@ 0x41
 8001dca:	2120      	movs	r1, #32
 8001dcc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2242      	movs	r2, #66	@ 0x42
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2240      	movs	r2, #64	@ 0x40
 8001dda:	2100      	movs	r1, #0
 8001ddc:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8001dde:	2317      	movs	r3, #23
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	e002      	b.n	8001dee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001dee:	f7ff f96b 	bl	80010c8 <HAL_GetTick>
 8001df2:	0002      	movs	r2, r0
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	68ba      	ldr	r2, [r7, #8]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d302      	bcc.n	8001e04 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d11c      	bne.n	8001e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8001e04:	2017      	movs	r0, #23
 8001e06:	183b      	adds	r3, r7, r0
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d117      	bne.n	8001e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	2204      	movs	r2, #4
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b04      	cmp	r3, #4
 8001e1a:	d010      	beq.n	8001e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e20:	2220      	movs	r2, #32
 8001e22:	431a      	orrs	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2241      	movs	r2, #65	@ 0x41
 8001e2c:	2120      	movs	r1, #32
 8001e2e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2240      	movs	r2, #64	@ 0x40
 8001e34:	2100      	movs	r1, #0
 8001e36:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8001e38:	183b      	adds	r3, r7, r0
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	2204      	movs	r2, #4
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d005      	beq.n	8001e58 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8001e4c:	2317      	movs	r3, #23
 8001e4e:	18fb      	adds	r3, r7, r3
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d100      	bne.n	8001e58 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8001e56:	e776      	b.n	8001d46 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8001e58:	2317      	movs	r3, #23
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	781b      	ldrb	r3, [r3, #0]
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b006      	add	sp, #24
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			@ (mov r8, r8)
 8001e68:	fe00e800 	.word	0xfe00e800

08001e6c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	@ 0x28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e78:	2327      	movs	r3, #39	@ 0x27
 8001e7a:	18fb      	adds	r3, r7, r3
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	2210      	movs	r2, #16
 8001e94:	4013      	ands	r3, r2
 8001e96:	d100      	bne.n	8001e9a <I2C_IsErrorOccurred+0x2e>
 8001e98:	e079      	b.n	8001f8e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2210      	movs	r2, #16
 8001ea0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001ea2:	e057      	b.n	8001f54 <I2C_IsErrorOccurred+0xe8>
 8001ea4:	2227      	movs	r2, #39	@ 0x27
 8001ea6:	18bb      	adds	r3, r7, r2
 8001ea8:	18ba      	adds	r2, r7, r2
 8001eaa:	7812      	ldrb	r2, [r2, #0]
 8001eac:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	d04f      	beq.n	8001f54 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001eb4:	f7ff f908 	bl	80010c8 <HAL_GetTick>
 8001eb8:	0002      	movs	r2, r0
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	68ba      	ldr	r2, [r7, #8]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d302      	bcc.n	8001eca <I2C_IsErrorOccurred+0x5e>
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d144      	bne.n	8001f54 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	2380      	movs	r3, #128	@ 0x80
 8001ed2:	01db      	lsls	r3, r3, #7
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001ed8:	2013      	movs	r0, #19
 8001eda:	183b      	adds	r3, r7, r0
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	2142      	movs	r1, #66	@ 0x42
 8001ee0:	5c52      	ldrb	r2, [r2, r1]
 8001ee2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	699a      	ldr	r2, [r3, #24]
 8001eea:	2380      	movs	r3, #128	@ 0x80
 8001eec:	021b      	lsls	r3, r3, #8
 8001eee:	401a      	ands	r2, r3
 8001ef0:	2380      	movs	r3, #128	@ 0x80
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d126      	bne.n	8001f46 <I2C_IsErrorOccurred+0xda>
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	2380      	movs	r3, #128	@ 0x80
 8001efc:	01db      	lsls	r3, r3, #7
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d021      	beq.n	8001f46 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001f02:	183b      	adds	r3, r7, r0
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b20      	cmp	r3, #32
 8001f08:	d01d      	beq.n	8001f46 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2180      	movs	r1, #128	@ 0x80
 8001f16:	01c9      	lsls	r1, r1, #7
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001f1c:	f7ff f8d4 	bl	80010c8 <HAL_GetTick>
 8001f20:	0003      	movs	r3, r0
 8001f22:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f24:	e00f      	b.n	8001f46 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001f26:	f7ff f8cf 	bl	80010c8 <HAL_GetTick>
 8001f2a:	0002      	movs	r2, r0
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b19      	cmp	r3, #25
 8001f32:	d908      	bls.n	8001f46 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001f34:	6a3b      	ldr	r3, [r7, #32]
 8001f36:	2220      	movs	r2, #32
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001f3c:	2327      	movs	r3, #39	@ 0x27
 8001f3e:	18fb      	adds	r3, r7, r3
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]

              break;
 8001f44:	e006      	b.n	8001f54 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	4013      	ands	r3, r2
 8001f50:	2b20      	cmp	r3, #32
 8001f52:	d1e8      	bne.n	8001f26 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	2b20      	cmp	r3, #32
 8001f60:	d004      	beq.n	8001f6c <I2C_IsErrorOccurred+0x100>
 8001f62:	2327      	movs	r3, #39	@ 0x27
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d09b      	beq.n	8001ea4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001f6c:	2327      	movs	r3, #39	@ 0x27
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d103      	bne.n	8001f7e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	2204      	movs	r2, #4
 8001f82:	4313      	orrs	r3, r2
 8001f84:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001f86:	2327      	movs	r3, #39	@ 0x27
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d00c      	beq.n	8001fba <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001fa0:	6a3b      	ldr	r3, [r7, #32]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2280      	movs	r2, #128	@ 0x80
 8001fae:	0052      	lsls	r2, r2, #1
 8001fb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001fb2:	2327      	movs	r3, #39	@ 0x27
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	2380      	movs	r3, #128	@ 0x80
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d00c      	beq.n	8001fde <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	2208      	movs	r2, #8
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2280      	movs	r2, #128	@ 0x80
 8001fd2:	00d2      	lsls	r2, r2, #3
 8001fd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001fd6:	2327      	movs	r3, #39	@ 0x27
 8001fd8:	18fb      	adds	r3, r7, r3
 8001fda:	2201      	movs	r2, #1
 8001fdc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	2380      	movs	r3, #128	@ 0x80
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d00c      	beq.n	8002002 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	2202      	movs	r2, #2
 8001fec:	4313      	orrs	r3, r2
 8001fee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2280      	movs	r2, #128	@ 0x80
 8001ff6:	0092      	lsls	r2, r2, #2
 8001ff8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ffa:	2327      	movs	r3, #39	@ 0x27
 8001ffc:	18fb      	adds	r3, r7, r3
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002002:	2327      	movs	r3, #39	@ 0x27
 8002004:	18fb      	adds	r3, r7, r3
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01d      	beq.n	8002048 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	0018      	movs	r0, r3
 8002010:	f7ff fd8a 	bl	8001b28 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	685a      	ldr	r2, [r3, #4]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	490e      	ldr	r1, [pc, #56]	@ (8002058 <I2C_IsErrorOccurred+0x1ec>)
 8002020:	400a      	ands	r2, r1
 8002022:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	431a      	orrs	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2241      	movs	r2, #65	@ 0x41
 8002034:	2120      	movs	r1, #32
 8002036:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2242      	movs	r2, #66	@ 0x42
 800203c:	2100      	movs	r1, #0
 800203e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2240      	movs	r2, #64	@ 0x40
 8002044:	2100      	movs	r1, #0
 8002046:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002048:	2327      	movs	r3, #39	@ 0x27
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	781b      	ldrb	r3, [r3, #0]
}
 800204e:	0018      	movs	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	b00a      	add	sp, #40	@ 0x28
 8002054:	bd80      	pop	{r7, pc}
 8002056:	46c0      	nop			@ (mov r8, r8)
 8002058:	fe00e800 	.word	0xfe00e800

0800205c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800205c:	b590      	push	{r4, r7, lr}
 800205e:	b087      	sub	sp, #28
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	0008      	movs	r0, r1
 8002066:	0011      	movs	r1, r2
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	240a      	movs	r4, #10
 800206c:	193b      	adds	r3, r7, r4
 800206e:	1c02      	adds	r2, r0, #0
 8002070:	801a      	strh	r2, [r3, #0]
 8002072:	2009      	movs	r0, #9
 8002074:	183b      	adds	r3, r7, r0
 8002076:	1c0a      	adds	r2, r1, #0
 8002078:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800207a:	193b      	adds	r3, r7, r4
 800207c:	881b      	ldrh	r3, [r3, #0]
 800207e:	059b      	lsls	r3, r3, #22
 8002080:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002082:	183b      	adds	r3, r7, r0
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	0419      	lsls	r1, r3, #16
 8002088:	23ff      	movs	r3, #255	@ 0xff
 800208a:	041b      	lsls	r3, r3, #16
 800208c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800208e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002096:	4313      	orrs	r3, r2
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	085b      	lsrs	r3, r3, #1
 800209c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80020a6:	0d51      	lsrs	r1, r2, #21
 80020a8:	2280      	movs	r2, #128	@ 0x80
 80020aa:	00d2      	lsls	r2, r2, #3
 80020ac:	400a      	ands	r2, r1
 80020ae:	4907      	ldr	r1, [pc, #28]	@ (80020cc <I2C_TransferConfig+0x70>)
 80020b0:	430a      	orrs	r2, r1
 80020b2:	43d2      	mvns	r2, r2
 80020b4:	401a      	ands	r2, r3
 80020b6:	0011      	movs	r1, r2
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	430a      	orrs	r2, r1
 80020c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80020c2:	46c0      	nop			@ (mov r8, r8)
 80020c4:	46bd      	mov	sp, r7
 80020c6:	b007      	add	sp, #28
 80020c8:	bd90      	pop	{r4, r7, pc}
 80020ca:	46c0      	nop			@ (mov r8, r8)
 80020cc:	03ff63ff 	.word	0x03ff63ff

080020d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2241      	movs	r2, #65	@ 0x41
 80020de:	5c9b      	ldrb	r3, [r3, r2]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b20      	cmp	r3, #32
 80020e4:	d138      	bne.n	8002158 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2240      	movs	r2, #64	@ 0x40
 80020ea:	5c9b      	ldrb	r3, [r3, r2]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80020f0:	2302      	movs	r3, #2
 80020f2:	e032      	b.n	800215a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2240      	movs	r2, #64	@ 0x40
 80020f8:	2101      	movs	r1, #1
 80020fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2241      	movs	r2, #65	@ 0x41
 8002100:	2124      	movs	r1, #36	@ 0x24
 8002102:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2101      	movs	r1, #1
 8002110:	438a      	bics	r2, r1
 8002112:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4911      	ldr	r1, [pc, #68]	@ (8002164 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002120:	400a      	ands	r2, r1
 8002122:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6819      	ldr	r1, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2101      	movs	r1, #1
 8002140:	430a      	orrs	r2, r1
 8002142:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2241      	movs	r2, #65	@ 0x41
 8002148:	2120      	movs	r1, #32
 800214a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2240      	movs	r2, #64	@ 0x40
 8002150:	2100      	movs	r1, #0
 8002152:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	e000      	b.n	800215a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002158:	2302      	movs	r3, #2
  }
}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b002      	add	sp, #8
 8002160:	bd80      	pop	{r7, pc}
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	ffffefff 	.word	0xffffefff

08002168 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2241      	movs	r2, #65	@ 0x41
 8002176:	5c9b      	ldrb	r3, [r3, r2]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b20      	cmp	r3, #32
 800217c:	d139      	bne.n	80021f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2240      	movs	r2, #64	@ 0x40
 8002182:	5c9b      	ldrb	r3, [r3, r2]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d101      	bne.n	800218c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002188:	2302      	movs	r3, #2
 800218a:	e033      	b.n	80021f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2240      	movs	r2, #64	@ 0x40
 8002190:	2101      	movs	r1, #1
 8002192:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2241      	movs	r2, #65	@ 0x41
 8002198:	2124      	movs	r1, #36	@ 0x24
 800219a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2101      	movs	r1, #1
 80021a8:	438a      	bics	r2, r1
 80021aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4a11      	ldr	r2, [pc, #68]	@ (80021fc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80021b8:	4013      	ands	r3, r2
 80021ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	021b      	lsls	r3, r3, #8
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2101      	movs	r1, #1
 80021da:	430a      	orrs	r2, r1
 80021dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2241      	movs	r2, #65	@ 0x41
 80021e2:	2120      	movs	r1, #32
 80021e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2240      	movs	r2, #64	@ 0x40
 80021ea:	2100      	movs	r1, #0
 80021ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	e000      	b.n	80021f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80021f2:	2302      	movs	r3, #2
  }
}
 80021f4:	0018      	movs	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b004      	add	sp, #16
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	fffff0ff 	.word	0xfffff0ff

08002200 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002200:	b5b0      	push	{r4, r5, r7, lr}
 8002202:	b08a      	sub	sp, #40	@ 0x28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d102      	bne.n	8002214 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	f000 fbaf 	bl	8002972 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002214:	4bcf      	ldr	r3, [pc, #828]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	220c      	movs	r2, #12
 800221a:	4013      	ands	r3, r2
 800221c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800221e:	4bcd      	ldr	r3, [pc, #820]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	2380      	movs	r3, #128	@ 0x80
 8002224:	025b      	lsls	r3, r3, #9
 8002226:	4013      	ands	r3, r2
 8002228:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2201      	movs	r2, #1
 8002230:	4013      	ands	r3, r2
 8002232:	d100      	bne.n	8002236 <HAL_RCC_OscConfig+0x36>
 8002234:	e07e      	b.n	8002334 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	2b08      	cmp	r3, #8
 800223a:	d007      	beq.n	800224c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	2b0c      	cmp	r3, #12
 8002240:	d112      	bne.n	8002268 <HAL_RCC_OscConfig+0x68>
 8002242:	69fa      	ldr	r2, [r7, #28]
 8002244:	2380      	movs	r3, #128	@ 0x80
 8002246:	025b      	lsls	r3, r3, #9
 8002248:	429a      	cmp	r2, r3
 800224a:	d10d      	bne.n	8002268 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224c:	4bc1      	ldr	r3, [pc, #772]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	@ 0x80
 8002252:	029b      	lsls	r3, r3, #10
 8002254:	4013      	ands	r3, r2
 8002256:	d100      	bne.n	800225a <HAL_RCC_OscConfig+0x5a>
 8002258:	e06b      	b.n	8002332 <HAL_RCC_OscConfig+0x132>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d167      	bne.n	8002332 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	f000 fb85 	bl	8002972 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	2380      	movs	r3, #128	@ 0x80
 800226e:	025b      	lsls	r3, r3, #9
 8002270:	429a      	cmp	r2, r3
 8002272:	d107      	bne.n	8002284 <HAL_RCC_OscConfig+0x84>
 8002274:	4bb7      	ldr	r3, [pc, #732]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4bb6      	ldr	r3, [pc, #728]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	0249      	lsls	r1, r1, #9
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	e027      	b.n	80022d4 <HAL_RCC_OscConfig+0xd4>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	23a0      	movs	r3, #160	@ 0xa0
 800228a:	02db      	lsls	r3, r3, #11
 800228c:	429a      	cmp	r2, r3
 800228e:	d10e      	bne.n	80022ae <HAL_RCC_OscConfig+0xae>
 8002290:	4bb0      	ldr	r3, [pc, #704]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4baf      	ldr	r3, [pc, #700]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002296:	2180      	movs	r1, #128	@ 0x80
 8002298:	02c9      	lsls	r1, r1, #11
 800229a:	430a      	orrs	r2, r1
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	4bad      	ldr	r3, [pc, #692]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	4bac      	ldr	r3, [pc, #688]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022a4:	2180      	movs	r1, #128	@ 0x80
 80022a6:	0249      	lsls	r1, r1, #9
 80022a8:	430a      	orrs	r2, r1
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	e012      	b.n	80022d4 <HAL_RCC_OscConfig+0xd4>
 80022ae:	4ba9      	ldr	r3, [pc, #676]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4ba8      	ldr	r3, [pc, #672]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022b4:	49a8      	ldr	r1, [pc, #672]	@ (8002558 <HAL_RCC_OscConfig+0x358>)
 80022b6:	400a      	ands	r2, r1
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	4ba6      	ldr	r3, [pc, #664]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	2380      	movs	r3, #128	@ 0x80
 80022c0:	025b      	lsls	r3, r3, #9
 80022c2:	4013      	ands	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4ba2      	ldr	r3, [pc, #648]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4ba1      	ldr	r3, [pc, #644]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022ce:	49a3      	ldr	r1, [pc, #652]	@ (800255c <HAL_RCC_OscConfig+0x35c>)
 80022d0:	400a      	ands	r2, r1
 80022d2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d015      	beq.n	8002308 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7fe fef4 	bl	80010c8 <HAL_GetTick>
 80022e0:	0003      	movs	r3, r0
 80022e2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022e4:	e009      	b.n	80022fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022e6:	f7fe feef 	bl	80010c8 <HAL_GetTick>
 80022ea:	0002      	movs	r2, r0
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b64      	cmp	r3, #100	@ 0x64
 80022f2:	d902      	bls.n	80022fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	f000 fb3c 	bl	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022fa:	4b96      	ldr	r3, [pc, #600]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	2380      	movs	r3, #128	@ 0x80
 8002300:	029b      	lsls	r3, r3, #10
 8002302:	4013      	ands	r3, r2
 8002304:	d0ef      	beq.n	80022e6 <HAL_RCC_OscConfig+0xe6>
 8002306:	e015      	b.n	8002334 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7fe fede 	bl	80010c8 <HAL_GetTick>
 800230c:	0003      	movs	r3, r0
 800230e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002312:	f7fe fed9 	bl	80010c8 <HAL_GetTick>
 8002316:	0002      	movs	r2, r0
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b64      	cmp	r3, #100	@ 0x64
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e326      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002324:	4b8b      	ldr	r3, [pc, #556]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	2380      	movs	r3, #128	@ 0x80
 800232a:	029b      	lsls	r3, r3, #10
 800232c:	4013      	ands	r3, r2
 800232e:	d1f0      	bne.n	8002312 <HAL_RCC_OscConfig+0x112>
 8002330:	e000      	b.n	8002334 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002332:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2202      	movs	r2, #2
 800233a:	4013      	ands	r3, r2
 800233c:	d100      	bne.n	8002340 <HAL_RCC_OscConfig+0x140>
 800233e:	e08b      	b.n	8002458 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002346:	6a3b      	ldr	r3, [r7, #32]
 8002348:	2b04      	cmp	r3, #4
 800234a:	d005      	beq.n	8002358 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800234c:	6a3b      	ldr	r3, [r7, #32]
 800234e:	2b0c      	cmp	r3, #12
 8002350:	d13e      	bne.n	80023d0 <HAL_RCC_OscConfig+0x1d0>
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d13b      	bne.n	80023d0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002358:	4b7e      	ldr	r3, [pc, #504]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2204      	movs	r2, #4
 800235e:	4013      	ands	r3, r2
 8002360:	d004      	beq.n	800236c <HAL_RCC_OscConfig+0x16c>
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e302      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800236c:	4b79      	ldr	r3, [pc, #484]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	4a7b      	ldr	r2, [pc, #492]	@ (8002560 <HAL_RCC_OscConfig+0x360>)
 8002372:	4013      	ands	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	021a      	lsls	r2, r3, #8
 800237c:	4b75      	ldr	r3, [pc, #468]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800237e:	430a      	orrs	r2, r1
 8002380:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002382:	4b74      	ldr	r3, [pc, #464]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2209      	movs	r2, #9
 8002388:	4393      	bics	r3, r2
 800238a:	0019      	movs	r1, r3
 800238c:	4b71      	ldr	r3, [pc, #452]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800238e:	697a      	ldr	r2, [r7, #20]
 8002390:	430a      	orrs	r2, r1
 8002392:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002394:	f000 fc40 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8002398:	0001      	movs	r1, r0
 800239a:	4b6e      	ldr	r3, [pc, #440]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	220f      	movs	r2, #15
 80023a2:	4013      	ands	r3, r2
 80023a4:	4a6f      	ldr	r2, [pc, #444]	@ (8002564 <HAL_RCC_OscConfig+0x364>)
 80023a6:	5cd3      	ldrb	r3, [r2, r3]
 80023a8:	000a      	movs	r2, r1
 80023aa:	40da      	lsrs	r2, r3
 80023ac:	4b6e      	ldr	r3, [pc, #440]	@ (8002568 <HAL_RCC_OscConfig+0x368>)
 80023ae:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80023b0:	4b6e      	ldr	r3, [pc, #440]	@ (800256c <HAL_RCC_OscConfig+0x36c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2513      	movs	r5, #19
 80023b6:	197c      	adds	r4, r7, r5
 80023b8:	0018      	movs	r0, r3
 80023ba:	f7fe fe3f 	bl	800103c <HAL_InitTick>
 80023be:	0003      	movs	r3, r0
 80023c0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80023c2:	197b      	adds	r3, r7, r5
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d046      	beq.n	8002458 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80023ca:	197b      	adds	r3, r7, r5
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	e2d0      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d027      	beq.n	8002426 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80023d6:	4b5f      	ldr	r3, [pc, #380]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2209      	movs	r2, #9
 80023dc:	4393      	bics	r3, r2
 80023de:	0019      	movs	r1, r3
 80023e0:	4b5c      	ldr	r3, [pc, #368]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e8:	f7fe fe6e 	bl	80010c8 <HAL_GetTick>
 80023ec:	0003      	movs	r3, r0
 80023ee:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023f2:	f7fe fe69 	bl	80010c8 <HAL_GetTick>
 80023f6:	0002      	movs	r2, r0
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e2b6      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002404:	4b53      	ldr	r3, [pc, #332]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2204      	movs	r2, #4
 800240a:	4013      	ands	r3, r2
 800240c:	d0f1      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240e:	4b51      	ldr	r3, [pc, #324]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	4a53      	ldr	r2, [pc, #332]	@ (8002560 <HAL_RCC_OscConfig+0x360>)
 8002414:	4013      	ands	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	021a      	lsls	r2, r3, #8
 800241e:	4b4d      	ldr	r3, [pc, #308]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002420:	430a      	orrs	r2, r1
 8002422:	605a      	str	r2, [r3, #4]
 8002424:	e018      	b.n	8002458 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002426:	4b4b      	ldr	r3, [pc, #300]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4b4a      	ldr	r3, [pc, #296]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800242c:	2101      	movs	r1, #1
 800242e:	438a      	bics	r2, r1
 8002430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002432:	f7fe fe49 	bl	80010c8 <HAL_GetTick>
 8002436:	0003      	movs	r3, r0
 8002438:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800243c:	f7fe fe44 	bl	80010c8 <HAL_GetTick>
 8002440:	0002      	movs	r2, r0
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e291      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800244e:	4b41      	ldr	r3, [pc, #260]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2204      	movs	r2, #4
 8002454:	4013      	ands	r3, r2
 8002456:	d1f1      	bne.n	800243c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2210      	movs	r2, #16
 800245e:	4013      	ands	r3, r2
 8002460:	d100      	bne.n	8002464 <HAL_RCC_OscConfig+0x264>
 8002462:	e0a1      	b.n	80025a8 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002464:	6a3b      	ldr	r3, [r7, #32]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d140      	bne.n	80024ec <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800246a:	4b3a      	ldr	r3, [pc, #232]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	2380      	movs	r3, #128	@ 0x80
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4013      	ands	r3, r2
 8002474:	d005      	beq.n	8002482 <HAL_RCC_OscConfig+0x282>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e277      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002482:	4b34      	ldr	r3, [pc, #208]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4a3a      	ldr	r2, [pc, #232]	@ (8002570 <HAL_RCC_OscConfig+0x370>)
 8002488:	4013      	ands	r3, r2
 800248a:	0019      	movs	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002490:	4b30      	ldr	r3, [pc, #192]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002496:	4b2f      	ldr	r3, [pc, #188]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	021b      	lsls	r3, r3, #8
 800249c:	0a19      	lsrs	r1, r3, #8
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	061a      	lsls	r2, r3, #24
 80024a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80024a6:	430a      	orrs	r2, r1
 80024a8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ae:	0b5b      	lsrs	r3, r3, #13
 80024b0:	3301      	adds	r3, #1
 80024b2:	2280      	movs	r2, #128	@ 0x80
 80024b4:	0212      	lsls	r2, r2, #8
 80024b6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80024b8:	4b26      	ldr	r3, [pc, #152]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	091b      	lsrs	r3, r3, #4
 80024be:	210f      	movs	r1, #15
 80024c0:	400b      	ands	r3, r1
 80024c2:	4928      	ldr	r1, [pc, #160]	@ (8002564 <HAL_RCC_OscConfig+0x364>)
 80024c4:	5ccb      	ldrb	r3, [r1, r3]
 80024c6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024c8:	4b27      	ldr	r3, [pc, #156]	@ (8002568 <HAL_RCC_OscConfig+0x368>)
 80024ca:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80024cc:	4b27      	ldr	r3, [pc, #156]	@ (800256c <HAL_RCC_OscConfig+0x36c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2513      	movs	r5, #19
 80024d2:	197c      	adds	r4, r7, r5
 80024d4:	0018      	movs	r0, r3
 80024d6:	f7fe fdb1 	bl	800103c <HAL_InitTick>
 80024da:	0003      	movs	r3, r0
 80024dc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80024de:	197b      	adds	r3, r7, r5
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d060      	beq.n	80025a8 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80024e6:	197b      	adds	r3, r7, r5
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	e242      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	69db      	ldr	r3, [r3, #28]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d03f      	beq.n	8002574 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024f4:	4b17      	ldr	r3, [pc, #92]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4b16      	ldr	r3, [pc, #88]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 80024fa:	2180      	movs	r1, #128	@ 0x80
 80024fc:	0049      	lsls	r1, r1, #1
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002502:	f7fe fde1 	bl	80010c8 <HAL_GetTick>
 8002506:	0003      	movs	r3, r0
 8002508:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800250c:	f7fe fddc 	bl	80010c8 <HAL_GetTick>
 8002510:	0002      	movs	r2, r0
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e229      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800251e:	4b0d      	ldr	r3, [pc, #52]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	2380      	movs	r3, #128	@ 0x80
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4013      	ands	r3, r2
 8002528:	d0f0      	beq.n	800250c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800252a:	4b0a      	ldr	r3, [pc, #40]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	4a10      	ldr	r2, [pc, #64]	@ (8002570 <HAL_RCC_OscConfig+0x370>)
 8002530:	4013      	ands	r3, r2
 8002532:	0019      	movs	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002538:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800253a:	430a      	orrs	r2, r1
 800253c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800253e:	4b05      	ldr	r3, [pc, #20]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	021b      	lsls	r3, r3, #8
 8002544:	0a19      	lsrs	r1, r3, #8
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	061a      	lsls	r2, r3, #24
 800254c:	4b01      	ldr	r3, [pc, #4]	@ (8002554 <HAL_RCC_OscConfig+0x354>)
 800254e:	430a      	orrs	r2, r1
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	e029      	b.n	80025a8 <HAL_RCC_OscConfig+0x3a8>
 8002554:	40021000 	.word	0x40021000
 8002558:	fffeffff 	.word	0xfffeffff
 800255c:	fffbffff 	.word	0xfffbffff
 8002560:	ffffe0ff 	.word	0xffffe0ff
 8002564:	08004570 	.word	0x08004570
 8002568:	20000000 	.word	0x20000000
 800256c:	20000004 	.word	0x20000004
 8002570:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002574:	4bbd      	ldr	r3, [pc, #756]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4bbc      	ldr	r3, [pc, #752]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 800257a:	49bd      	ldr	r1, [pc, #756]	@ (8002870 <HAL_RCC_OscConfig+0x670>)
 800257c:	400a      	ands	r2, r1
 800257e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002580:	f7fe fda2 	bl	80010c8 <HAL_GetTick>
 8002584:	0003      	movs	r3, r0
 8002586:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800258a:	f7fe fd9d 	bl	80010c8 <HAL_GetTick>
 800258e:	0002      	movs	r2, r0
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1ea      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800259c:	4bb3      	ldr	r3, [pc, #716]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	2380      	movs	r3, #128	@ 0x80
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4013      	ands	r3, r2
 80025a6:	d1f0      	bne.n	800258a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2208      	movs	r2, #8
 80025ae:	4013      	ands	r3, r2
 80025b0:	d036      	beq.n	8002620 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d019      	beq.n	80025ee <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ba:	4bac      	ldr	r3, [pc, #688]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80025bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80025be:	4bab      	ldr	r3, [pc, #684]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80025c0:	2101      	movs	r1, #1
 80025c2:	430a      	orrs	r2, r1
 80025c4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7fe fd7f 	bl	80010c8 <HAL_GetTick>
 80025ca:	0003      	movs	r3, r0
 80025cc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025d0:	f7fe fd7a 	bl	80010c8 <HAL_GetTick>
 80025d4:	0002      	movs	r2, r0
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e1c7      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025e2:	4ba2      	ldr	r3, [pc, #648]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80025e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025e6:	2202      	movs	r2, #2
 80025e8:	4013      	ands	r3, r2
 80025ea:	d0f1      	beq.n	80025d0 <HAL_RCC_OscConfig+0x3d0>
 80025ec:	e018      	b.n	8002620 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025ee:	4b9f      	ldr	r3, [pc, #636]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80025f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80025f2:	4b9e      	ldr	r3, [pc, #632]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80025f4:	2101      	movs	r1, #1
 80025f6:	438a      	bics	r2, r1
 80025f8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fa:	f7fe fd65 	bl	80010c8 <HAL_GetTick>
 80025fe:	0003      	movs	r3, r0
 8002600:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002604:	f7fe fd60 	bl	80010c8 <HAL_GetTick>
 8002608:	0002      	movs	r2, r0
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e1ad      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002616:	4b95      	ldr	r3, [pc, #596]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800261a:	2202      	movs	r2, #2
 800261c:	4013      	ands	r3, r2
 800261e:	d1f1      	bne.n	8002604 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2204      	movs	r2, #4
 8002626:	4013      	ands	r3, r2
 8002628:	d100      	bne.n	800262c <HAL_RCC_OscConfig+0x42c>
 800262a:	e0ae      	b.n	800278a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800262c:	2027      	movs	r0, #39	@ 0x27
 800262e:	183b      	adds	r3, r7, r0
 8002630:	2200      	movs	r2, #0
 8002632:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002634:	4b8d      	ldr	r3, [pc, #564]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002638:	2380      	movs	r3, #128	@ 0x80
 800263a:	055b      	lsls	r3, r3, #21
 800263c:	4013      	ands	r3, r2
 800263e:	d109      	bne.n	8002654 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002640:	4b8a      	ldr	r3, [pc, #552]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002642:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002644:	4b89      	ldr	r3, [pc, #548]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002646:	2180      	movs	r1, #128	@ 0x80
 8002648:	0549      	lsls	r1, r1, #21
 800264a:	430a      	orrs	r2, r1
 800264c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800264e:	183b      	adds	r3, r7, r0
 8002650:	2201      	movs	r2, #1
 8002652:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002654:	4b87      	ldr	r3, [pc, #540]	@ (8002874 <HAL_RCC_OscConfig+0x674>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	2380      	movs	r3, #128	@ 0x80
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	4013      	ands	r3, r2
 800265e:	d11a      	bne.n	8002696 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002660:	4b84      	ldr	r3, [pc, #528]	@ (8002874 <HAL_RCC_OscConfig+0x674>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b83      	ldr	r3, [pc, #524]	@ (8002874 <HAL_RCC_OscConfig+0x674>)
 8002666:	2180      	movs	r1, #128	@ 0x80
 8002668:	0049      	lsls	r1, r1, #1
 800266a:	430a      	orrs	r2, r1
 800266c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800266e:	f7fe fd2b 	bl	80010c8 <HAL_GetTick>
 8002672:	0003      	movs	r3, r0
 8002674:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002678:	f7fe fd26 	bl	80010c8 <HAL_GetTick>
 800267c:	0002      	movs	r2, r0
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	@ 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e173      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268a:	4b7a      	ldr	r3, [pc, #488]	@ (8002874 <HAL_RCC_OscConfig+0x674>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	2380      	movs	r3, #128	@ 0x80
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	4013      	ands	r3, r2
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	2380      	movs	r3, #128	@ 0x80
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	429a      	cmp	r2, r3
 80026a0:	d107      	bne.n	80026b2 <HAL_RCC_OscConfig+0x4b2>
 80026a2:	4b72      	ldr	r3, [pc, #456]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026a6:	4b71      	ldr	r3, [pc, #452]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026a8:	2180      	movs	r1, #128	@ 0x80
 80026aa:	0049      	lsls	r1, r1, #1
 80026ac:	430a      	orrs	r2, r1
 80026ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80026b0:	e031      	b.n	8002716 <HAL_RCC_OscConfig+0x516>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10c      	bne.n	80026d4 <HAL_RCC_OscConfig+0x4d4>
 80026ba:	4b6c      	ldr	r3, [pc, #432]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026be:	4b6b      	ldr	r3, [pc, #428]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026c0:	496b      	ldr	r1, [pc, #428]	@ (8002870 <HAL_RCC_OscConfig+0x670>)
 80026c2:	400a      	ands	r2, r1
 80026c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80026c6:	4b69      	ldr	r3, [pc, #420]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026ca:	4b68      	ldr	r3, [pc, #416]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026cc:	496a      	ldr	r1, [pc, #424]	@ (8002878 <HAL_RCC_OscConfig+0x678>)
 80026ce:	400a      	ands	r2, r1
 80026d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80026d2:	e020      	b.n	8002716 <HAL_RCC_OscConfig+0x516>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	23a0      	movs	r3, #160	@ 0xa0
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	429a      	cmp	r2, r3
 80026de:	d10e      	bne.n	80026fe <HAL_RCC_OscConfig+0x4fe>
 80026e0:	4b62      	ldr	r3, [pc, #392]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026e4:	4b61      	ldr	r3, [pc, #388]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026e6:	2180      	movs	r1, #128	@ 0x80
 80026e8:	00c9      	lsls	r1, r1, #3
 80026ea:	430a      	orrs	r2, r1
 80026ec:	651a      	str	r2, [r3, #80]	@ 0x50
 80026ee:	4b5f      	ldr	r3, [pc, #380]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026f2:	4b5e      	ldr	r3, [pc, #376]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80026f4:	2180      	movs	r1, #128	@ 0x80
 80026f6:	0049      	lsls	r1, r1, #1
 80026f8:	430a      	orrs	r2, r1
 80026fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80026fc:	e00b      	b.n	8002716 <HAL_RCC_OscConfig+0x516>
 80026fe:	4b5b      	ldr	r3, [pc, #364]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002700:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002702:	4b5a      	ldr	r3, [pc, #360]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002704:	495a      	ldr	r1, [pc, #360]	@ (8002870 <HAL_RCC_OscConfig+0x670>)
 8002706:	400a      	ands	r2, r1
 8002708:	651a      	str	r2, [r3, #80]	@ 0x50
 800270a:	4b58      	ldr	r3, [pc, #352]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 800270c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800270e:	4b57      	ldr	r3, [pc, #348]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002710:	4959      	ldr	r1, [pc, #356]	@ (8002878 <HAL_RCC_OscConfig+0x678>)
 8002712:	400a      	ands	r2, r1
 8002714:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d015      	beq.n	800274a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800271e:	f7fe fcd3 	bl	80010c8 <HAL_GetTick>
 8002722:	0003      	movs	r3, r0
 8002724:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002726:	e009      	b.n	800273c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002728:	f7fe fcce 	bl	80010c8 <HAL_GetTick>
 800272c:	0002      	movs	r2, r0
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	4a52      	ldr	r2, [pc, #328]	@ (800287c <HAL_RCC_OscConfig+0x67c>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d901      	bls.n	800273c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e11a      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800273c:	4b4b      	ldr	r3, [pc, #300]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 800273e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002740:	2380      	movs	r3, #128	@ 0x80
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4013      	ands	r3, r2
 8002746:	d0ef      	beq.n	8002728 <HAL_RCC_OscConfig+0x528>
 8002748:	e014      	b.n	8002774 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800274a:	f7fe fcbd 	bl	80010c8 <HAL_GetTick>
 800274e:	0003      	movs	r3, r0
 8002750:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002752:	e009      	b.n	8002768 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002754:	f7fe fcb8 	bl	80010c8 <HAL_GetTick>
 8002758:	0002      	movs	r2, r0
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	4a47      	ldr	r2, [pc, #284]	@ (800287c <HAL_RCC_OscConfig+0x67c>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e104      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002768:	4b40      	ldr	r3, [pc, #256]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 800276a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800276c:	2380      	movs	r3, #128	@ 0x80
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4013      	ands	r3, r2
 8002772:	d1ef      	bne.n	8002754 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002774:	2327      	movs	r3, #39	@ 0x27
 8002776:	18fb      	adds	r3, r7, r3
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d105      	bne.n	800278a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800277e:	4b3b      	ldr	r3, [pc, #236]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002780:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002782:	4b3a      	ldr	r3, [pc, #232]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002784:	493e      	ldr	r1, [pc, #248]	@ (8002880 <HAL_RCC_OscConfig+0x680>)
 8002786:	400a      	ands	r2, r1
 8002788:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2220      	movs	r2, #32
 8002790:	4013      	ands	r3, r2
 8002792:	d049      	beq.n	8002828 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d026      	beq.n	80027ea <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800279c:	4b33      	ldr	r3, [pc, #204]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	4b32      	ldr	r3, [pc, #200]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80027a2:	2101      	movs	r1, #1
 80027a4:	430a      	orrs	r2, r1
 80027a6:	609a      	str	r2, [r3, #8]
 80027a8:	4b30      	ldr	r3, [pc, #192]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80027aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ac:	4b2f      	ldr	r3, [pc, #188]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80027ae:	2101      	movs	r1, #1
 80027b0:	430a      	orrs	r2, r1
 80027b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80027b4:	4b33      	ldr	r3, [pc, #204]	@ (8002884 <HAL_RCC_OscConfig+0x684>)
 80027b6:	6a1a      	ldr	r2, [r3, #32]
 80027b8:	4b32      	ldr	r3, [pc, #200]	@ (8002884 <HAL_RCC_OscConfig+0x684>)
 80027ba:	2180      	movs	r1, #128	@ 0x80
 80027bc:	0189      	lsls	r1, r1, #6
 80027be:	430a      	orrs	r2, r1
 80027c0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c2:	f7fe fc81 	bl	80010c8 <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027cc:	f7fe fc7c 	bl	80010c8 <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e0c9      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027de:	4b23      	ldr	r3, [pc, #140]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2202      	movs	r2, #2
 80027e4:	4013      	ands	r3, r2
 80027e6:	d0f1      	beq.n	80027cc <HAL_RCC_OscConfig+0x5cc>
 80027e8:	e01e      	b.n	8002828 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80027ea:	4b20      	ldr	r3, [pc, #128]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	4b1f      	ldr	r3, [pc, #124]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 80027f0:	2101      	movs	r1, #1
 80027f2:	438a      	bics	r2, r1
 80027f4:	609a      	str	r2, [r3, #8]
 80027f6:	4b23      	ldr	r3, [pc, #140]	@ (8002884 <HAL_RCC_OscConfig+0x684>)
 80027f8:	6a1a      	ldr	r2, [r3, #32]
 80027fa:	4b22      	ldr	r3, [pc, #136]	@ (8002884 <HAL_RCC_OscConfig+0x684>)
 80027fc:	4922      	ldr	r1, [pc, #136]	@ (8002888 <HAL_RCC_OscConfig+0x688>)
 80027fe:	400a      	ands	r2, r1
 8002800:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002802:	f7fe fc61 	bl	80010c8 <HAL_GetTick>
 8002806:	0003      	movs	r3, r0
 8002808:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800280c:	f7fe fc5c 	bl	80010c8 <HAL_GetTick>
 8002810:	0002      	movs	r2, r0
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e0a9      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800281e:	4b13      	ldr	r3, [pc, #76]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2202      	movs	r2, #2
 8002824:	4013      	ands	r3, r2
 8002826:	d1f1      	bne.n	800280c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282c:	2b00      	cmp	r3, #0
 800282e:	d100      	bne.n	8002832 <HAL_RCC_OscConfig+0x632>
 8002830:	e09e      	b.n	8002970 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	2b0c      	cmp	r3, #12
 8002836:	d100      	bne.n	800283a <HAL_RCC_OscConfig+0x63a>
 8002838:	e077      	b.n	800292a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283e:	2b02      	cmp	r3, #2
 8002840:	d158      	bne.n	80028f4 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_RCC_OscConfig+0x66c>)
 8002848:	4910      	ldr	r1, [pc, #64]	@ (800288c <HAL_RCC_OscConfig+0x68c>)
 800284a:	400a      	ands	r2, r1
 800284c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284e:	f7fe fc3b 	bl	80010c8 <HAL_GetTick>
 8002852:	0003      	movs	r3, r0
 8002854:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002856:	e01b      	b.n	8002890 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002858:	f7fe fc36 	bl	80010c8 <HAL_GetTick>
 800285c:	0002      	movs	r2, r0
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d914      	bls.n	8002890 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e083      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
 800286a:	46c0      	nop			@ (mov r8, r8)
 800286c:	40021000 	.word	0x40021000
 8002870:	fffffeff 	.word	0xfffffeff
 8002874:	40007000 	.word	0x40007000
 8002878:	fffffbff 	.word	0xfffffbff
 800287c:	00001388 	.word	0x00001388
 8002880:	efffffff 	.word	0xefffffff
 8002884:	40010000 	.word	0x40010000
 8002888:	ffffdfff 	.word	0xffffdfff
 800288c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002890:	4b3a      	ldr	r3, [pc, #232]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	049b      	lsls	r3, r3, #18
 8002898:	4013      	ands	r3, r2
 800289a:	d1dd      	bne.n	8002858 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800289c:	4b37      	ldr	r3, [pc, #220]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	4a37      	ldr	r2, [pc, #220]	@ (8002980 <HAL_RCC_OscConfig+0x780>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b4:	431a      	orrs	r2, r3
 80028b6:	4b31      	ldr	r3, [pc, #196]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 80028b8:	430a      	orrs	r2, r1
 80028ba:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028bc:	4b2f      	ldr	r3, [pc, #188]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b2e      	ldr	r3, [pc, #184]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 80028c2:	2180      	movs	r1, #128	@ 0x80
 80028c4:	0449      	lsls	r1, r1, #17
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ca:	f7fe fbfd 	bl	80010c8 <HAL_GetTick>
 80028ce:	0003      	movs	r3, r0
 80028d0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028d4:	f7fe fbf8 	bl	80010c8 <HAL_GetTick>
 80028d8:	0002      	movs	r2, r0
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e045      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80028e6:	4b25      	ldr	r3, [pc, #148]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	2380      	movs	r3, #128	@ 0x80
 80028ec:	049b      	lsls	r3, r3, #18
 80028ee:	4013      	ands	r3, r2
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0x6d4>
 80028f2:	e03d      	b.n	8002970 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f4:	4b21      	ldr	r3, [pc, #132]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4b20      	ldr	r3, [pc, #128]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 80028fa:	4922      	ldr	r1, [pc, #136]	@ (8002984 <HAL_RCC_OscConfig+0x784>)
 80028fc:	400a      	ands	r2, r1
 80028fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7fe fbe2 	bl	80010c8 <HAL_GetTick>
 8002904:	0003      	movs	r3, r0
 8002906:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800290a:	f7fe fbdd 	bl	80010c8 <HAL_GetTick>
 800290e:	0002      	movs	r2, r0
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e02a      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800291c:	4b17      	ldr	r3, [pc, #92]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	2380      	movs	r3, #128	@ 0x80
 8002922:	049b      	lsls	r3, r3, #18
 8002924:	4013      	ands	r3, r2
 8002926:	d1f0      	bne.n	800290a <HAL_RCC_OscConfig+0x70a>
 8002928:	e022      	b.n	8002970 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e01d      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002936:	4b11      	ldr	r3, [pc, #68]	@ (800297c <HAL_RCC_OscConfig+0x77c>)
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293c:	69fa      	ldr	r2, [r7, #28]
 800293e:	2380      	movs	r3, #128	@ 0x80
 8002940:	025b      	lsls	r3, r3, #9
 8002942:	401a      	ands	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002948:	429a      	cmp	r2, r3
 800294a:	d10f      	bne.n	800296c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800294c:	69fa      	ldr	r2, [r7, #28]
 800294e:	23f0      	movs	r3, #240	@ 0xf0
 8002950:	039b      	lsls	r3, r3, #14
 8002952:	401a      	ands	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002958:	429a      	cmp	r2, r3
 800295a:	d107      	bne.n	800296c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800295c:	69fa      	ldr	r2, [r7, #28]
 800295e:	23c0      	movs	r3, #192	@ 0xc0
 8002960:	041b      	lsls	r3, r3, #16
 8002962:	401a      	ands	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002968:	429a      	cmp	r2, r3
 800296a:	d001      	beq.n	8002970 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	b00a      	add	sp, #40	@ 0x28
 8002978:	bdb0      	pop	{r4, r5, r7, pc}
 800297a:	46c0      	nop			@ (mov r8, r8)
 800297c:	40021000 	.word	0x40021000
 8002980:	ff02ffff 	.word	0xff02ffff
 8002984:	feffffff 	.word	0xfeffffff

08002988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002988:	b5b0      	push	{r4, r5, r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e128      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800299c:	4b96      	ldr	r3, [pc, #600]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2201      	movs	r2, #1
 80029a2:	4013      	ands	r3, r2
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d91e      	bls.n	80029e8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029aa:	4b93      	ldr	r3, [pc, #588]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2201      	movs	r2, #1
 80029b0:	4393      	bics	r3, r2
 80029b2:	0019      	movs	r1, r3
 80029b4:	4b90      	ldr	r3, [pc, #576]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029bc:	f7fe fb84 	bl	80010c8 <HAL_GetTick>
 80029c0:	0003      	movs	r3, r0
 80029c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c4:	e009      	b.n	80029da <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c6:	f7fe fb7f 	bl	80010c8 <HAL_GetTick>
 80029ca:	0002      	movs	r2, r0
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	4a8a      	ldr	r2, [pc, #552]	@ (8002bfc <HAL_RCC_ClockConfig+0x274>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e109      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029da:	4b87      	ldr	r3, [pc, #540]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2201      	movs	r2, #1
 80029e0:	4013      	ands	r3, r2
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d1ee      	bne.n	80029c6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	d009      	beq.n	8002a06 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f2:	4b83      	ldr	r3, [pc, #524]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	22f0      	movs	r2, #240	@ 0xf0
 80029f8:	4393      	bics	r3, r2
 80029fa:	0019      	movs	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	4b7f      	ldr	r3, [pc, #508]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a02:	430a      	orrs	r2, r1
 8002a04:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	d100      	bne.n	8002a12 <HAL_RCC_ClockConfig+0x8a>
 8002a10:	e089      	b.n	8002b26 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d107      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a1a:	4b79      	ldr	r3, [pc, #484]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	2380      	movs	r3, #128	@ 0x80
 8002a20:	029b      	lsls	r3, r3, #10
 8002a22:	4013      	ands	r3, r2
 8002a24:	d120      	bne.n	8002a68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e0e1      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b03      	cmp	r3, #3
 8002a30:	d107      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a32:	4b73      	ldr	r3, [pc, #460]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	2380      	movs	r3, #128	@ 0x80
 8002a38:	049b      	lsls	r3, r3, #18
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d114      	bne.n	8002a68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e0d5      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d106      	bne.n	8002a58 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2204      	movs	r2, #4
 8002a50:	4013      	ands	r3, r2
 8002a52:	d109      	bne.n	8002a68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0ca      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a58:	4b69      	ldr	r3, [pc, #420]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	2380      	movs	r3, #128	@ 0x80
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4013      	ands	r3, r2
 8002a62:	d101      	bne.n	8002a68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0c2      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a68:	4b65      	ldr	r3, [pc, #404]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	4393      	bics	r3, r2
 8002a70:	0019      	movs	r1, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	4b62      	ldr	r3, [pc, #392]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a7c:	f7fe fb24 	bl	80010c8 <HAL_GetTick>
 8002a80:	0003      	movs	r3, r0
 8002a82:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d111      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a8c:	e009      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a8e:	f7fe fb1b 	bl	80010c8 <HAL_GetTick>
 8002a92:	0002      	movs	r2, r0
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	4a58      	ldr	r2, [pc, #352]	@ (8002bfc <HAL_RCC_ClockConfig+0x274>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e0a5      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002aa2:	4b57      	ldr	r3, [pc, #348]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	220c      	movs	r2, #12
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b08      	cmp	r3, #8
 8002aac:	d1ef      	bne.n	8002a8e <HAL_RCC_ClockConfig+0x106>
 8002aae:	e03a      	b.n	8002b26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b03      	cmp	r3, #3
 8002ab6:	d111      	bne.n	8002adc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ab8:	e009      	b.n	8002ace <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aba:	f7fe fb05 	bl	80010c8 <HAL_GetTick>
 8002abe:	0002      	movs	r2, r0
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	4a4d      	ldr	r2, [pc, #308]	@ (8002bfc <HAL_RCC_ClockConfig+0x274>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e08f      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ace:	4b4c      	ldr	r3, [pc, #304]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	220c      	movs	r2, #12
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b0c      	cmp	r3, #12
 8002ad8:	d1ef      	bne.n	8002aba <HAL_RCC_ClockConfig+0x132>
 8002ada:	e024      	b.n	8002b26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d11b      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ae4:	e009      	b.n	8002afa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae6:	f7fe faef 	bl	80010c8 <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	4a42      	ldr	r2, [pc, #264]	@ (8002bfc <HAL_RCC_ClockConfig+0x274>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e079      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002afa:	4b41      	ldr	r3, [pc, #260]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	220c      	movs	r2, #12
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d1ef      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0x15e>
 8002b06:	e00e      	b.n	8002b26 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b08:	f7fe fade 	bl	80010c8 <HAL_GetTick>
 8002b0c:	0002      	movs	r2, r0
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	4a3a      	ldr	r2, [pc, #232]	@ (8002bfc <HAL_RCC_ClockConfig+0x274>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e068      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002b1c:	4b38      	ldr	r3, [pc, #224]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	220c      	movs	r2, #12
 8002b22:	4013      	ands	r3, r2
 8002b24:	d1f0      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b26:	4b34      	ldr	r3, [pc, #208]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d21e      	bcs.n	8002b72 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b34:	4b30      	ldr	r3, [pc, #192]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	4393      	bics	r3, r2
 8002b3c:	0019      	movs	r1, r3
 8002b3e:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	430a      	orrs	r2, r1
 8002b44:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b46:	f7fe fabf 	bl	80010c8 <HAL_GetTick>
 8002b4a:	0003      	movs	r3, r0
 8002b4c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4e:	e009      	b.n	8002b64 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b50:	f7fe faba 	bl	80010c8 <HAL_GetTick>
 8002b54:	0002      	movs	r2, r0
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	4a28      	ldr	r2, [pc, #160]	@ (8002bfc <HAL_RCC_ClockConfig+0x274>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e044      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b64:	4b24      	ldr	r3, [pc, #144]	@ (8002bf8 <HAL_RCC_ClockConfig+0x270>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d1ee      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2204      	movs	r2, #4
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d009      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b7c:	4b20      	ldr	r3, [pc, #128]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4a20      	ldr	r2, [pc, #128]	@ (8002c04 <HAL_RCC_ClockConfig+0x27c>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	0019      	movs	r1, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2208      	movs	r2, #8
 8002b96:	4013      	ands	r3, r2
 8002b98:	d00a      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b9a:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002c08 <HAL_RCC_ClockConfig+0x280>)
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	0019      	movs	r1, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	00da      	lsls	r2, r3, #3
 8002baa:	4b15      	ldr	r3, [pc, #84]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002bac:	430a      	orrs	r2, r1
 8002bae:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bb0:	f000 f832 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8002bb4:	0001      	movs	r1, r0
 8002bb6:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <HAL_RCC_ClockConfig+0x278>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	091b      	lsrs	r3, r3, #4
 8002bbc:	220f      	movs	r2, #15
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	4a12      	ldr	r2, [pc, #72]	@ (8002c0c <HAL_RCC_ClockConfig+0x284>)
 8002bc2:	5cd3      	ldrb	r3, [r2, r3]
 8002bc4:	000a      	movs	r2, r1
 8002bc6:	40da      	lsrs	r2, r3
 8002bc8:	4b11      	ldr	r3, [pc, #68]	@ (8002c10 <HAL_RCC_ClockConfig+0x288>)
 8002bca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bcc:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <HAL_RCC_ClockConfig+0x28c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	250b      	movs	r5, #11
 8002bd2:	197c      	adds	r4, r7, r5
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	f7fe fa31 	bl	800103c <HAL_InitTick>
 8002bda:	0003      	movs	r3, r0
 8002bdc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002bde:	197b      	adds	r3, r7, r5
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d002      	beq.n	8002bec <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002be6:	197b      	adds	r3, r7, r5
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	e000      	b.n	8002bee <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	0018      	movs	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b004      	add	sp, #16
 8002bf4:	bdb0      	pop	{r4, r5, r7, pc}
 8002bf6:	46c0      	nop			@ (mov r8, r8)
 8002bf8:	40022000 	.word	0x40022000
 8002bfc:	00001388 	.word	0x00001388
 8002c00:	40021000 	.word	0x40021000
 8002c04:	fffff8ff 	.word	0xfffff8ff
 8002c08:	ffffc7ff 	.word	0xffffc7ff
 8002c0c:	08004570 	.word	0x08004570
 8002c10:	20000000 	.word	0x20000000
 8002c14:	20000004 	.word	0x20000004

08002c18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002c1e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	220c      	movs	r2, #12
 8002c28:	4013      	ands	r3, r2
 8002c2a:	2b0c      	cmp	r3, #12
 8002c2c:	d013      	beq.n	8002c56 <HAL_RCC_GetSysClockFreq+0x3e>
 8002c2e:	d85c      	bhi.n	8002cea <HAL_RCC_GetSysClockFreq+0xd2>
 8002c30:	2b04      	cmp	r3, #4
 8002c32:	d002      	beq.n	8002c3a <HAL_RCC_GetSysClockFreq+0x22>
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d00b      	beq.n	8002c50 <HAL_RCC_GetSysClockFreq+0x38>
 8002c38:	e057      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002c3a:	4b35      	ldr	r3, [pc, #212]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2210      	movs	r2, #16
 8002c40:	4013      	ands	r3, r2
 8002c42:	d002      	beq.n	8002c4a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002c44:	4b33      	ldr	r3, [pc, #204]	@ (8002d14 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c46:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002c48:	e05d      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002c4a:	4b33      	ldr	r3, [pc, #204]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x100>)
 8002c4c:	613b      	str	r3, [r7, #16]
      break;
 8002c4e:	e05a      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c50:	4b32      	ldr	r3, [pc, #200]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x104>)
 8002c52:	613b      	str	r3, [r7, #16]
      break;
 8002c54:	e057      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	0c9b      	lsrs	r3, r3, #18
 8002c5a:	220f      	movs	r2, #15
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	4a30      	ldr	r2, [pc, #192]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c60:	5cd3      	ldrb	r3, [r2, r3]
 8002c62:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	0d9b      	lsrs	r3, r3, #22
 8002c68:	2203      	movs	r2, #3
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c70:	4b27      	ldr	r3, [pc, #156]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	025b      	lsls	r3, r3, #9
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d00f      	beq.n	8002c9c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	000a      	movs	r2, r1
 8002c80:	0152      	lsls	r2, r2, #5
 8002c82:	1a52      	subs	r2, r2, r1
 8002c84:	0193      	lsls	r3, r2, #6
 8002c86:	1a9b      	subs	r3, r3, r2
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	185b      	adds	r3, r3, r1
 8002c8c:	025b      	lsls	r3, r3, #9
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	0018      	movs	r0, r3
 8002c92:	f7fd fa4b 	bl	800012c <__udivsi3>
 8002c96:	0003      	movs	r3, r0
 8002c98:	617b      	str	r3, [r7, #20]
 8002c9a:	e023      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2210      	movs	r2, #16
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	d00f      	beq.n	8002cc6 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002ca6:	68b9      	ldr	r1, [r7, #8]
 8002ca8:	000a      	movs	r2, r1
 8002caa:	0152      	lsls	r2, r2, #5
 8002cac:	1a52      	subs	r2, r2, r1
 8002cae:	0193      	lsls	r3, r2, #6
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	185b      	adds	r3, r3, r1
 8002cb6:	021b      	lsls	r3, r3, #8
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f7fd fa36 	bl	800012c <__udivsi3>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	e00e      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002cc6:	68b9      	ldr	r1, [r7, #8]
 8002cc8:	000a      	movs	r2, r1
 8002cca:	0152      	lsls	r2, r2, #5
 8002ccc:	1a52      	subs	r2, r2, r1
 8002cce:	0193      	lsls	r3, r2, #6
 8002cd0:	1a9b      	subs	r3, r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	185b      	adds	r3, r3, r1
 8002cd6:	029b      	lsls	r3, r3, #10
 8002cd8:	6879      	ldr	r1, [r7, #4]
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f7fd fa26 	bl	800012c <__udivsi3>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	613b      	str	r3, [r7, #16]
      break;
 8002ce8:	e00d      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002cea:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	0b5b      	lsrs	r3, r3, #13
 8002cf0:	2207      	movs	r2, #7
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	2280      	movs	r2, #128	@ 0x80
 8002cfc:	0212      	lsls	r2, r2, #8
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	0013      	movs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
      break;
 8002d04:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d06:	693b      	ldr	r3, [r7, #16]
}
 8002d08:	0018      	movs	r0, r3
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	b006      	add	sp, #24
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40021000 	.word	0x40021000
 8002d14:	003d0900 	.word	0x003d0900
 8002d18:	00f42400 	.word	0x00f42400
 8002d1c:	007a1200 	.word	0x007a1200
 8002d20:	08004588 	.word	0x08004588

08002d24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d28:	4b02      	ldr	r3, [pc, #8]	@ (8002d34 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
}
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	46c0      	nop			@ (mov r8, r8)
 8002d34:	20000000 	.word	0x20000000

08002d38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d3c:	f7ff fff2 	bl	8002d24 <HAL_RCC_GetHCLKFreq>
 8002d40:	0001      	movs	r1, r0
 8002d42:	4b06      	ldr	r3, [pc, #24]	@ (8002d5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	0a1b      	lsrs	r3, r3, #8
 8002d48:	2207      	movs	r2, #7
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	4a04      	ldr	r2, [pc, #16]	@ (8002d60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d4e:	5cd3      	ldrb	r3, [r2, r3]
 8002d50:	40d9      	lsrs	r1, r3
 8002d52:	000b      	movs	r3, r1
}
 8002d54:	0018      	movs	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	46c0      	nop			@ (mov r8, r8)
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	08004580 	.word	0x08004580

08002d64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d68:	f7ff ffdc 	bl	8002d24 <HAL_RCC_GetHCLKFreq>
 8002d6c:	0001      	movs	r1, r0
 8002d6e:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	0adb      	lsrs	r3, r3, #11
 8002d74:	2207      	movs	r2, #7
 8002d76:	4013      	ands	r3, r2
 8002d78:	4a04      	ldr	r2, [pc, #16]	@ (8002d8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d7a:	5cd3      	ldrb	r3, [r2, r3]
 8002d7c:	40d9      	lsrs	r1, r3
 8002d7e:	000b      	movs	r3, r1
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	08004580 	.word	0x08004580

08002d90 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002d98:	2317      	movs	r3, #23
 8002d9a:	18fb      	adds	r3, r7, r3
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2220      	movs	r2, #32
 8002da6:	4013      	ands	r3, r2
 8002da8:	d106      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	2380      	movs	r3, #128	@ 0x80
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4013      	ands	r3, r2
 8002db4:	d100      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002db6:	e104      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002db8:	4bb1      	ldr	r3, [pc, #708]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002dba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dbc:	2380      	movs	r3, #128	@ 0x80
 8002dbe:	055b      	lsls	r3, r3, #21
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d10a      	bne.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc4:	4bae      	ldr	r3, [pc, #696]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dc8:	4bad      	ldr	r3, [pc, #692]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002dca:	2180      	movs	r1, #128	@ 0x80
 8002dcc:	0549      	lsls	r1, r1, #21
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002dd2:	2317      	movs	r3, #23
 8002dd4:	18fb      	adds	r3, r7, r3
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dda:	4baa      	ldr	r3, [pc, #680]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	2380      	movs	r3, #128	@ 0x80
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	4013      	ands	r3, r2
 8002de4:	d11a      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002de6:	4ba7      	ldr	r3, [pc, #668]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4ba6      	ldr	r3, [pc, #664]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002dec:	2180      	movs	r1, #128	@ 0x80
 8002dee:	0049      	lsls	r1, r1, #1
 8002df0:	430a      	orrs	r2, r1
 8002df2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002df4:	f7fe f968 	bl	80010c8 <HAL_GetTick>
 8002df8:	0003      	movs	r3, r0
 8002dfa:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfc:	e008      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dfe:	f7fe f963 	bl	80010c8 <HAL_GetTick>
 8002e02:	0002      	movs	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b64      	cmp	r3, #100	@ 0x64
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e133      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e10:	4b9c      	ldr	r3, [pc, #624]	@ (8003084 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	2380      	movs	r3, #128	@ 0x80
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	4013      	ands	r3, r2
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002e1c:	4b98      	ldr	r3, [pc, #608]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	23c0      	movs	r3, #192	@ 0xc0
 8002e22:	039b      	lsls	r3, r3, #14
 8002e24:	4013      	ands	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	23c0      	movs	r3, #192	@ 0xc0
 8002e2e:	039b      	lsls	r3, r3, #14
 8002e30:	4013      	ands	r3, r2
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d107      	bne.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	23c0      	movs	r3, #192	@ 0xc0
 8002e3e:	039b      	lsls	r3, r3, #14
 8002e40:	4013      	ands	r3, r2
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d013      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	23c0      	movs	r3, #192	@ 0xc0
 8002e4e:	029b      	lsls	r3, r3, #10
 8002e50:	401a      	ands	r2, r3
 8002e52:	23c0      	movs	r3, #192	@ 0xc0
 8002e54:	029b      	lsls	r3, r3, #10
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d10a      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002e5a:	4b89      	ldr	r3, [pc, #548]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	2380      	movs	r3, #128	@ 0x80
 8002e60:	029b      	lsls	r3, r3, #10
 8002e62:	401a      	ands	r2, r3
 8002e64:	2380      	movs	r3, #128	@ 0x80
 8002e66:	029b      	lsls	r3, r3, #10
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d101      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e103      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002e70:	4b83      	ldr	r3, [pc, #524]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002e72:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e74:	23c0      	movs	r3, #192	@ 0xc0
 8002e76:	029b      	lsls	r3, r3, #10
 8002e78:	4013      	ands	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d049      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	23c0      	movs	r3, #192	@ 0xc0
 8002e88:	029b      	lsls	r3, r3, #10
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d004      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2220      	movs	r2, #32
 8002e98:	4013      	ands	r3, r2
 8002e9a:	d10d      	bne.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	23c0      	movs	r3, #192	@ 0xc0
 8002ea2:	029b      	lsls	r3, r3, #10
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d034      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	011b      	lsls	r3, r3, #4
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	d02e      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002eb8:	4b71      	ldr	r3, [pc, #452]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ebc:	4a72      	ldr	r2, [pc, #456]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ec2:	4b6f      	ldr	r3, [pc, #444]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ec4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ec6:	4b6e      	ldr	r3, [pc, #440]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ec8:	2180      	movs	r1, #128	@ 0x80
 8002eca:	0309      	lsls	r1, r1, #12
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ed0:	4b6b      	ldr	r3, [pc, #428]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ed2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ed4:	4b6a      	ldr	r3, [pc, #424]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ed6:	496d      	ldr	r1, [pc, #436]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002edc:	4b68      	ldr	r3, [pc, #416]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	2380      	movs	r3, #128	@ 0x80
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	4013      	ands	r3, r2
 8002eea:	d014      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7fe f8ec 	bl	80010c8 <HAL_GetTick>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ef4:	e009      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ef6:	f7fe f8e7 	bl	80010c8 <HAL_GetTick>
 8002efa:	0002      	movs	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	4a63      	ldr	r2, [pc, #396]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e0b6      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f0a:	4b5d      	ldr	r3, [pc, #372]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f0e:	2380      	movs	r3, #128	@ 0x80
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4013      	ands	r3, r2
 8002f14:	d0ef      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	2380      	movs	r3, #128	@ 0x80
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d01f      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689a      	ldr	r2, [r3, #8]
 8002f26:	23c0      	movs	r3, #192	@ 0xc0
 8002f28:	029b      	lsls	r3, r3, #10
 8002f2a:	401a      	ands	r2, r3
 8002f2c:	23c0      	movs	r3, #192	@ 0xc0
 8002f2e:	029b      	lsls	r3, r3, #10
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d10c      	bne.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002f34:	4b52      	ldr	r3, [pc, #328]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a56      	ldr	r2, [pc, #344]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	0019      	movs	r1, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	23c0      	movs	r3, #192	@ 0xc0
 8002f44:	039b      	lsls	r3, r3, #14
 8002f46:	401a      	ands	r2, r3
 8002f48:	4b4d      	ldr	r3, [pc, #308]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	4b4c      	ldr	r3, [pc, #304]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f50:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	23c0      	movs	r3, #192	@ 0xc0
 8002f58:	029b      	lsls	r3, r3, #10
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	4b48      	ldr	r3, [pc, #288]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2220      	movs	r2, #32
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d01f      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	23c0      	movs	r3, #192	@ 0xc0
 8002f72:	029b      	lsls	r3, r3, #10
 8002f74:	401a      	ands	r2, r3
 8002f76:	23c0      	movs	r3, #192	@ 0xc0
 8002f78:	029b      	lsls	r3, r3, #10
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d10c      	bne.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002f7e:	4b40      	ldr	r3, [pc, #256]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a44      	ldr	r2, [pc, #272]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	0019      	movs	r1, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	23c0      	movs	r3, #192	@ 0xc0
 8002f8e:	039b      	lsls	r3, r3, #14
 8002f90:	401a      	ands	r2, r3
 8002f92:	4b3b      	ldr	r3, [pc, #236]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f94:	430a      	orrs	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	4b39      	ldr	r3, [pc, #228]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f9a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	23c0      	movs	r3, #192	@ 0xc0
 8002fa2:	029b      	lsls	r3, r3, #10
 8002fa4:	401a      	ands	r2, r3
 8002fa6:	4b36      	ldr	r3, [pc, #216]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fac:	2317      	movs	r3, #23
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d105      	bne.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fb6:	4b32      	ldr	r3, [pc, #200]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fba:	4b31      	ldr	r3, [pc, #196]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fbc:	4936      	ldr	r1, [pc, #216]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fbe:	400a      	ands	r2, r1
 8002fc0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d009      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fcc:	4b2c      	ldr	r3, [pc, #176]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	4393      	bics	r3, r2
 8002fd4:	0019      	movs	r1, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	4b29      	ldr	r3, [pc, #164]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	d009      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fea:	4b25      	ldr	r3, [pc, #148]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fee:	220c      	movs	r2, #12
 8002ff0:	4393      	bics	r3, r2
 8002ff2:	0019      	movs	r1, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	4b21      	ldr	r3, [pc, #132]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2204      	movs	r2, #4
 8003004:	4013      	ands	r3, r2
 8003006:	d009      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003008:	4b1d      	ldr	r3, [pc, #116]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800300a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300c:	4a23      	ldr	r2, [pc, #140]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 800300e:	4013      	ands	r3, r2
 8003010:	0019      	movs	r1, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	695a      	ldr	r2, [r3, #20]
 8003016:	4b1a      	ldr	r3, [pc, #104]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003018:	430a      	orrs	r2, r1
 800301a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2208      	movs	r2, #8
 8003022:	4013      	ands	r3, r2
 8003024:	d009      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003026:	4b16      	ldr	r3, [pc, #88]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800302a:	4a1d      	ldr	r2, [pc, #116]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800302c:	4013      	ands	r3, r2
 800302e:	0019      	movs	r1, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	699a      	ldr	r2, [r3, #24]
 8003034:	4b12      	ldr	r3, [pc, #72]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003036:	430a      	orrs	r2, r1
 8003038:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2240      	movs	r2, #64	@ 0x40
 8003040:	4013      	ands	r3, r2
 8003042:	d009      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003044:	4b0e      	ldr	r3, [pc, #56]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003048:	4a16      	ldr	r2, [pc, #88]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800304a:	4013      	ands	r3, r2
 800304c:	0019      	movs	r1, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a1a      	ldr	r2, [r3, #32]
 8003052:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003054:	430a      	orrs	r2, r1
 8003056:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2280      	movs	r2, #128	@ 0x80
 800305e:	4013      	ands	r3, r2
 8003060:	d009      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003062:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003066:	4a10      	ldr	r2, [pc, #64]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003068:	4013      	ands	r3, r2
 800306a:	0019      	movs	r1, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	4b03      	ldr	r3, [pc, #12]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003072:	430a      	orrs	r2, r1
 8003074:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	0018      	movs	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	b006      	add	sp, #24
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40021000 	.word	0x40021000
 8003084:	40007000 	.word	0x40007000
 8003088:	fffcffff 	.word	0xfffcffff
 800308c:	fff7ffff 	.word	0xfff7ffff
 8003090:	00001388 	.word	0x00001388
 8003094:	ffcfffff 	.word	0xffcfffff
 8003098:	efffffff 	.word	0xefffffff
 800309c:	fffff3ff 	.word	0xfffff3ff
 80030a0:	ffffcfff 	.word	0xffffcfff
 80030a4:	fbffffff 	.word	0xfbffffff
 80030a8:	fff3ffff 	.word	0xfff3ffff

080030ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e044      	b.n	8003148 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d107      	bne.n	80030d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2278      	movs	r2, #120	@ 0x78
 80030ca:	2100      	movs	r1, #0
 80030cc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f7fd fecf 	bl	8000e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2224      	movs	r2, #36	@ 0x24
 80030da:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2101      	movs	r1, #1
 80030e8:	438a      	bics	r2, r1
 80030ea:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	0018      	movs	r0, r3
 80030f8:	f000 fb50 	bl	800379c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	0018      	movs	r0, r3
 8003100:	f000 f8c8 	bl	8003294 <UART_SetConfig>
 8003104:	0003      	movs	r3, r0
 8003106:	2b01      	cmp	r3, #1
 8003108:	d101      	bne.n	800310e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e01c      	b.n	8003148 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	490d      	ldr	r1, [pc, #52]	@ (8003150 <HAL_UART_Init+0xa4>)
 800311a:	400a      	ands	r2, r1
 800311c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	212a      	movs	r1, #42	@ 0x2a
 800312a:	438a      	bics	r2, r1
 800312c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2101      	movs	r1, #1
 800313a:	430a      	orrs	r2, r1
 800313c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	0018      	movs	r0, r3
 8003142:	f000 fbdf 	bl	8003904 <UART_CheckIdleState>
 8003146:	0003      	movs	r3, r0
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b002      	add	sp, #8
 800314e:	bd80      	pop	{r7, pc}
 8003150:	ffffb7ff 	.word	0xffffb7ff

08003154 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	@ 0x28
 8003158:	af02      	add	r7, sp, #8
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	603b      	str	r3, [r7, #0]
 8003160:	1dbb      	adds	r3, r7, #6
 8003162:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003168:	2b20      	cmp	r3, #32
 800316a:	d000      	beq.n	800316e <HAL_UART_Transmit+0x1a>
 800316c:	e08c      	b.n	8003288 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_UART_Transmit+0x28>
 8003174:	1dbb      	adds	r3, r7, #6
 8003176:	881b      	ldrh	r3, [r3, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e084      	b.n	800328a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	2380      	movs	r3, #128	@ 0x80
 8003186:	015b      	lsls	r3, r3, #5
 8003188:	429a      	cmp	r2, r3
 800318a:	d109      	bne.n	80031a0 <HAL_UART_Transmit+0x4c>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d105      	bne.n	80031a0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2201      	movs	r2, #1
 8003198:	4013      	ands	r3, r2
 800319a:	d001      	beq.n	80031a0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e074      	b.n	800328a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2284      	movs	r2, #132	@ 0x84
 80031a4:	2100      	movs	r1, #0
 80031a6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2221      	movs	r2, #33	@ 0x21
 80031ac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031ae:	f7fd ff8b 	bl	80010c8 <HAL_GetTick>
 80031b2:	0003      	movs	r3, r0
 80031b4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1dba      	adds	r2, r7, #6
 80031ba:	2150      	movs	r1, #80	@ 0x50
 80031bc:	8812      	ldrh	r2, [r2, #0]
 80031be:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1dba      	adds	r2, r7, #6
 80031c4:	2152      	movs	r1, #82	@ 0x52
 80031c6:	8812      	ldrh	r2, [r2, #0]
 80031c8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	2380      	movs	r3, #128	@ 0x80
 80031d0:	015b      	lsls	r3, r3, #5
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d108      	bne.n	80031e8 <HAL_UART_Transmit+0x94>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d104      	bne.n	80031e8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e003      	b.n	80031f0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031f0:	e02f      	b.n	8003252 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	0013      	movs	r3, r2
 80031fc:	2200      	movs	r2, #0
 80031fe:	2180      	movs	r1, #128	@ 0x80
 8003200:	f000 fc28 	bl	8003a54 <UART_WaitOnFlagUntilTimeout>
 8003204:	1e03      	subs	r3, r0, #0
 8003206:	d004      	beq.n	8003212 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2220      	movs	r2, #32
 800320c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e03b      	b.n	800328a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10b      	bne.n	8003230 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	001a      	movs	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	05d2      	lsls	r2, r2, #23
 8003224:	0dd2      	lsrs	r2, r2, #23
 8003226:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	3302      	adds	r3, #2
 800322c:	61bb      	str	r3, [r7, #24]
 800322e:	e007      	b.n	8003240 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	781a      	ldrb	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3301      	adds	r3, #1
 800323e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2252      	movs	r2, #82	@ 0x52
 8003244:	5a9b      	ldrh	r3, [r3, r2]
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b299      	uxth	r1, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2252      	movs	r2, #82	@ 0x52
 8003250:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2252      	movs	r2, #82	@ 0x52
 8003256:	5a9b      	ldrh	r3, [r3, r2]
 8003258:	b29b      	uxth	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1c9      	bne.n	80031f2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	0013      	movs	r3, r2
 8003268:	2200      	movs	r2, #0
 800326a:	2140      	movs	r1, #64	@ 0x40
 800326c:	f000 fbf2 	bl	8003a54 <UART_WaitOnFlagUntilTimeout>
 8003270:	1e03      	subs	r3, r0, #0
 8003272:	d004      	beq.n	800327e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2220      	movs	r2, #32
 8003278:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e005      	b.n	800328a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2220      	movs	r2, #32
 8003282:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003284:	2300      	movs	r3, #0
 8003286:	e000      	b.n	800328a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003288:	2302      	movs	r3, #2
  }
}
 800328a:	0018      	movs	r0, r3
 800328c:	46bd      	mov	sp, r7
 800328e:	b008      	add	sp, #32
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003294:	b5b0      	push	{r4, r5, r7, lr}
 8003296:	b08e      	sub	sp, #56	@ 0x38
 8003298:	af00      	add	r7, sp, #0
 800329a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800329c:	231a      	movs	r3, #26
 800329e:	2218      	movs	r2, #24
 80032a0:	189b      	adds	r3, r3, r2
 80032a2:	19db      	adds	r3, r3, r7
 80032a4:	2200      	movs	r2, #0
 80032a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	431a      	orrs	r2, r3
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	431a      	orrs	r2, r3
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	4313      	orrs	r3, r2
 80032be:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4ac6      	ldr	r2, [pc, #792]	@ (80035e0 <UART_SetConfig+0x34c>)
 80032c8:	4013      	ands	r3, r2
 80032ca:	0019      	movs	r1, r3
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032d2:	430a      	orrs	r2, r1
 80032d4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	4ac1      	ldr	r2, [pc, #772]	@ (80035e4 <UART_SetConfig+0x350>)
 80032de:	4013      	ands	r3, r2
 80032e0:	0019      	movs	r1, r3
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4abb      	ldr	r2, [pc, #748]	@ (80035e8 <UART_SetConfig+0x354>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d004      	beq.n	8003308 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003304:	4313      	orrs	r3, r2
 8003306:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	4ab7      	ldr	r2, [pc, #732]	@ (80035ec <UART_SetConfig+0x358>)
 8003310:	4013      	ands	r3, r2
 8003312:	0019      	movs	r1, r3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800331a:	430a      	orrs	r2, r1
 800331c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4ab3      	ldr	r2, [pc, #716]	@ (80035f0 <UART_SetConfig+0x35c>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d131      	bne.n	800338c <UART_SetConfig+0xf8>
 8003328:	4bb2      	ldr	r3, [pc, #712]	@ (80035f4 <UART_SetConfig+0x360>)
 800332a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800332c:	2203      	movs	r2, #3
 800332e:	4013      	ands	r3, r2
 8003330:	2b03      	cmp	r3, #3
 8003332:	d01d      	beq.n	8003370 <UART_SetConfig+0xdc>
 8003334:	d823      	bhi.n	800337e <UART_SetConfig+0xea>
 8003336:	2b02      	cmp	r3, #2
 8003338:	d00c      	beq.n	8003354 <UART_SetConfig+0xc0>
 800333a:	d820      	bhi.n	800337e <UART_SetConfig+0xea>
 800333c:	2b00      	cmp	r3, #0
 800333e:	d002      	beq.n	8003346 <UART_SetConfig+0xb2>
 8003340:	2b01      	cmp	r3, #1
 8003342:	d00e      	beq.n	8003362 <UART_SetConfig+0xce>
 8003344:	e01b      	b.n	800337e <UART_SetConfig+0xea>
 8003346:	231b      	movs	r3, #27
 8003348:	2218      	movs	r2, #24
 800334a:	189b      	adds	r3, r3, r2
 800334c:	19db      	adds	r3, r3, r7
 800334e:	2201      	movs	r2, #1
 8003350:	701a      	strb	r2, [r3, #0]
 8003352:	e09c      	b.n	800348e <UART_SetConfig+0x1fa>
 8003354:	231b      	movs	r3, #27
 8003356:	2218      	movs	r2, #24
 8003358:	189b      	adds	r3, r3, r2
 800335a:	19db      	adds	r3, r3, r7
 800335c:	2202      	movs	r2, #2
 800335e:	701a      	strb	r2, [r3, #0]
 8003360:	e095      	b.n	800348e <UART_SetConfig+0x1fa>
 8003362:	231b      	movs	r3, #27
 8003364:	2218      	movs	r2, #24
 8003366:	189b      	adds	r3, r3, r2
 8003368:	19db      	adds	r3, r3, r7
 800336a:	2204      	movs	r2, #4
 800336c:	701a      	strb	r2, [r3, #0]
 800336e:	e08e      	b.n	800348e <UART_SetConfig+0x1fa>
 8003370:	231b      	movs	r3, #27
 8003372:	2218      	movs	r2, #24
 8003374:	189b      	adds	r3, r3, r2
 8003376:	19db      	adds	r3, r3, r7
 8003378:	2208      	movs	r2, #8
 800337a:	701a      	strb	r2, [r3, #0]
 800337c:	e087      	b.n	800348e <UART_SetConfig+0x1fa>
 800337e:	231b      	movs	r3, #27
 8003380:	2218      	movs	r2, #24
 8003382:	189b      	adds	r3, r3, r2
 8003384:	19db      	adds	r3, r3, r7
 8003386:	2210      	movs	r2, #16
 8003388:	701a      	strb	r2, [r3, #0]
 800338a:	e080      	b.n	800348e <UART_SetConfig+0x1fa>
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a99      	ldr	r2, [pc, #612]	@ (80035f8 <UART_SetConfig+0x364>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d131      	bne.n	80033fa <UART_SetConfig+0x166>
 8003396:	4b97      	ldr	r3, [pc, #604]	@ (80035f4 <UART_SetConfig+0x360>)
 8003398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800339a:	220c      	movs	r2, #12
 800339c:	4013      	ands	r3, r2
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	d01d      	beq.n	80033de <UART_SetConfig+0x14a>
 80033a2:	d823      	bhi.n	80033ec <UART_SetConfig+0x158>
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d00c      	beq.n	80033c2 <UART_SetConfig+0x12e>
 80033a8:	d820      	bhi.n	80033ec <UART_SetConfig+0x158>
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <UART_SetConfig+0x120>
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d00e      	beq.n	80033d0 <UART_SetConfig+0x13c>
 80033b2:	e01b      	b.n	80033ec <UART_SetConfig+0x158>
 80033b4:	231b      	movs	r3, #27
 80033b6:	2218      	movs	r2, #24
 80033b8:	189b      	adds	r3, r3, r2
 80033ba:	19db      	adds	r3, r3, r7
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
 80033c0:	e065      	b.n	800348e <UART_SetConfig+0x1fa>
 80033c2:	231b      	movs	r3, #27
 80033c4:	2218      	movs	r2, #24
 80033c6:	189b      	adds	r3, r3, r2
 80033c8:	19db      	adds	r3, r3, r7
 80033ca:	2202      	movs	r2, #2
 80033cc:	701a      	strb	r2, [r3, #0]
 80033ce:	e05e      	b.n	800348e <UART_SetConfig+0x1fa>
 80033d0:	231b      	movs	r3, #27
 80033d2:	2218      	movs	r2, #24
 80033d4:	189b      	adds	r3, r3, r2
 80033d6:	19db      	adds	r3, r3, r7
 80033d8:	2204      	movs	r2, #4
 80033da:	701a      	strb	r2, [r3, #0]
 80033dc:	e057      	b.n	800348e <UART_SetConfig+0x1fa>
 80033de:	231b      	movs	r3, #27
 80033e0:	2218      	movs	r2, #24
 80033e2:	189b      	adds	r3, r3, r2
 80033e4:	19db      	adds	r3, r3, r7
 80033e6:	2208      	movs	r2, #8
 80033e8:	701a      	strb	r2, [r3, #0]
 80033ea:	e050      	b.n	800348e <UART_SetConfig+0x1fa>
 80033ec:	231b      	movs	r3, #27
 80033ee:	2218      	movs	r2, #24
 80033f0:	189b      	adds	r3, r3, r2
 80033f2:	19db      	adds	r3, r3, r7
 80033f4:	2210      	movs	r2, #16
 80033f6:	701a      	strb	r2, [r3, #0]
 80033f8:	e049      	b.n	800348e <UART_SetConfig+0x1fa>
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a7a      	ldr	r2, [pc, #488]	@ (80035e8 <UART_SetConfig+0x354>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d13e      	bne.n	8003482 <UART_SetConfig+0x1ee>
 8003404:	4b7b      	ldr	r3, [pc, #492]	@ (80035f4 <UART_SetConfig+0x360>)
 8003406:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003408:	23c0      	movs	r3, #192	@ 0xc0
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	4013      	ands	r3, r2
 800340e:	22c0      	movs	r2, #192	@ 0xc0
 8003410:	0112      	lsls	r2, r2, #4
 8003412:	4293      	cmp	r3, r2
 8003414:	d027      	beq.n	8003466 <UART_SetConfig+0x1d2>
 8003416:	22c0      	movs	r2, #192	@ 0xc0
 8003418:	0112      	lsls	r2, r2, #4
 800341a:	4293      	cmp	r3, r2
 800341c:	d82a      	bhi.n	8003474 <UART_SetConfig+0x1e0>
 800341e:	2280      	movs	r2, #128	@ 0x80
 8003420:	0112      	lsls	r2, r2, #4
 8003422:	4293      	cmp	r3, r2
 8003424:	d011      	beq.n	800344a <UART_SetConfig+0x1b6>
 8003426:	2280      	movs	r2, #128	@ 0x80
 8003428:	0112      	lsls	r2, r2, #4
 800342a:	4293      	cmp	r3, r2
 800342c:	d822      	bhi.n	8003474 <UART_SetConfig+0x1e0>
 800342e:	2b00      	cmp	r3, #0
 8003430:	d004      	beq.n	800343c <UART_SetConfig+0x1a8>
 8003432:	2280      	movs	r2, #128	@ 0x80
 8003434:	00d2      	lsls	r2, r2, #3
 8003436:	4293      	cmp	r3, r2
 8003438:	d00e      	beq.n	8003458 <UART_SetConfig+0x1c4>
 800343a:	e01b      	b.n	8003474 <UART_SetConfig+0x1e0>
 800343c:	231b      	movs	r3, #27
 800343e:	2218      	movs	r2, #24
 8003440:	189b      	adds	r3, r3, r2
 8003442:	19db      	adds	r3, r3, r7
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	e021      	b.n	800348e <UART_SetConfig+0x1fa>
 800344a:	231b      	movs	r3, #27
 800344c:	2218      	movs	r2, #24
 800344e:	189b      	adds	r3, r3, r2
 8003450:	19db      	adds	r3, r3, r7
 8003452:	2202      	movs	r2, #2
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	e01a      	b.n	800348e <UART_SetConfig+0x1fa>
 8003458:	231b      	movs	r3, #27
 800345a:	2218      	movs	r2, #24
 800345c:	189b      	adds	r3, r3, r2
 800345e:	19db      	adds	r3, r3, r7
 8003460:	2204      	movs	r2, #4
 8003462:	701a      	strb	r2, [r3, #0]
 8003464:	e013      	b.n	800348e <UART_SetConfig+0x1fa>
 8003466:	231b      	movs	r3, #27
 8003468:	2218      	movs	r2, #24
 800346a:	189b      	adds	r3, r3, r2
 800346c:	19db      	adds	r3, r3, r7
 800346e:	2208      	movs	r2, #8
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	e00c      	b.n	800348e <UART_SetConfig+0x1fa>
 8003474:	231b      	movs	r3, #27
 8003476:	2218      	movs	r2, #24
 8003478:	189b      	adds	r3, r3, r2
 800347a:	19db      	adds	r3, r3, r7
 800347c:	2210      	movs	r2, #16
 800347e:	701a      	strb	r2, [r3, #0]
 8003480:	e005      	b.n	800348e <UART_SetConfig+0x1fa>
 8003482:	231b      	movs	r3, #27
 8003484:	2218      	movs	r2, #24
 8003486:	189b      	adds	r3, r3, r2
 8003488:	19db      	adds	r3, r3, r7
 800348a:	2210      	movs	r2, #16
 800348c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a55      	ldr	r2, [pc, #340]	@ (80035e8 <UART_SetConfig+0x354>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d000      	beq.n	800349a <UART_SetConfig+0x206>
 8003498:	e084      	b.n	80035a4 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800349a:	231b      	movs	r3, #27
 800349c:	2218      	movs	r2, #24
 800349e:	189b      	adds	r3, r3, r2
 80034a0:	19db      	adds	r3, r3, r7
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	2b08      	cmp	r3, #8
 80034a6:	d01d      	beq.n	80034e4 <UART_SetConfig+0x250>
 80034a8:	dc20      	bgt.n	80034ec <UART_SetConfig+0x258>
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d015      	beq.n	80034da <UART_SetConfig+0x246>
 80034ae:	dc1d      	bgt.n	80034ec <UART_SetConfig+0x258>
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <UART_SetConfig+0x226>
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d005      	beq.n	80034c4 <UART_SetConfig+0x230>
 80034b8:	e018      	b.n	80034ec <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ba:	f7ff fc3d 	bl	8002d38 <HAL_RCC_GetPCLK1Freq>
 80034be:	0003      	movs	r3, r0
 80034c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034c2:	e01c      	b.n	80034fe <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034c4:	4b4b      	ldr	r3, [pc, #300]	@ (80035f4 <UART_SetConfig+0x360>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2210      	movs	r2, #16
 80034ca:	4013      	ands	r3, r2
 80034cc:	d002      	beq.n	80034d4 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80034ce:	4b4b      	ldr	r3, [pc, #300]	@ (80035fc <UART_SetConfig+0x368>)
 80034d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80034d2:	e014      	b.n	80034fe <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80034d4:	4b4a      	ldr	r3, [pc, #296]	@ (8003600 <UART_SetConfig+0x36c>)
 80034d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034d8:	e011      	b.n	80034fe <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034da:	f7ff fb9d 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 80034de:	0003      	movs	r3, r0
 80034e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034e2:	e00c      	b.n	80034fe <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034e4:	2380      	movs	r3, #128	@ 0x80
 80034e6:	021b      	lsls	r3, r3, #8
 80034e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034ea:	e008      	b.n	80034fe <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80034f0:	231a      	movs	r3, #26
 80034f2:	2218      	movs	r2, #24
 80034f4:	189b      	adds	r3, r3, r2
 80034f6:	19db      	adds	r3, r3, r7
 80034f8:	2201      	movs	r2, #1
 80034fa:	701a      	strb	r2, [r3, #0]
        break;
 80034fc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003500:	2b00      	cmp	r3, #0
 8003502:	d100      	bne.n	8003506 <UART_SetConfig+0x272>
 8003504:	e132      	b.n	800376c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	0013      	movs	r3, r2
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	189b      	adds	r3, r3, r2
 8003510:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003512:	429a      	cmp	r2, r3
 8003514:	d305      	bcc.n	8003522 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800351c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800351e:	429a      	cmp	r2, r3
 8003520:	d906      	bls.n	8003530 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8003522:	231a      	movs	r3, #26
 8003524:	2218      	movs	r2, #24
 8003526:	189b      	adds	r3, r3, r2
 8003528:	19db      	adds	r3, r3, r7
 800352a:	2201      	movs	r2, #1
 800352c:	701a      	strb	r2, [r3, #0]
 800352e:	e11d      	b.n	800376c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003532:	613b      	str	r3, [r7, #16]
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	6939      	ldr	r1, [r7, #16]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	000b      	movs	r3, r1
 800353e:	0e1b      	lsrs	r3, r3, #24
 8003540:	0010      	movs	r0, r2
 8003542:	0205      	lsls	r5, r0, #8
 8003544:	431d      	orrs	r5, r3
 8003546:	000b      	movs	r3, r1
 8003548:	021c      	lsls	r4, r3, #8
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	085b      	lsrs	r3, r3, #1
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	2300      	movs	r3, #0
 8003554:	60fb      	str	r3, [r7, #12]
 8003556:	68b8      	ldr	r0, [r7, #8]
 8003558:	68f9      	ldr	r1, [r7, #12]
 800355a:	1900      	adds	r0, r0, r4
 800355c:	4169      	adcs	r1, r5
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	603b      	str	r3, [r7, #0]
 8003564:	2300      	movs	r3, #0
 8003566:	607b      	str	r3, [r7, #4]
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f7fc ff54 	bl	8000418 <__aeabi_uldivmod>
 8003570:	0002      	movs	r2, r0
 8003572:	000b      	movs	r3, r1
 8003574:	0013      	movs	r3, r2
 8003576:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003578:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800357a:	23c0      	movs	r3, #192	@ 0xc0
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	429a      	cmp	r2, r3
 8003580:	d309      	bcc.n	8003596 <UART_SetConfig+0x302>
 8003582:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003584:	2380      	movs	r3, #128	@ 0x80
 8003586:	035b      	lsls	r3, r3, #13
 8003588:	429a      	cmp	r2, r3
 800358a:	d204      	bcs.n	8003596 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003592:	60da      	str	r2, [r3, #12]
 8003594:	e0ea      	b.n	800376c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8003596:	231a      	movs	r3, #26
 8003598:	2218      	movs	r2, #24
 800359a:	189b      	adds	r3, r3, r2
 800359c:	19db      	adds	r3, r3, r7
 800359e:	2201      	movs	r2, #1
 80035a0:	701a      	strb	r2, [r3, #0]
 80035a2:	e0e3      	b.n	800376c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	2380      	movs	r3, #128	@ 0x80
 80035aa:	021b      	lsls	r3, r3, #8
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d000      	beq.n	80035b2 <UART_SetConfig+0x31e>
 80035b0:	e085      	b.n	80036be <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80035b2:	231b      	movs	r3, #27
 80035b4:	2218      	movs	r2, #24
 80035b6:	189b      	adds	r3, r3, r2
 80035b8:	19db      	adds	r3, r3, r7
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d837      	bhi.n	8003630 <UART_SetConfig+0x39c>
 80035c0:	009a      	lsls	r2, r3, #2
 80035c2:	4b10      	ldr	r3, [pc, #64]	@ (8003604 <UART_SetConfig+0x370>)
 80035c4:	18d3      	adds	r3, r2, r3
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035ca:	f7ff fbb5 	bl	8002d38 <HAL_RCC_GetPCLK1Freq>
 80035ce:	0003      	movs	r3, r0
 80035d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80035d2:	e036      	b.n	8003642 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035d4:	f7ff fbc6 	bl	8002d64 <HAL_RCC_GetPCLK2Freq>
 80035d8:	0003      	movs	r3, r0
 80035da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80035dc:	e031      	b.n	8003642 <UART_SetConfig+0x3ae>
 80035de:	46c0      	nop			@ (mov r8, r8)
 80035e0:	efff69f3 	.word	0xefff69f3
 80035e4:	ffffcfff 	.word	0xffffcfff
 80035e8:	40004800 	.word	0x40004800
 80035ec:	fffff4ff 	.word	0xfffff4ff
 80035f0:	40013800 	.word	0x40013800
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40004400 	.word	0x40004400
 80035fc:	003d0900 	.word	0x003d0900
 8003600:	00f42400 	.word	0x00f42400
 8003604:	08004594 	.word	0x08004594
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003608:	4b60      	ldr	r3, [pc, #384]	@ (800378c <UART_SetConfig+0x4f8>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2210      	movs	r2, #16
 800360e:	4013      	ands	r3, r2
 8003610:	d002      	beq.n	8003618 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003612:	4b5f      	ldr	r3, [pc, #380]	@ (8003790 <UART_SetConfig+0x4fc>)
 8003614:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003616:	e014      	b.n	8003642 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003618:	4b5e      	ldr	r3, [pc, #376]	@ (8003794 <UART_SetConfig+0x500>)
 800361a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800361c:	e011      	b.n	8003642 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800361e:	f7ff fafb 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8003622:	0003      	movs	r3, r0
 8003624:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003626:	e00c      	b.n	8003642 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003628:	2380      	movs	r3, #128	@ 0x80
 800362a:	021b      	lsls	r3, r3, #8
 800362c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800362e:	e008      	b.n	8003642 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003634:	231a      	movs	r3, #26
 8003636:	2218      	movs	r2, #24
 8003638:	189b      	adds	r3, r3, r2
 800363a:	19db      	adds	r3, r3, r7
 800363c:	2201      	movs	r2, #1
 800363e:	701a      	strb	r2, [r3, #0]
        break;
 8003640:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003644:	2b00      	cmp	r3, #0
 8003646:	d100      	bne.n	800364a <UART_SetConfig+0x3b6>
 8003648:	e090      	b.n	800376c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800364a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364c:	005a      	lsls	r2, r3, #1
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	085b      	lsrs	r3, r3, #1
 8003654:	18d2      	adds	r2, r2, r3
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	0019      	movs	r1, r3
 800365c:	0010      	movs	r0, r2
 800365e:	f7fc fd65 	bl	800012c <__udivsi3>
 8003662:	0003      	movs	r3, r0
 8003664:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003668:	2b0f      	cmp	r3, #15
 800366a:	d921      	bls.n	80036b0 <UART_SetConfig+0x41c>
 800366c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800366e:	2380      	movs	r3, #128	@ 0x80
 8003670:	025b      	lsls	r3, r3, #9
 8003672:	429a      	cmp	r2, r3
 8003674:	d21c      	bcs.n	80036b0 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003678:	b29a      	uxth	r2, r3
 800367a:	200e      	movs	r0, #14
 800367c:	2418      	movs	r4, #24
 800367e:	1903      	adds	r3, r0, r4
 8003680:	19db      	adds	r3, r3, r7
 8003682:	210f      	movs	r1, #15
 8003684:	438a      	bics	r2, r1
 8003686:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800368a:	085b      	lsrs	r3, r3, #1
 800368c:	b29b      	uxth	r3, r3
 800368e:	2207      	movs	r2, #7
 8003690:	4013      	ands	r3, r2
 8003692:	b299      	uxth	r1, r3
 8003694:	1903      	adds	r3, r0, r4
 8003696:	19db      	adds	r3, r3, r7
 8003698:	1902      	adds	r2, r0, r4
 800369a:	19d2      	adds	r2, r2, r7
 800369c:	8812      	ldrh	r2, [r2, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	1902      	adds	r2, r0, r4
 80036a8:	19d2      	adds	r2, r2, r7
 80036aa:	8812      	ldrh	r2, [r2, #0]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	e05d      	b.n	800376c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80036b0:	231a      	movs	r3, #26
 80036b2:	2218      	movs	r2, #24
 80036b4:	189b      	adds	r3, r3, r2
 80036b6:	19db      	adds	r3, r3, r7
 80036b8:	2201      	movs	r2, #1
 80036ba:	701a      	strb	r2, [r3, #0]
 80036bc:	e056      	b.n	800376c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036be:	231b      	movs	r3, #27
 80036c0:	2218      	movs	r2, #24
 80036c2:	189b      	adds	r3, r3, r2
 80036c4:	19db      	adds	r3, r3, r7
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d822      	bhi.n	8003712 <UART_SetConfig+0x47e>
 80036cc:	009a      	lsls	r2, r3, #2
 80036ce:	4b32      	ldr	r3, [pc, #200]	@ (8003798 <UART_SetConfig+0x504>)
 80036d0:	18d3      	adds	r3, r2, r3
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036d6:	f7ff fb2f 	bl	8002d38 <HAL_RCC_GetPCLK1Freq>
 80036da:	0003      	movs	r3, r0
 80036dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036de:	e021      	b.n	8003724 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036e0:	f7ff fb40 	bl	8002d64 <HAL_RCC_GetPCLK2Freq>
 80036e4:	0003      	movs	r3, r0
 80036e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036e8:	e01c      	b.n	8003724 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036ea:	4b28      	ldr	r3, [pc, #160]	@ (800378c <UART_SetConfig+0x4f8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2210      	movs	r2, #16
 80036f0:	4013      	ands	r3, r2
 80036f2:	d002      	beq.n	80036fa <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80036f4:	4b26      	ldr	r3, [pc, #152]	@ (8003790 <UART_SetConfig+0x4fc>)
 80036f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036f8:	e014      	b.n	8003724 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80036fa:	4b26      	ldr	r3, [pc, #152]	@ (8003794 <UART_SetConfig+0x500>)
 80036fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036fe:	e011      	b.n	8003724 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003700:	f7ff fa8a 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8003704:	0003      	movs	r3, r0
 8003706:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003708:	e00c      	b.n	8003724 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800370a:	2380      	movs	r3, #128	@ 0x80
 800370c:	021b      	lsls	r3, r3, #8
 800370e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003710:	e008      	b.n	8003724 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003716:	231a      	movs	r3, #26
 8003718:	2218      	movs	r2, #24
 800371a:	189b      	adds	r3, r3, r2
 800371c:	19db      	adds	r3, r3, r7
 800371e:	2201      	movs	r2, #1
 8003720:	701a      	strb	r2, [r3, #0]
        break;
 8003722:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003726:	2b00      	cmp	r3, #0
 8003728:	d020      	beq.n	800376c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	085a      	lsrs	r2, r3, #1
 8003730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003732:	18d2      	adds	r2, r2, r3
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	0019      	movs	r1, r3
 800373a:	0010      	movs	r0, r2
 800373c:	f7fc fcf6 	bl	800012c <__udivsi3>
 8003740:	0003      	movs	r3, r0
 8003742:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003746:	2b0f      	cmp	r3, #15
 8003748:	d90a      	bls.n	8003760 <UART_SetConfig+0x4cc>
 800374a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800374c:	2380      	movs	r3, #128	@ 0x80
 800374e:	025b      	lsls	r3, r3, #9
 8003750:	429a      	cmp	r2, r3
 8003752:	d205      	bcs.n	8003760 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003756:	b29a      	uxth	r2, r3
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	60da      	str	r2, [r3, #12]
 800375e:	e005      	b.n	800376c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003760:	231a      	movs	r3, #26
 8003762:	2218      	movs	r2, #24
 8003764:	189b      	adds	r3, r3, r2
 8003766:	19db      	adds	r3, r3, r7
 8003768:	2201      	movs	r2, #1
 800376a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	2200      	movs	r2, #0
 8003770:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	2200      	movs	r2, #0
 8003776:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003778:	231a      	movs	r3, #26
 800377a:	2218      	movs	r2, #24
 800377c:	189b      	adds	r3, r3, r2
 800377e:	19db      	adds	r3, r3, r7
 8003780:	781b      	ldrb	r3, [r3, #0]
}
 8003782:	0018      	movs	r0, r3
 8003784:	46bd      	mov	sp, r7
 8003786:	b00e      	add	sp, #56	@ 0x38
 8003788:	bdb0      	pop	{r4, r5, r7, pc}
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	40021000 	.word	0x40021000
 8003790:	003d0900 	.word	0x003d0900
 8003794:	00f42400 	.word	0x00f42400
 8003798:	080045b8 	.word	0x080045b8

0800379c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a8:	2208      	movs	r2, #8
 80037aa:	4013      	ands	r3, r2
 80037ac:	d00b      	beq.n	80037c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	4a4a      	ldr	r2, [pc, #296]	@ (80038e0 <UART_AdvFeatureConfig+0x144>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	0019      	movs	r1, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ca:	2201      	movs	r2, #1
 80037cc:	4013      	ands	r3, r2
 80037ce:	d00b      	beq.n	80037e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	4a43      	ldr	r2, [pc, #268]	@ (80038e4 <UART_AdvFeatureConfig+0x148>)
 80037d8:	4013      	ands	r3, r2
 80037da:	0019      	movs	r1, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	2202      	movs	r2, #2
 80037ee:	4013      	ands	r3, r2
 80037f0:	d00b      	beq.n	800380a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	4a3b      	ldr	r2, [pc, #236]	@ (80038e8 <UART_AdvFeatureConfig+0x14c>)
 80037fa:	4013      	ands	r3, r2
 80037fc:	0019      	movs	r1, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380e:	2204      	movs	r2, #4
 8003810:	4013      	ands	r3, r2
 8003812:	d00b      	beq.n	800382c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	4a34      	ldr	r2, [pc, #208]	@ (80038ec <UART_AdvFeatureConfig+0x150>)
 800381c:	4013      	ands	r3, r2
 800381e:	0019      	movs	r1, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	2210      	movs	r2, #16
 8003832:	4013      	ands	r3, r2
 8003834:	d00b      	beq.n	800384e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	4a2c      	ldr	r2, [pc, #176]	@ (80038f0 <UART_AdvFeatureConfig+0x154>)
 800383e:	4013      	ands	r3, r2
 8003840:	0019      	movs	r1, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003852:	2220      	movs	r2, #32
 8003854:	4013      	ands	r3, r2
 8003856:	d00b      	beq.n	8003870 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	4a25      	ldr	r2, [pc, #148]	@ (80038f4 <UART_AdvFeatureConfig+0x158>)
 8003860:	4013      	ands	r3, r2
 8003862:	0019      	movs	r1, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	2240      	movs	r2, #64	@ 0x40
 8003876:	4013      	ands	r3, r2
 8003878:	d01d      	beq.n	80038b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	4a1d      	ldr	r2, [pc, #116]	@ (80038f8 <UART_AdvFeatureConfig+0x15c>)
 8003882:	4013      	ands	r3, r2
 8003884:	0019      	movs	r1, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003896:	2380      	movs	r3, #128	@ 0x80
 8003898:	035b      	lsls	r3, r3, #13
 800389a:	429a      	cmp	r2, r3
 800389c:	d10b      	bne.n	80038b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	4a15      	ldr	r2, [pc, #84]	@ (80038fc <UART_AdvFeatureConfig+0x160>)
 80038a6:	4013      	ands	r3, r2
 80038a8:	0019      	movs	r1, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ba:	2280      	movs	r2, #128	@ 0x80
 80038bc:	4013      	ands	r3, r2
 80038be:	d00b      	beq.n	80038d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003900 <UART_AdvFeatureConfig+0x164>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	0019      	movs	r1, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	605a      	str	r2, [r3, #4]
  }
}
 80038d8:	46c0      	nop			@ (mov r8, r8)
 80038da:	46bd      	mov	sp, r7
 80038dc:	b002      	add	sp, #8
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	ffff7fff 	.word	0xffff7fff
 80038e4:	fffdffff 	.word	0xfffdffff
 80038e8:	fffeffff 	.word	0xfffeffff
 80038ec:	fffbffff 	.word	0xfffbffff
 80038f0:	ffffefff 	.word	0xffffefff
 80038f4:	ffffdfff 	.word	0xffffdfff
 80038f8:	ffefffff 	.word	0xffefffff
 80038fc:	ff9fffff 	.word	0xff9fffff
 8003900:	fff7ffff 	.word	0xfff7ffff

08003904 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b092      	sub	sp, #72	@ 0x48
 8003908:	af02      	add	r7, sp, #8
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2284      	movs	r2, #132	@ 0x84
 8003910:	2100      	movs	r1, #0
 8003912:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003914:	f7fd fbd8 	bl	80010c8 <HAL_GetTick>
 8003918:	0003      	movs	r3, r0
 800391a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2208      	movs	r2, #8
 8003924:	4013      	ands	r3, r2
 8003926:	2b08      	cmp	r3, #8
 8003928:	d12c      	bne.n	8003984 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800392a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800392c:	2280      	movs	r2, #128	@ 0x80
 800392e:	0391      	lsls	r1, r2, #14
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	4a46      	ldr	r2, [pc, #280]	@ (8003a4c <UART_CheckIdleState+0x148>)
 8003934:	9200      	str	r2, [sp, #0]
 8003936:	2200      	movs	r2, #0
 8003938:	f000 f88c 	bl	8003a54 <UART_WaitOnFlagUntilTimeout>
 800393c:	1e03      	subs	r3, r0, #0
 800393e:	d021      	beq.n	8003984 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003940:	f3ef 8310 	mrs	r3, PRIMASK
 8003944:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800394a:	2301      	movs	r3, #1
 800394c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800394e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003950:	f383 8810 	msr	PRIMASK, r3
}
 8003954:	46c0      	nop			@ (mov r8, r8)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2180      	movs	r1, #128	@ 0x80
 8003962:	438a      	bics	r2, r1
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396c:	f383 8810 	msr	PRIMASK, r3
}
 8003970:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2220      	movs	r2, #32
 8003976:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2278      	movs	r2, #120	@ 0x78
 800397c:	2100      	movs	r1, #0
 800397e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e05f      	b.n	8003a44 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2204      	movs	r2, #4
 800398c:	4013      	ands	r3, r2
 800398e:	2b04      	cmp	r3, #4
 8003990:	d146      	bne.n	8003a20 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003994:	2280      	movs	r2, #128	@ 0x80
 8003996:	03d1      	lsls	r1, r2, #15
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4a2c      	ldr	r2, [pc, #176]	@ (8003a4c <UART_CheckIdleState+0x148>)
 800399c:	9200      	str	r2, [sp, #0]
 800399e:	2200      	movs	r2, #0
 80039a0:	f000 f858 	bl	8003a54 <UART_WaitOnFlagUntilTimeout>
 80039a4:	1e03      	subs	r3, r0, #0
 80039a6:	d03b      	beq.n	8003a20 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039a8:	f3ef 8310 	mrs	r3, PRIMASK
 80039ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80039ae:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80039b2:	2301      	movs	r3, #1
 80039b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f383 8810 	msr	PRIMASK, r3
}
 80039bc:	46c0      	nop			@ (mov r8, r8)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4921      	ldr	r1, [pc, #132]	@ (8003a50 <UART_CheckIdleState+0x14c>)
 80039ca:	400a      	ands	r2, r1
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f383 8810 	msr	PRIMASK, r3
}
 80039d8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039da:	f3ef 8310 	mrs	r3, PRIMASK
 80039de:	61bb      	str	r3, [r7, #24]
  return(result);
 80039e0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80039e4:	2301      	movs	r3, #1
 80039e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	f383 8810 	msr	PRIMASK, r3
}
 80039ee:	46c0      	nop			@ (mov r8, r8)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2101      	movs	r1, #1
 80039fc:	438a      	bics	r2, r1
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	f383 8810 	msr	PRIMASK, r3
}
 8003a0a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2280      	movs	r2, #128	@ 0x80
 8003a10:	2120      	movs	r1, #32
 8003a12:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2278      	movs	r2, #120	@ 0x78
 8003a18:	2100      	movs	r1, #0
 8003a1a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e011      	b.n	8003a44 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2220      	movs	r2, #32
 8003a24:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2280      	movs	r2, #128	@ 0x80
 8003a2a:	2120      	movs	r1, #32
 8003a2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2278      	movs	r2, #120	@ 0x78
 8003a3e:	2100      	movs	r1, #0
 8003a40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	0018      	movs	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b010      	add	sp, #64	@ 0x40
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	01ffffff 	.word	0x01ffffff
 8003a50:	fffffedf 	.word	0xfffffedf

08003a54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	603b      	str	r3, [r7, #0]
 8003a60:	1dfb      	adds	r3, r7, #7
 8003a62:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a64:	e051      	b.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	d04e      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a6c:	f7fd fb2c 	bl	80010c8 <HAL_GetTick>
 8003a70:	0002      	movs	r2, r0
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d302      	bcc.n	8003a82 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e051      	b.n	8003b2a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2204      	movs	r2, #4
 8003a8e:	4013      	ands	r3, r2
 8003a90:	d03b      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2b80      	cmp	r3, #128	@ 0x80
 8003a96:	d038      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b40      	cmp	r3, #64	@ 0x40
 8003a9c:	d035      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	2208      	movs	r2, #8
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d111      	bne.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2208      	movs	r2, #8
 8003ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f000 f83c 	bl	8003b34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2284      	movs	r2, #132	@ 0x84
 8003ac0:	2108      	movs	r1, #8
 8003ac2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2278      	movs	r2, #120	@ 0x78
 8003ac8:	2100      	movs	r1, #0
 8003aca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e02c      	b.n	8003b2a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	69da      	ldr	r2, [r3, #28]
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	401a      	ands	r2, r3
 8003adc:	2380      	movs	r3, #128	@ 0x80
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d112      	bne.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2280      	movs	r2, #128	@ 0x80
 8003aea:	0112      	lsls	r2, r2, #4
 8003aec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	0018      	movs	r0, r3
 8003af2:	f000 f81f 	bl	8003b34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2284      	movs	r2, #132	@ 0x84
 8003afa:	2120      	movs	r1, #32
 8003afc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2278      	movs	r2, #120	@ 0x78
 8003b02:	2100      	movs	r1, #0
 8003b04:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e00f      	b.n	8003b2a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	69db      	ldr	r3, [r3, #28]
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	4013      	ands	r3, r2
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	425a      	negs	r2, r3
 8003b1a:	4153      	adcs	r3, r2
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	001a      	movs	r2, r3
 8003b20:	1dfb      	adds	r3, r7, #7
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d09e      	beq.n	8003a66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b004      	add	sp, #16
 8003b30:	bd80      	pop	{r7, pc}
	...

08003b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08e      	sub	sp, #56	@ 0x38
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b40:	617b      	str	r3, [r7, #20]
  return(result);
 8003b42:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b44:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b46:	2301      	movs	r3, #1
 8003b48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	f383 8810 	msr	PRIMASK, r3
}
 8003b50:	46c0      	nop			@ (mov r8, r8)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4926      	ldr	r1, [pc, #152]	@ (8003bf8 <UART_EndRxTransfer+0xc4>)
 8003b5e:	400a      	ands	r2, r1
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	f383 8810 	msr	PRIMASK, r3
}
 8003b6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b72:	623b      	str	r3, [r7, #32]
  return(result);
 8003b74:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b76:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b78:	2301      	movs	r3, #1
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7e:	f383 8810 	msr	PRIMASK, r3
}
 8003b82:	46c0      	nop			@ (mov r8, r8)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689a      	ldr	r2, [r3, #8]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2101      	movs	r1, #1
 8003b90:	438a      	bics	r2, r1
 8003b92:	609a      	str	r2, [r3, #8]
 8003b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	f383 8810 	msr	PRIMASK, r3
}
 8003b9e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d118      	bne.n	8003bda <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bac:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f383 8810 	msr	PRIMASK, r3
}
 8003bbc:	46c0      	nop			@ (mov r8, r8)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2110      	movs	r1, #16
 8003bca:	438a      	bics	r2, r1
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	f383 8810 	msr	PRIMASK, r3
}
 8003bd8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2280      	movs	r2, #128	@ 0x80
 8003bde:	2120      	movs	r1, #32
 8003be0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003bee:	46c0      	nop			@ (mov r8, r8)
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	b00e      	add	sp, #56	@ 0x38
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	46c0      	nop			@ (mov r8, r8)
 8003bf8:	fffffedf 	.word	0xfffffedf

08003bfc <siprintf>:
 8003bfc:	b40e      	push	{r1, r2, r3}
 8003bfe:	b510      	push	{r4, lr}
 8003c00:	2400      	movs	r4, #0
 8003c02:	490c      	ldr	r1, [pc, #48]	@ (8003c34 <siprintf+0x38>)
 8003c04:	b09d      	sub	sp, #116	@ 0x74
 8003c06:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c08:	9002      	str	r0, [sp, #8]
 8003c0a:	9006      	str	r0, [sp, #24]
 8003c0c:	9107      	str	r1, [sp, #28]
 8003c0e:	9104      	str	r1, [sp, #16]
 8003c10:	4809      	ldr	r0, [pc, #36]	@ (8003c38 <siprintf+0x3c>)
 8003c12:	490a      	ldr	r1, [pc, #40]	@ (8003c3c <siprintf+0x40>)
 8003c14:	cb04      	ldmia	r3!, {r2}
 8003c16:	9105      	str	r1, [sp, #20]
 8003c18:	6800      	ldr	r0, [r0, #0]
 8003c1a:	a902      	add	r1, sp, #8
 8003c1c:	9301      	str	r3, [sp, #4]
 8003c1e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c20:	f000 f99e 	bl	8003f60 <_svfiprintf_r>
 8003c24:	9b02      	ldr	r3, [sp, #8]
 8003c26:	701c      	strb	r4, [r3, #0]
 8003c28:	b01d      	add	sp, #116	@ 0x74
 8003c2a:	bc10      	pop	{r4}
 8003c2c:	bc08      	pop	{r3}
 8003c2e:	b003      	add	sp, #12
 8003c30:	4718      	bx	r3
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	7fffffff 	.word	0x7fffffff
 8003c38:	2000000c 	.word	0x2000000c
 8003c3c:	ffff0208 	.word	0xffff0208

08003c40 <memset>:
 8003c40:	0003      	movs	r3, r0
 8003c42:	1882      	adds	r2, r0, r2
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d100      	bne.n	8003c4a <memset+0xa>
 8003c48:	4770      	bx	lr
 8003c4a:	7019      	strb	r1, [r3, #0]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	e7f9      	b.n	8003c44 <memset+0x4>

08003c50 <__errno>:
 8003c50:	4b01      	ldr	r3, [pc, #4]	@ (8003c58 <__errno+0x8>)
 8003c52:	6818      	ldr	r0, [r3, #0]
 8003c54:	4770      	bx	lr
 8003c56:	46c0      	nop			@ (mov r8, r8)
 8003c58:	2000000c 	.word	0x2000000c

08003c5c <__libc_init_array>:
 8003c5c:	b570      	push	{r4, r5, r6, lr}
 8003c5e:	2600      	movs	r6, #0
 8003c60:	4c0c      	ldr	r4, [pc, #48]	@ (8003c94 <__libc_init_array+0x38>)
 8003c62:	4d0d      	ldr	r5, [pc, #52]	@ (8003c98 <__libc_init_array+0x3c>)
 8003c64:	1b64      	subs	r4, r4, r5
 8003c66:	10a4      	asrs	r4, r4, #2
 8003c68:	42a6      	cmp	r6, r4
 8003c6a:	d109      	bne.n	8003c80 <__libc_init_array+0x24>
 8003c6c:	2600      	movs	r6, #0
 8003c6e:	f000 fc61 	bl	8004534 <_init>
 8003c72:	4c0a      	ldr	r4, [pc, #40]	@ (8003c9c <__libc_init_array+0x40>)
 8003c74:	4d0a      	ldr	r5, [pc, #40]	@ (8003ca0 <__libc_init_array+0x44>)
 8003c76:	1b64      	subs	r4, r4, r5
 8003c78:	10a4      	asrs	r4, r4, #2
 8003c7a:	42a6      	cmp	r6, r4
 8003c7c:	d105      	bne.n	8003c8a <__libc_init_array+0x2e>
 8003c7e:	bd70      	pop	{r4, r5, r6, pc}
 8003c80:	00b3      	lsls	r3, r6, #2
 8003c82:	58eb      	ldr	r3, [r5, r3]
 8003c84:	4798      	blx	r3
 8003c86:	3601      	adds	r6, #1
 8003c88:	e7ee      	b.n	8003c68 <__libc_init_array+0xc>
 8003c8a:	00b3      	lsls	r3, r6, #2
 8003c8c:	58eb      	ldr	r3, [r5, r3]
 8003c8e:	4798      	blx	r3
 8003c90:	3601      	adds	r6, #1
 8003c92:	e7f2      	b.n	8003c7a <__libc_init_array+0x1e>
 8003c94:	08004618 	.word	0x08004618
 8003c98:	08004618 	.word	0x08004618
 8003c9c:	0800461c 	.word	0x0800461c
 8003ca0:	08004618 	.word	0x08004618

08003ca4 <__retarget_lock_acquire_recursive>:
 8003ca4:	4770      	bx	lr

08003ca6 <__retarget_lock_release_recursive>:
 8003ca6:	4770      	bx	lr

08003ca8 <_free_r>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	0005      	movs	r5, r0
 8003cac:	1e0c      	subs	r4, r1, #0
 8003cae:	d010      	beq.n	8003cd2 <_free_r+0x2a>
 8003cb0:	3c04      	subs	r4, #4
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	da00      	bge.n	8003cba <_free_r+0x12>
 8003cb8:	18e4      	adds	r4, r4, r3
 8003cba:	0028      	movs	r0, r5
 8003cbc:	f000 f8e0 	bl	8003e80 <__malloc_lock>
 8003cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <_free_r+0x90>)
 8003cc2:	6813      	ldr	r3, [r2, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <_free_r+0x2c>
 8003cc8:	6063      	str	r3, [r4, #4]
 8003cca:	6014      	str	r4, [r2, #0]
 8003ccc:	0028      	movs	r0, r5
 8003cce:	f000 f8df 	bl	8003e90 <__malloc_unlock>
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
 8003cd4:	42a3      	cmp	r3, r4
 8003cd6:	d908      	bls.n	8003cea <_free_r+0x42>
 8003cd8:	6820      	ldr	r0, [r4, #0]
 8003cda:	1821      	adds	r1, r4, r0
 8003cdc:	428b      	cmp	r3, r1
 8003cde:	d1f3      	bne.n	8003cc8 <_free_r+0x20>
 8003ce0:	6819      	ldr	r1, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	1809      	adds	r1, r1, r0
 8003ce6:	6021      	str	r1, [r4, #0]
 8003ce8:	e7ee      	b.n	8003cc8 <_free_r+0x20>
 8003cea:	001a      	movs	r2, r3
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <_free_r+0x4e>
 8003cf2:	42a3      	cmp	r3, r4
 8003cf4:	d9f9      	bls.n	8003cea <_free_r+0x42>
 8003cf6:	6811      	ldr	r1, [r2, #0]
 8003cf8:	1850      	adds	r0, r2, r1
 8003cfa:	42a0      	cmp	r0, r4
 8003cfc:	d10b      	bne.n	8003d16 <_free_r+0x6e>
 8003cfe:	6820      	ldr	r0, [r4, #0]
 8003d00:	1809      	adds	r1, r1, r0
 8003d02:	1850      	adds	r0, r2, r1
 8003d04:	6011      	str	r1, [r2, #0]
 8003d06:	4283      	cmp	r3, r0
 8003d08:	d1e0      	bne.n	8003ccc <_free_r+0x24>
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	1841      	adds	r1, r0, r1
 8003d10:	6011      	str	r1, [r2, #0]
 8003d12:	6053      	str	r3, [r2, #4]
 8003d14:	e7da      	b.n	8003ccc <_free_r+0x24>
 8003d16:	42a0      	cmp	r0, r4
 8003d18:	d902      	bls.n	8003d20 <_free_r+0x78>
 8003d1a:	230c      	movs	r3, #12
 8003d1c:	602b      	str	r3, [r5, #0]
 8003d1e:	e7d5      	b.n	8003ccc <_free_r+0x24>
 8003d20:	6820      	ldr	r0, [r4, #0]
 8003d22:	1821      	adds	r1, r4, r0
 8003d24:	428b      	cmp	r3, r1
 8003d26:	d103      	bne.n	8003d30 <_free_r+0x88>
 8003d28:	6819      	ldr	r1, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	1809      	adds	r1, r1, r0
 8003d2e:	6021      	str	r1, [r4, #0]
 8003d30:	6063      	str	r3, [r4, #4]
 8003d32:	6054      	str	r4, [r2, #4]
 8003d34:	e7ca      	b.n	8003ccc <_free_r+0x24>
 8003d36:	46c0      	nop			@ (mov r8, r8)
 8003d38:	200002b0 	.word	0x200002b0

08003d3c <sbrk_aligned>:
 8003d3c:	b570      	push	{r4, r5, r6, lr}
 8003d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8003d7c <sbrk_aligned+0x40>)
 8003d40:	000d      	movs	r5, r1
 8003d42:	6831      	ldr	r1, [r6, #0]
 8003d44:	0004      	movs	r4, r0
 8003d46:	2900      	cmp	r1, #0
 8003d48:	d102      	bne.n	8003d50 <sbrk_aligned+0x14>
 8003d4a:	f000 fb95 	bl	8004478 <_sbrk_r>
 8003d4e:	6030      	str	r0, [r6, #0]
 8003d50:	0029      	movs	r1, r5
 8003d52:	0020      	movs	r0, r4
 8003d54:	f000 fb90 	bl	8004478 <_sbrk_r>
 8003d58:	1c43      	adds	r3, r0, #1
 8003d5a:	d103      	bne.n	8003d64 <sbrk_aligned+0x28>
 8003d5c:	2501      	movs	r5, #1
 8003d5e:	426d      	negs	r5, r5
 8003d60:	0028      	movs	r0, r5
 8003d62:	bd70      	pop	{r4, r5, r6, pc}
 8003d64:	2303      	movs	r3, #3
 8003d66:	1cc5      	adds	r5, r0, #3
 8003d68:	439d      	bics	r5, r3
 8003d6a:	42a8      	cmp	r0, r5
 8003d6c:	d0f8      	beq.n	8003d60 <sbrk_aligned+0x24>
 8003d6e:	1a29      	subs	r1, r5, r0
 8003d70:	0020      	movs	r0, r4
 8003d72:	f000 fb81 	bl	8004478 <_sbrk_r>
 8003d76:	3001      	adds	r0, #1
 8003d78:	d1f2      	bne.n	8003d60 <sbrk_aligned+0x24>
 8003d7a:	e7ef      	b.n	8003d5c <sbrk_aligned+0x20>
 8003d7c:	200002ac 	.word	0x200002ac

08003d80 <_malloc_r>:
 8003d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d82:	2203      	movs	r2, #3
 8003d84:	1ccb      	adds	r3, r1, #3
 8003d86:	4393      	bics	r3, r2
 8003d88:	3308      	adds	r3, #8
 8003d8a:	0005      	movs	r5, r0
 8003d8c:	001f      	movs	r7, r3
 8003d8e:	2b0c      	cmp	r3, #12
 8003d90:	d234      	bcs.n	8003dfc <_malloc_r+0x7c>
 8003d92:	270c      	movs	r7, #12
 8003d94:	42b9      	cmp	r1, r7
 8003d96:	d833      	bhi.n	8003e00 <_malloc_r+0x80>
 8003d98:	0028      	movs	r0, r5
 8003d9a:	f000 f871 	bl	8003e80 <__malloc_lock>
 8003d9e:	4e37      	ldr	r6, [pc, #220]	@ (8003e7c <_malloc_r+0xfc>)
 8003da0:	6833      	ldr	r3, [r6, #0]
 8003da2:	001c      	movs	r4, r3
 8003da4:	2c00      	cmp	r4, #0
 8003da6:	d12f      	bne.n	8003e08 <_malloc_r+0x88>
 8003da8:	0039      	movs	r1, r7
 8003daa:	0028      	movs	r0, r5
 8003dac:	f7ff ffc6 	bl	8003d3c <sbrk_aligned>
 8003db0:	0004      	movs	r4, r0
 8003db2:	1c43      	adds	r3, r0, #1
 8003db4:	d15f      	bne.n	8003e76 <_malloc_r+0xf6>
 8003db6:	6834      	ldr	r4, [r6, #0]
 8003db8:	9400      	str	r4, [sp, #0]
 8003dba:	9b00      	ldr	r3, [sp, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d14a      	bne.n	8003e56 <_malloc_r+0xd6>
 8003dc0:	2c00      	cmp	r4, #0
 8003dc2:	d052      	beq.n	8003e6a <_malloc_r+0xea>
 8003dc4:	6823      	ldr	r3, [r4, #0]
 8003dc6:	0028      	movs	r0, r5
 8003dc8:	18e3      	adds	r3, r4, r3
 8003dca:	9900      	ldr	r1, [sp, #0]
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	f000 fb53 	bl	8004478 <_sbrk_r>
 8003dd2:	9b01      	ldr	r3, [sp, #4]
 8003dd4:	4283      	cmp	r3, r0
 8003dd6:	d148      	bne.n	8003e6a <_malloc_r+0xea>
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	0028      	movs	r0, r5
 8003ddc:	1aff      	subs	r7, r7, r3
 8003dde:	0039      	movs	r1, r7
 8003de0:	f7ff ffac 	bl	8003d3c <sbrk_aligned>
 8003de4:	3001      	adds	r0, #1
 8003de6:	d040      	beq.n	8003e6a <_malloc_r+0xea>
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	19db      	adds	r3, r3, r7
 8003dec:	6023      	str	r3, [r4, #0]
 8003dee:	6833      	ldr	r3, [r6, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	2a00      	cmp	r2, #0
 8003df4:	d133      	bne.n	8003e5e <_malloc_r+0xde>
 8003df6:	9b00      	ldr	r3, [sp, #0]
 8003df8:	6033      	str	r3, [r6, #0]
 8003dfa:	e019      	b.n	8003e30 <_malloc_r+0xb0>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	dac9      	bge.n	8003d94 <_malloc_r+0x14>
 8003e00:	230c      	movs	r3, #12
 8003e02:	602b      	str	r3, [r5, #0]
 8003e04:	2000      	movs	r0, #0
 8003e06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e08:	6821      	ldr	r1, [r4, #0]
 8003e0a:	1bc9      	subs	r1, r1, r7
 8003e0c:	d420      	bmi.n	8003e50 <_malloc_r+0xd0>
 8003e0e:	290b      	cmp	r1, #11
 8003e10:	d90a      	bls.n	8003e28 <_malloc_r+0xa8>
 8003e12:	19e2      	adds	r2, r4, r7
 8003e14:	6027      	str	r7, [r4, #0]
 8003e16:	42a3      	cmp	r3, r4
 8003e18:	d104      	bne.n	8003e24 <_malloc_r+0xa4>
 8003e1a:	6032      	str	r2, [r6, #0]
 8003e1c:	6863      	ldr	r3, [r4, #4]
 8003e1e:	6011      	str	r1, [r2, #0]
 8003e20:	6053      	str	r3, [r2, #4]
 8003e22:	e005      	b.n	8003e30 <_malloc_r+0xb0>
 8003e24:	605a      	str	r2, [r3, #4]
 8003e26:	e7f9      	b.n	8003e1c <_malloc_r+0x9c>
 8003e28:	6862      	ldr	r2, [r4, #4]
 8003e2a:	42a3      	cmp	r3, r4
 8003e2c:	d10e      	bne.n	8003e4c <_malloc_r+0xcc>
 8003e2e:	6032      	str	r2, [r6, #0]
 8003e30:	0028      	movs	r0, r5
 8003e32:	f000 f82d 	bl	8003e90 <__malloc_unlock>
 8003e36:	0020      	movs	r0, r4
 8003e38:	2207      	movs	r2, #7
 8003e3a:	300b      	adds	r0, #11
 8003e3c:	1d23      	adds	r3, r4, #4
 8003e3e:	4390      	bics	r0, r2
 8003e40:	1ac2      	subs	r2, r0, r3
 8003e42:	4298      	cmp	r0, r3
 8003e44:	d0df      	beq.n	8003e06 <_malloc_r+0x86>
 8003e46:	1a1b      	subs	r3, r3, r0
 8003e48:	50a3      	str	r3, [r4, r2]
 8003e4a:	e7dc      	b.n	8003e06 <_malloc_r+0x86>
 8003e4c:	605a      	str	r2, [r3, #4]
 8003e4e:	e7ef      	b.n	8003e30 <_malloc_r+0xb0>
 8003e50:	0023      	movs	r3, r4
 8003e52:	6864      	ldr	r4, [r4, #4]
 8003e54:	e7a6      	b.n	8003da4 <_malloc_r+0x24>
 8003e56:	9c00      	ldr	r4, [sp, #0]
 8003e58:	6863      	ldr	r3, [r4, #4]
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	e7ad      	b.n	8003dba <_malloc_r+0x3a>
 8003e5e:	001a      	movs	r2, r3
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	42a3      	cmp	r3, r4
 8003e64:	d1fb      	bne.n	8003e5e <_malloc_r+0xde>
 8003e66:	2300      	movs	r3, #0
 8003e68:	e7da      	b.n	8003e20 <_malloc_r+0xa0>
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	0028      	movs	r0, r5
 8003e6e:	602b      	str	r3, [r5, #0]
 8003e70:	f000 f80e 	bl	8003e90 <__malloc_unlock>
 8003e74:	e7c6      	b.n	8003e04 <_malloc_r+0x84>
 8003e76:	6007      	str	r7, [r0, #0]
 8003e78:	e7da      	b.n	8003e30 <_malloc_r+0xb0>
 8003e7a:	46c0      	nop			@ (mov r8, r8)
 8003e7c:	200002b0 	.word	0x200002b0

08003e80 <__malloc_lock>:
 8003e80:	b510      	push	{r4, lr}
 8003e82:	4802      	ldr	r0, [pc, #8]	@ (8003e8c <__malloc_lock+0xc>)
 8003e84:	f7ff ff0e 	bl	8003ca4 <__retarget_lock_acquire_recursive>
 8003e88:	bd10      	pop	{r4, pc}
 8003e8a:	46c0      	nop			@ (mov r8, r8)
 8003e8c:	200002a8 	.word	0x200002a8

08003e90 <__malloc_unlock>:
 8003e90:	b510      	push	{r4, lr}
 8003e92:	4802      	ldr	r0, [pc, #8]	@ (8003e9c <__malloc_unlock+0xc>)
 8003e94:	f7ff ff07 	bl	8003ca6 <__retarget_lock_release_recursive>
 8003e98:	bd10      	pop	{r4, pc}
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	200002a8 	.word	0x200002a8

08003ea0 <__ssputs_r>:
 8003ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ea2:	688e      	ldr	r6, [r1, #8]
 8003ea4:	b085      	sub	sp, #20
 8003ea6:	001f      	movs	r7, r3
 8003ea8:	000c      	movs	r4, r1
 8003eaa:	680b      	ldr	r3, [r1, #0]
 8003eac:	9002      	str	r0, [sp, #8]
 8003eae:	9203      	str	r2, [sp, #12]
 8003eb0:	42be      	cmp	r6, r7
 8003eb2:	d830      	bhi.n	8003f16 <__ssputs_r+0x76>
 8003eb4:	210c      	movs	r1, #12
 8003eb6:	5e62      	ldrsh	r2, [r4, r1]
 8003eb8:	2190      	movs	r1, #144	@ 0x90
 8003eba:	00c9      	lsls	r1, r1, #3
 8003ebc:	420a      	tst	r2, r1
 8003ebe:	d028      	beq.n	8003f12 <__ssputs_r+0x72>
 8003ec0:	2003      	movs	r0, #3
 8003ec2:	6921      	ldr	r1, [r4, #16]
 8003ec4:	1a5b      	subs	r3, r3, r1
 8003ec6:	9301      	str	r3, [sp, #4]
 8003ec8:	6963      	ldr	r3, [r4, #20]
 8003eca:	4343      	muls	r3, r0
 8003ecc:	9801      	ldr	r0, [sp, #4]
 8003ece:	0fdd      	lsrs	r5, r3, #31
 8003ed0:	18ed      	adds	r5, r5, r3
 8003ed2:	1c7b      	adds	r3, r7, #1
 8003ed4:	181b      	adds	r3, r3, r0
 8003ed6:	106d      	asrs	r5, r5, #1
 8003ed8:	42ab      	cmp	r3, r5
 8003eda:	d900      	bls.n	8003ede <__ssputs_r+0x3e>
 8003edc:	001d      	movs	r5, r3
 8003ede:	0552      	lsls	r2, r2, #21
 8003ee0:	d528      	bpl.n	8003f34 <__ssputs_r+0x94>
 8003ee2:	0029      	movs	r1, r5
 8003ee4:	9802      	ldr	r0, [sp, #8]
 8003ee6:	f7ff ff4b 	bl	8003d80 <_malloc_r>
 8003eea:	1e06      	subs	r6, r0, #0
 8003eec:	d02c      	beq.n	8003f48 <__ssputs_r+0xa8>
 8003eee:	9a01      	ldr	r2, [sp, #4]
 8003ef0:	6921      	ldr	r1, [r4, #16]
 8003ef2:	f000 fade 	bl	80044b2 <memcpy>
 8003ef6:	89a2      	ldrh	r2, [r4, #12]
 8003ef8:	4b18      	ldr	r3, [pc, #96]	@ (8003f5c <__ssputs_r+0xbc>)
 8003efa:	401a      	ands	r2, r3
 8003efc:	2380      	movs	r3, #128	@ 0x80
 8003efe:	4313      	orrs	r3, r2
 8003f00:	81a3      	strh	r3, [r4, #12]
 8003f02:	9b01      	ldr	r3, [sp, #4]
 8003f04:	6126      	str	r6, [r4, #16]
 8003f06:	18f6      	adds	r6, r6, r3
 8003f08:	6026      	str	r6, [r4, #0]
 8003f0a:	003e      	movs	r6, r7
 8003f0c:	6165      	str	r5, [r4, #20]
 8003f0e:	1aed      	subs	r5, r5, r3
 8003f10:	60a5      	str	r5, [r4, #8]
 8003f12:	42be      	cmp	r6, r7
 8003f14:	d900      	bls.n	8003f18 <__ssputs_r+0x78>
 8003f16:	003e      	movs	r6, r7
 8003f18:	0032      	movs	r2, r6
 8003f1a:	9903      	ldr	r1, [sp, #12]
 8003f1c:	6820      	ldr	r0, [r4, #0]
 8003f1e:	f000 fa99 	bl	8004454 <memmove>
 8003f22:	2000      	movs	r0, #0
 8003f24:	68a3      	ldr	r3, [r4, #8]
 8003f26:	1b9b      	subs	r3, r3, r6
 8003f28:	60a3      	str	r3, [r4, #8]
 8003f2a:	6823      	ldr	r3, [r4, #0]
 8003f2c:	199b      	adds	r3, r3, r6
 8003f2e:	6023      	str	r3, [r4, #0]
 8003f30:	b005      	add	sp, #20
 8003f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f34:	002a      	movs	r2, r5
 8003f36:	9802      	ldr	r0, [sp, #8]
 8003f38:	f000 fac4 	bl	80044c4 <_realloc_r>
 8003f3c:	1e06      	subs	r6, r0, #0
 8003f3e:	d1e0      	bne.n	8003f02 <__ssputs_r+0x62>
 8003f40:	6921      	ldr	r1, [r4, #16]
 8003f42:	9802      	ldr	r0, [sp, #8]
 8003f44:	f7ff feb0 	bl	8003ca8 <_free_r>
 8003f48:	230c      	movs	r3, #12
 8003f4a:	2001      	movs	r0, #1
 8003f4c:	9a02      	ldr	r2, [sp, #8]
 8003f4e:	4240      	negs	r0, r0
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	89a2      	ldrh	r2, [r4, #12]
 8003f54:	3334      	adds	r3, #52	@ 0x34
 8003f56:	4313      	orrs	r3, r2
 8003f58:	81a3      	strh	r3, [r4, #12]
 8003f5a:	e7e9      	b.n	8003f30 <__ssputs_r+0x90>
 8003f5c:	fffffb7f 	.word	0xfffffb7f

08003f60 <_svfiprintf_r>:
 8003f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f62:	b0a1      	sub	sp, #132	@ 0x84
 8003f64:	9003      	str	r0, [sp, #12]
 8003f66:	001d      	movs	r5, r3
 8003f68:	898b      	ldrh	r3, [r1, #12]
 8003f6a:	000f      	movs	r7, r1
 8003f6c:	0016      	movs	r6, r2
 8003f6e:	061b      	lsls	r3, r3, #24
 8003f70:	d511      	bpl.n	8003f96 <_svfiprintf_r+0x36>
 8003f72:	690b      	ldr	r3, [r1, #16]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10e      	bne.n	8003f96 <_svfiprintf_r+0x36>
 8003f78:	2140      	movs	r1, #64	@ 0x40
 8003f7a:	f7ff ff01 	bl	8003d80 <_malloc_r>
 8003f7e:	6038      	str	r0, [r7, #0]
 8003f80:	6138      	str	r0, [r7, #16]
 8003f82:	2800      	cmp	r0, #0
 8003f84:	d105      	bne.n	8003f92 <_svfiprintf_r+0x32>
 8003f86:	230c      	movs	r3, #12
 8003f88:	9a03      	ldr	r2, [sp, #12]
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	4240      	negs	r0, r0
 8003f90:	e0cf      	b.n	8004132 <_svfiprintf_r+0x1d2>
 8003f92:	2340      	movs	r3, #64	@ 0x40
 8003f94:	617b      	str	r3, [r7, #20]
 8003f96:	2300      	movs	r3, #0
 8003f98:	ac08      	add	r4, sp, #32
 8003f9a:	6163      	str	r3, [r4, #20]
 8003f9c:	3320      	adds	r3, #32
 8003f9e:	7663      	strb	r3, [r4, #25]
 8003fa0:	3310      	adds	r3, #16
 8003fa2:	76a3      	strb	r3, [r4, #26]
 8003fa4:	9507      	str	r5, [sp, #28]
 8003fa6:	0035      	movs	r5, r6
 8003fa8:	782b      	ldrb	r3, [r5, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <_svfiprintf_r+0x52>
 8003fae:	2b25      	cmp	r3, #37	@ 0x25
 8003fb0:	d148      	bne.n	8004044 <_svfiprintf_r+0xe4>
 8003fb2:	1bab      	subs	r3, r5, r6
 8003fb4:	9305      	str	r3, [sp, #20]
 8003fb6:	42b5      	cmp	r5, r6
 8003fb8:	d00b      	beq.n	8003fd2 <_svfiprintf_r+0x72>
 8003fba:	0032      	movs	r2, r6
 8003fbc:	0039      	movs	r1, r7
 8003fbe:	9803      	ldr	r0, [sp, #12]
 8003fc0:	f7ff ff6e 	bl	8003ea0 <__ssputs_r>
 8003fc4:	3001      	adds	r0, #1
 8003fc6:	d100      	bne.n	8003fca <_svfiprintf_r+0x6a>
 8003fc8:	e0ae      	b.n	8004128 <_svfiprintf_r+0x1c8>
 8003fca:	6963      	ldr	r3, [r4, #20]
 8003fcc:	9a05      	ldr	r2, [sp, #20]
 8003fce:	189b      	adds	r3, r3, r2
 8003fd0:	6163      	str	r3, [r4, #20]
 8003fd2:	782b      	ldrb	r3, [r5, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d100      	bne.n	8003fda <_svfiprintf_r+0x7a>
 8003fd8:	e0a6      	b.n	8004128 <_svfiprintf_r+0x1c8>
 8003fda:	2201      	movs	r2, #1
 8003fdc:	2300      	movs	r3, #0
 8003fde:	4252      	negs	r2, r2
 8003fe0:	6062      	str	r2, [r4, #4]
 8003fe2:	a904      	add	r1, sp, #16
 8003fe4:	3254      	adds	r2, #84	@ 0x54
 8003fe6:	1852      	adds	r2, r2, r1
 8003fe8:	1c6e      	adds	r6, r5, #1
 8003fea:	6023      	str	r3, [r4, #0]
 8003fec:	60e3      	str	r3, [r4, #12]
 8003fee:	60a3      	str	r3, [r4, #8]
 8003ff0:	7013      	strb	r3, [r2, #0]
 8003ff2:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003ff4:	4b54      	ldr	r3, [pc, #336]	@ (8004148 <_svfiprintf_r+0x1e8>)
 8003ff6:	2205      	movs	r2, #5
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	7831      	ldrb	r1, [r6, #0]
 8003ffc:	9305      	str	r3, [sp, #20]
 8003ffe:	f000 fa4d 	bl	800449c <memchr>
 8004002:	1c75      	adds	r5, r6, #1
 8004004:	2800      	cmp	r0, #0
 8004006:	d11f      	bne.n	8004048 <_svfiprintf_r+0xe8>
 8004008:	6822      	ldr	r2, [r4, #0]
 800400a:	06d3      	lsls	r3, r2, #27
 800400c:	d504      	bpl.n	8004018 <_svfiprintf_r+0xb8>
 800400e:	2353      	movs	r3, #83	@ 0x53
 8004010:	a904      	add	r1, sp, #16
 8004012:	185b      	adds	r3, r3, r1
 8004014:	2120      	movs	r1, #32
 8004016:	7019      	strb	r1, [r3, #0]
 8004018:	0713      	lsls	r3, r2, #28
 800401a:	d504      	bpl.n	8004026 <_svfiprintf_r+0xc6>
 800401c:	2353      	movs	r3, #83	@ 0x53
 800401e:	a904      	add	r1, sp, #16
 8004020:	185b      	adds	r3, r3, r1
 8004022:	212b      	movs	r1, #43	@ 0x2b
 8004024:	7019      	strb	r1, [r3, #0]
 8004026:	7833      	ldrb	r3, [r6, #0]
 8004028:	2b2a      	cmp	r3, #42	@ 0x2a
 800402a:	d016      	beq.n	800405a <_svfiprintf_r+0xfa>
 800402c:	0035      	movs	r5, r6
 800402e:	2100      	movs	r1, #0
 8004030:	200a      	movs	r0, #10
 8004032:	68e3      	ldr	r3, [r4, #12]
 8004034:	782a      	ldrb	r2, [r5, #0]
 8004036:	1c6e      	adds	r6, r5, #1
 8004038:	3a30      	subs	r2, #48	@ 0x30
 800403a:	2a09      	cmp	r2, #9
 800403c:	d950      	bls.n	80040e0 <_svfiprintf_r+0x180>
 800403e:	2900      	cmp	r1, #0
 8004040:	d111      	bne.n	8004066 <_svfiprintf_r+0x106>
 8004042:	e017      	b.n	8004074 <_svfiprintf_r+0x114>
 8004044:	3501      	adds	r5, #1
 8004046:	e7af      	b.n	8003fa8 <_svfiprintf_r+0x48>
 8004048:	9b05      	ldr	r3, [sp, #20]
 800404a:	6822      	ldr	r2, [r4, #0]
 800404c:	1ac0      	subs	r0, r0, r3
 800404e:	2301      	movs	r3, #1
 8004050:	4083      	lsls	r3, r0
 8004052:	4313      	orrs	r3, r2
 8004054:	002e      	movs	r6, r5
 8004056:	6023      	str	r3, [r4, #0]
 8004058:	e7cc      	b.n	8003ff4 <_svfiprintf_r+0x94>
 800405a:	9b07      	ldr	r3, [sp, #28]
 800405c:	1d19      	adds	r1, r3, #4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	9107      	str	r1, [sp, #28]
 8004062:	2b00      	cmp	r3, #0
 8004064:	db01      	blt.n	800406a <_svfiprintf_r+0x10a>
 8004066:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004068:	e004      	b.n	8004074 <_svfiprintf_r+0x114>
 800406a:	425b      	negs	r3, r3
 800406c:	60e3      	str	r3, [r4, #12]
 800406e:	2302      	movs	r3, #2
 8004070:	4313      	orrs	r3, r2
 8004072:	6023      	str	r3, [r4, #0]
 8004074:	782b      	ldrb	r3, [r5, #0]
 8004076:	2b2e      	cmp	r3, #46	@ 0x2e
 8004078:	d10c      	bne.n	8004094 <_svfiprintf_r+0x134>
 800407a:	786b      	ldrb	r3, [r5, #1]
 800407c:	2b2a      	cmp	r3, #42	@ 0x2a
 800407e:	d134      	bne.n	80040ea <_svfiprintf_r+0x18a>
 8004080:	9b07      	ldr	r3, [sp, #28]
 8004082:	3502      	adds	r5, #2
 8004084:	1d1a      	adds	r2, r3, #4
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	9207      	str	r2, [sp, #28]
 800408a:	2b00      	cmp	r3, #0
 800408c:	da01      	bge.n	8004092 <_svfiprintf_r+0x132>
 800408e:	2301      	movs	r3, #1
 8004090:	425b      	negs	r3, r3
 8004092:	9309      	str	r3, [sp, #36]	@ 0x24
 8004094:	4e2d      	ldr	r6, [pc, #180]	@ (800414c <_svfiprintf_r+0x1ec>)
 8004096:	2203      	movs	r2, #3
 8004098:	0030      	movs	r0, r6
 800409a:	7829      	ldrb	r1, [r5, #0]
 800409c:	f000 f9fe 	bl	800449c <memchr>
 80040a0:	2800      	cmp	r0, #0
 80040a2:	d006      	beq.n	80040b2 <_svfiprintf_r+0x152>
 80040a4:	2340      	movs	r3, #64	@ 0x40
 80040a6:	1b80      	subs	r0, r0, r6
 80040a8:	4083      	lsls	r3, r0
 80040aa:	6822      	ldr	r2, [r4, #0]
 80040ac:	3501      	adds	r5, #1
 80040ae:	4313      	orrs	r3, r2
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	7829      	ldrb	r1, [r5, #0]
 80040b4:	2206      	movs	r2, #6
 80040b6:	4826      	ldr	r0, [pc, #152]	@ (8004150 <_svfiprintf_r+0x1f0>)
 80040b8:	1c6e      	adds	r6, r5, #1
 80040ba:	7621      	strb	r1, [r4, #24]
 80040bc:	f000 f9ee 	bl	800449c <memchr>
 80040c0:	2800      	cmp	r0, #0
 80040c2:	d038      	beq.n	8004136 <_svfiprintf_r+0x1d6>
 80040c4:	4b23      	ldr	r3, [pc, #140]	@ (8004154 <_svfiprintf_r+0x1f4>)
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d122      	bne.n	8004110 <_svfiprintf_r+0x1b0>
 80040ca:	2207      	movs	r2, #7
 80040cc:	9b07      	ldr	r3, [sp, #28]
 80040ce:	3307      	adds	r3, #7
 80040d0:	4393      	bics	r3, r2
 80040d2:	3308      	adds	r3, #8
 80040d4:	9307      	str	r3, [sp, #28]
 80040d6:	6963      	ldr	r3, [r4, #20]
 80040d8:	9a04      	ldr	r2, [sp, #16]
 80040da:	189b      	adds	r3, r3, r2
 80040dc:	6163      	str	r3, [r4, #20]
 80040de:	e762      	b.n	8003fa6 <_svfiprintf_r+0x46>
 80040e0:	4343      	muls	r3, r0
 80040e2:	0035      	movs	r5, r6
 80040e4:	2101      	movs	r1, #1
 80040e6:	189b      	adds	r3, r3, r2
 80040e8:	e7a4      	b.n	8004034 <_svfiprintf_r+0xd4>
 80040ea:	2300      	movs	r3, #0
 80040ec:	200a      	movs	r0, #10
 80040ee:	0019      	movs	r1, r3
 80040f0:	3501      	adds	r5, #1
 80040f2:	6063      	str	r3, [r4, #4]
 80040f4:	782a      	ldrb	r2, [r5, #0]
 80040f6:	1c6e      	adds	r6, r5, #1
 80040f8:	3a30      	subs	r2, #48	@ 0x30
 80040fa:	2a09      	cmp	r2, #9
 80040fc:	d903      	bls.n	8004106 <_svfiprintf_r+0x1a6>
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0c8      	beq.n	8004094 <_svfiprintf_r+0x134>
 8004102:	9109      	str	r1, [sp, #36]	@ 0x24
 8004104:	e7c6      	b.n	8004094 <_svfiprintf_r+0x134>
 8004106:	4341      	muls	r1, r0
 8004108:	0035      	movs	r5, r6
 800410a:	2301      	movs	r3, #1
 800410c:	1889      	adds	r1, r1, r2
 800410e:	e7f1      	b.n	80040f4 <_svfiprintf_r+0x194>
 8004110:	aa07      	add	r2, sp, #28
 8004112:	9200      	str	r2, [sp, #0]
 8004114:	0021      	movs	r1, r4
 8004116:	003a      	movs	r2, r7
 8004118:	4b0f      	ldr	r3, [pc, #60]	@ (8004158 <_svfiprintf_r+0x1f8>)
 800411a:	9803      	ldr	r0, [sp, #12]
 800411c:	e000      	b.n	8004120 <_svfiprintf_r+0x1c0>
 800411e:	bf00      	nop
 8004120:	9004      	str	r0, [sp, #16]
 8004122:	9b04      	ldr	r3, [sp, #16]
 8004124:	3301      	adds	r3, #1
 8004126:	d1d6      	bne.n	80040d6 <_svfiprintf_r+0x176>
 8004128:	89bb      	ldrh	r3, [r7, #12]
 800412a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800412c:	065b      	lsls	r3, r3, #25
 800412e:	d500      	bpl.n	8004132 <_svfiprintf_r+0x1d2>
 8004130:	e72c      	b.n	8003f8c <_svfiprintf_r+0x2c>
 8004132:	b021      	add	sp, #132	@ 0x84
 8004134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004136:	aa07      	add	r2, sp, #28
 8004138:	9200      	str	r2, [sp, #0]
 800413a:	0021      	movs	r1, r4
 800413c:	003a      	movs	r2, r7
 800413e:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <_svfiprintf_r+0x1f8>)
 8004140:	9803      	ldr	r0, [sp, #12]
 8004142:	f000 f87b 	bl	800423c <_printf_i>
 8004146:	e7eb      	b.n	8004120 <_svfiprintf_r+0x1c0>
 8004148:	080045dc 	.word	0x080045dc
 800414c:	080045e2 	.word	0x080045e2
 8004150:	080045e6 	.word	0x080045e6
 8004154:	00000000 	.word	0x00000000
 8004158:	08003ea1 	.word	0x08003ea1

0800415c <_printf_common>:
 800415c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800415e:	0016      	movs	r6, r2
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	688a      	ldr	r2, [r1, #8]
 8004164:	690b      	ldr	r3, [r1, #16]
 8004166:	000c      	movs	r4, r1
 8004168:	9000      	str	r0, [sp, #0]
 800416a:	4293      	cmp	r3, r2
 800416c:	da00      	bge.n	8004170 <_printf_common+0x14>
 800416e:	0013      	movs	r3, r2
 8004170:	0022      	movs	r2, r4
 8004172:	6033      	str	r3, [r6, #0]
 8004174:	3243      	adds	r2, #67	@ 0x43
 8004176:	7812      	ldrb	r2, [r2, #0]
 8004178:	2a00      	cmp	r2, #0
 800417a:	d001      	beq.n	8004180 <_printf_common+0x24>
 800417c:	3301      	adds	r3, #1
 800417e:	6033      	str	r3, [r6, #0]
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	069b      	lsls	r3, r3, #26
 8004184:	d502      	bpl.n	800418c <_printf_common+0x30>
 8004186:	6833      	ldr	r3, [r6, #0]
 8004188:	3302      	adds	r3, #2
 800418a:	6033      	str	r3, [r6, #0]
 800418c:	6822      	ldr	r2, [r4, #0]
 800418e:	2306      	movs	r3, #6
 8004190:	0015      	movs	r5, r2
 8004192:	401d      	ands	r5, r3
 8004194:	421a      	tst	r2, r3
 8004196:	d027      	beq.n	80041e8 <_printf_common+0x8c>
 8004198:	0023      	movs	r3, r4
 800419a:	3343      	adds	r3, #67	@ 0x43
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	1e5a      	subs	r2, r3, #1
 80041a0:	4193      	sbcs	r3, r2
 80041a2:	6822      	ldr	r2, [r4, #0]
 80041a4:	0692      	lsls	r2, r2, #26
 80041a6:	d430      	bmi.n	800420a <_printf_common+0xae>
 80041a8:	0022      	movs	r2, r4
 80041aa:	9901      	ldr	r1, [sp, #4]
 80041ac:	9800      	ldr	r0, [sp, #0]
 80041ae:	9d08      	ldr	r5, [sp, #32]
 80041b0:	3243      	adds	r2, #67	@ 0x43
 80041b2:	47a8      	blx	r5
 80041b4:	3001      	adds	r0, #1
 80041b6:	d025      	beq.n	8004204 <_printf_common+0xa8>
 80041b8:	2206      	movs	r2, #6
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	2500      	movs	r5, #0
 80041be:	4013      	ands	r3, r2
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d105      	bne.n	80041d0 <_printf_common+0x74>
 80041c4:	6833      	ldr	r3, [r6, #0]
 80041c6:	68e5      	ldr	r5, [r4, #12]
 80041c8:	1aed      	subs	r5, r5, r3
 80041ca:	43eb      	mvns	r3, r5
 80041cc:	17db      	asrs	r3, r3, #31
 80041ce:	401d      	ands	r5, r3
 80041d0:	68a3      	ldr	r3, [r4, #8]
 80041d2:	6922      	ldr	r2, [r4, #16]
 80041d4:	4293      	cmp	r3, r2
 80041d6:	dd01      	ble.n	80041dc <_printf_common+0x80>
 80041d8:	1a9b      	subs	r3, r3, r2
 80041da:	18ed      	adds	r5, r5, r3
 80041dc:	2600      	movs	r6, #0
 80041de:	42b5      	cmp	r5, r6
 80041e0:	d120      	bne.n	8004224 <_printf_common+0xc8>
 80041e2:	2000      	movs	r0, #0
 80041e4:	e010      	b.n	8004208 <_printf_common+0xac>
 80041e6:	3501      	adds	r5, #1
 80041e8:	68e3      	ldr	r3, [r4, #12]
 80041ea:	6832      	ldr	r2, [r6, #0]
 80041ec:	1a9b      	subs	r3, r3, r2
 80041ee:	42ab      	cmp	r3, r5
 80041f0:	ddd2      	ble.n	8004198 <_printf_common+0x3c>
 80041f2:	0022      	movs	r2, r4
 80041f4:	2301      	movs	r3, #1
 80041f6:	9901      	ldr	r1, [sp, #4]
 80041f8:	9800      	ldr	r0, [sp, #0]
 80041fa:	9f08      	ldr	r7, [sp, #32]
 80041fc:	3219      	adds	r2, #25
 80041fe:	47b8      	blx	r7
 8004200:	3001      	adds	r0, #1
 8004202:	d1f0      	bne.n	80041e6 <_printf_common+0x8a>
 8004204:	2001      	movs	r0, #1
 8004206:	4240      	negs	r0, r0
 8004208:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800420a:	2030      	movs	r0, #48	@ 0x30
 800420c:	18e1      	adds	r1, r4, r3
 800420e:	3143      	adds	r1, #67	@ 0x43
 8004210:	7008      	strb	r0, [r1, #0]
 8004212:	0021      	movs	r1, r4
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	3145      	adds	r1, #69	@ 0x45
 8004218:	7809      	ldrb	r1, [r1, #0]
 800421a:	18a2      	adds	r2, r4, r2
 800421c:	3243      	adds	r2, #67	@ 0x43
 800421e:	3302      	adds	r3, #2
 8004220:	7011      	strb	r1, [r2, #0]
 8004222:	e7c1      	b.n	80041a8 <_printf_common+0x4c>
 8004224:	0022      	movs	r2, r4
 8004226:	2301      	movs	r3, #1
 8004228:	9901      	ldr	r1, [sp, #4]
 800422a:	9800      	ldr	r0, [sp, #0]
 800422c:	9f08      	ldr	r7, [sp, #32]
 800422e:	321a      	adds	r2, #26
 8004230:	47b8      	blx	r7
 8004232:	3001      	adds	r0, #1
 8004234:	d0e6      	beq.n	8004204 <_printf_common+0xa8>
 8004236:	3601      	adds	r6, #1
 8004238:	e7d1      	b.n	80041de <_printf_common+0x82>
	...

0800423c <_printf_i>:
 800423c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800423e:	b08b      	sub	sp, #44	@ 0x2c
 8004240:	9206      	str	r2, [sp, #24]
 8004242:	000a      	movs	r2, r1
 8004244:	3243      	adds	r2, #67	@ 0x43
 8004246:	9307      	str	r3, [sp, #28]
 8004248:	9005      	str	r0, [sp, #20]
 800424a:	9203      	str	r2, [sp, #12]
 800424c:	7e0a      	ldrb	r2, [r1, #24]
 800424e:	000c      	movs	r4, r1
 8004250:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004252:	2a78      	cmp	r2, #120	@ 0x78
 8004254:	d809      	bhi.n	800426a <_printf_i+0x2e>
 8004256:	2a62      	cmp	r2, #98	@ 0x62
 8004258:	d80b      	bhi.n	8004272 <_printf_i+0x36>
 800425a:	2a00      	cmp	r2, #0
 800425c:	d100      	bne.n	8004260 <_printf_i+0x24>
 800425e:	e0ba      	b.n	80043d6 <_printf_i+0x19a>
 8004260:	497a      	ldr	r1, [pc, #488]	@ (800444c <_printf_i+0x210>)
 8004262:	9104      	str	r1, [sp, #16]
 8004264:	2a58      	cmp	r2, #88	@ 0x58
 8004266:	d100      	bne.n	800426a <_printf_i+0x2e>
 8004268:	e08e      	b.n	8004388 <_printf_i+0x14c>
 800426a:	0025      	movs	r5, r4
 800426c:	3542      	adds	r5, #66	@ 0x42
 800426e:	702a      	strb	r2, [r5, #0]
 8004270:	e022      	b.n	80042b8 <_printf_i+0x7c>
 8004272:	0010      	movs	r0, r2
 8004274:	3863      	subs	r0, #99	@ 0x63
 8004276:	2815      	cmp	r0, #21
 8004278:	d8f7      	bhi.n	800426a <_printf_i+0x2e>
 800427a:	f7fb ff4d 	bl	8000118 <__gnu_thumb1_case_shi>
 800427e:	0016      	.short	0x0016
 8004280:	fff6001f 	.word	0xfff6001f
 8004284:	fff6fff6 	.word	0xfff6fff6
 8004288:	001ffff6 	.word	0x001ffff6
 800428c:	fff6fff6 	.word	0xfff6fff6
 8004290:	fff6fff6 	.word	0xfff6fff6
 8004294:	0036009f 	.word	0x0036009f
 8004298:	fff6007e 	.word	0xfff6007e
 800429c:	00b0fff6 	.word	0x00b0fff6
 80042a0:	0036fff6 	.word	0x0036fff6
 80042a4:	fff6fff6 	.word	0xfff6fff6
 80042a8:	0082      	.short	0x0082
 80042aa:	0025      	movs	r5, r4
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	3542      	adds	r5, #66	@ 0x42
 80042b0:	1d11      	adds	r1, r2, #4
 80042b2:	6019      	str	r1, [r3, #0]
 80042b4:	6813      	ldr	r3, [r2, #0]
 80042b6:	702b      	strb	r3, [r5, #0]
 80042b8:	2301      	movs	r3, #1
 80042ba:	e09e      	b.n	80043fa <_printf_i+0x1be>
 80042bc:	6818      	ldr	r0, [r3, #0]
 80042be:	6809      	ldr	r1, [r1, #0]
 80042c0:	1d02      	adds	r2, r0, #4
 80042c2:	060d      	lsls	r5, r1, #24
 80042c4:	d50b      	bpl.n	80042de <_printf_i+0xa2>
 80042c6:	6806      	ldr	r6, [r0, #0]
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	2e00      	cmp	r6, #0
 80042cc:	da03      	bge.n	80042d6 <_printf_i+0x9a>
 80042ce:	232d      	movs	r3, #45	@ 0x2d
 80042d0:	9a03      	ldr	r2, [sp, #12]
 80042d2:	4276      	negs	r6, r6
 80042d4:	7013      	strb	r3, [r2, #0]
 80042d6:	4b5d      	ldr	r3, [pc, #372]	@ (800444c <_printf_i+0x210>)
 80042d8:	270a      	movs	r7, #10
 80042da:	9304      	str	r3, [sp, #16]
 80042dc:	e018      	b.n	8004310 <_printf_i+0xd4>
 80042de:	6806      	ldr	r6, [r0, #0]
 80042e0:	601a      	str	r2, [r3, #0]
 80042e2:	0649      	lsls	r1, r1, #25
 80042e4:	d5f1      	bpl.n	80042ca <_printf_i+0x8e>
 80042e6:	b236      	sxth	r6, r6
 80042e8:	e7ef      	b.n	80042ca <_printf_i+0x8e>
 80042ea:	6808      	ldr	r0, [r1, #0]
 80042ec:	6819      	ldr	r1, [r3, #0]
 80042ee:	c940      	ldmia	r1!, {r6}
 80042f0:	0605      	lsls	r5, r0, #24
 80042f2:	d402      	bmi.n	80042fa <_printf_i+0xbe>
 80042f4:	0640      	lsls	r0, r0, #25
 80042f6:	d500      	bpl.n	80042fa <_printf_i+0xbe>
 80042f8:	b2b6      	uxth	r6, r6
 80042fa:	6019      	str	r1, [r3, #0]
 80042fc:	4b53      	ldr	r3, [pc, #332]	@ (800444c <_printf_i+0x210>)
 80042fe:	270a      	movs	r7, #10
 8004300:	9304      	str	r3, [sp, #16]
 8004302:	2a6f      	cmp	r2, #111	@ 0x6f
 8004304:	d100      	bne.n	8004308 <_printf_i+0xcc>
 8004306:	3f02      	subs	r7, #2
 8004308:	0023      	movs	r3, r4
 800430a:	2200      	movs	r2, #0
 800430c:	3343      	adds	r3, #67	@ 0x43
 800430e:	701a      	strb	r2, [r3, #0]
 8004310:	6863      	ldr	r3, [r4, #4]
 8004312:	60a3      	str	r3, [r4, #8]
 8004314:	2b00      	cmp	r3, #0
 8004316:	db06      	blt.n	8004326 <_printf_i+0xea>
 8004318:	2104      	movs	r1, #4
 800431a:	6822      	ldr	r2, [r4, #0]
 800431c:	9d03      	ldr	r5, [sp, #12]
 800431e:	438a      	bics	r2, r1
 8004320:	6022      	str	r2, [r4, #0]
 8004322:	4333      	orrs	r3, r6
 8004324:	d00c      	beq.n	8004340 <_printf_i+0x104>
 8004326:	9d03      	ldr	r5, [sp, #12]
 8004328:	0030      	movs	r0, r6
 800432a:	0039      	movs	r1, r7
 800432c:	f7fb ff84 	bl	8000238 <__aeabi_uidivmod>
 8004330:	9b04      	ldr	r3, [sp, #16]
 8004332:	3d01      	subs	r5, #1
 8004334:	5c5b      	ldrb	r3, [r3, r1]
 8004336:	702b      	strb	r3, [r5, #0]
 8004338:	0033      	movs	r3, r6
 800433a:	0006      	movs	r6, r0
 800433c:	429f      	cmp	r7, r3
 800433e:	d9f3      	bls.n	8004328 <_printf_i+0xec>
 8004340:	2f08      	cmp	r7, #8
 8004342:	d109      	bne.n	8004358 <_printf_i+0x11c>
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	07db      	lsls	r3, r3, #31
 8004348:	d506      	bpl.n	8004358 <_printf_i+0x11c>
 800434a:	6862      	ldr	r2, [r4, #4]
 800434c:	6923      	ldr	r3, [r4, #16]
 800434e:	429a      	cmp	r2, r3
 8004350:	dc02      	bgt.n	8004358 <_printf_i+0x11c>
 8004352:	2330      	movs	r3, #48	@ 0x30
 8004354:	3d01      	subs	r5, #1
 8004356:	702b      	strb	r3, [r5, #0]
 8004358:	9b03      	ldr	r3, [sp, #12]
 800435a:	1b5b      	subs	r3, r3, r5
 800435c:	6123      	str	r3, [r4, #16]
 800435e:	9b07      	ldr	r3, [sp, #28]
 8004360:	0021      	movs	r1, r4
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	9805      	ldr	r0, [sp, #20]
 8004366:	9b06      	ldr	r3, [sp, #24]
 8004368:	aa09      	add	r2, sp, #36	@ 0x24
 800436a:	f7ff fef7 	bl	800415c <_printf_common>
 800436e:	3001      	adds	r0, #1
 8004370:	d148      	bne.n	8004404 <_printf_i+0x1c8>
 8004372:	2001      	movs	r0, #1
 8004374:	4240      	negs	r0, r0
 8004376:	b00b      	add	sp, #44	@ 0x2c
 8004378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800437a:	2220      	movs	r2, #32
 800437c:	6809      	ldr	r1, [r1, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	6022      	str	r2, [r4, #0]
 8004382:	2278      	movs	r2, #120	@ 0x78
 8004384:	4932      	ldr	r1, [pc, #200]	@ (8004450 <_printf_i+0x214>)
 8004386:	9104      	str	r1, [sp, #16]
 8004388:	0021      	movs	r1, r4
 800438a:	3145      	adds	r1, #69	@ 0x45
 800438c:	700a      	strb	r2, [r1, #0]
 800438e:	6819      	ldr	r1, [r3, #0]
 8004390:	6822      	ldr	r2, [r4, #0]
 8004392:	c940      	ldmia	r1!, {r6}
 8004394:	0610      	lsls	r0, r2, #24
 8004396:	d402      	bmi.n	800439e <_printf_i+0x162>
 8004398:	0650      	lsls	r0, r2, #25
 800439a:	d500      	bpl.n	800439e <_printf_i+0x162>
 800439c:	b2b6      	uxth	r6, r6
 800439e:	6019      	str	r1, [r3, #0]
 80043a0:	07d3      	lsls	r3, r2, #31
 80043a2:	d502      	bpl.n	80043aa <_printf_i+0x16e>
 80043a4:	2320      	movs	r3, #32
 80043a6:	4313      	orrs	r3, r2
 80043a8:	6023      	str	r3, [r4, #0]
 80043aa:	2e00      	cmp	r6, #0
 80043ac:	d001      	beq.n	80043b2 <_printf_i+0x176>
 80043ae:	2710      	movs	r7, #16
 80043b0:	e7aa      	b.n	8004308 <_printf_i+0xcc>
 80043b2:	2220      	movs	r2, #32
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	4393      	bics	r3, r2
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	e7f8      	b.n	80043ae <_printf_i+0x172>
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	680d      	ldr	r5, [r1, #0]
 80043c0:	1d10      	adds	r0, r2, #4
 80043c2:	6949      	ldr	r1, [r1, #20]
 80043c4:	6018      	str	r0, [r3, #0]
 80043c6:	6813      	ldr	r3, [r2, #0]
 80043c8:	062e      	lsls	r6, r5, #24
 80043ca:	d501      	bpl.n	80043d0 <_printf_i+0x194>
 80043cc:	6019      	str	r1, [r3, #0]
 80043ce:	e002      	b.n	80043d6 <_printf_i+0x19a>
 80043d0:	066d      	lsls	r5, r5, #25
 80043d2:	d5fb      	bpl.n	80043cc <_printf_i+0x190>
 80043d4:	8019      	strh	r1, [r3, #0]
 80043d6:	2300      	movs	r3, #0
 80043d8:	9d03      	ldr	r5, [sp, #12]
 80043da:	6123      	str	r3, [r4, #16]
 80043dc:	e7bf      	b.n	800435e <_printf_i+0x122>
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	1d11      	adds	r1, r2, #4
 80043e2:	6019      	str	r1, [r3, #0]
 80043e4:	6815      	ldr	r5, [r2, #0]
 80043e6:	2100      	movs	r1, #0
 80043e8:	0028      	movs	r0, r5
 80043ea:	6862      	ldr	r2, [r4, #4]
 80043ec:	f000 f856 	bl	800449c <memchr>
 80043f0:	2800      	cmp	r0, #0
 80043f2:	d001      	beq.n	80043f8 <_printf_i+0x1bc>
 80043f4:	1b40      	subs	r0, r0, r5
 80043f6:	6060      	str	r0, [r4, #4]
 80043f8:	6863      	ldr	r3, [r4, #4]
 80043fa:	6123      	str	r3, [r4, #16]
 80043fc:	2300      	movs	r3, #0
 80043fe:	9a03      	ldr	r2, [sp, #12]
 8004400:	7013      	strb	r3, [r2, #0]
 8004402:	e7ac      	b.n	800435e <_printf_i+0x122>
 8004404:	002a      	movs	r2, r5
 8004406:	6923      	ldr	r3, [r4, #16]
 8004408:	9906      	ldr	r1, [sp, #24]
 800440a:	9805      	ldr	r0, [sp, #20]
 800440c:	9d07      	ldr	r5, [sp, #28]
 800440e:	47a8      	blx	r5
 8004410:	3001      	adds	r0, #1
 8004412:	d0ae      	beq.n	8004372 <_printf_i+0x136>
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	079b      	lsls	r3, r3, #30
 8004418:	d415      	bmi.n	8004446 <_printf_i+0x20a>
 800441a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800441c:	68e0      	ldr	r0, [r4, #12]
 800441e:	4298      	cmp	r0, r3
 8004420:	daa9      	bge.n	8004376 <_printf_i+0x13a>
 8004422:	0018      	movs	r0, r3
 8004424:	e7a7      	b.n	8004376 <_printf_i+0x13a>
 8004426:	0022      	movs	r2, r4
 8004428:	2301      	movs	r3, #1
 800442a:	9906      	ldr	r1, [sp, #24]
 800442c:	9805      	ldr	r0, [sp, #20]
 800442e:	9e07      	ldr	r6, [sp, #28]
 8004430:	3219      	adds	r2, #25
 8004432:	47b0      	blx	r6
 8004434:	3001      	adds	r0, #1
 8004436:	d09c      	beq.n	8004372 <_printf_i+0x136>
 8004438:	3501      	adds	r5, #1
 800443a:	68e3      	ldr	r3, [r4, #12]
 800443c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	42ab      	cmp	r3, r5
 8004442:	dcf0      	bgt.n	8004426 <_printf_i+0x1ea>
 8004444:	e7e9      	b.n	800441a <_printf_i+0x1de>
 8004446:	2500      	movs	r5, #0
 8004448:	e7f7      	b.n	800443a <_printf_i+0x1fe>
 800444a:	46c0      	nop			@ (mov r8, r8)
 800444c:	080045ed 	.word	0x080045ed
 8004450:	080045fe 	.word	0x080045fe

08004454 <memmove>:
 8004454:	b510      	push	{r4, lr}
 8004456:	4288      	cmp	r0, r1
 8004458:	d902      	bls.n	8004460 <memmove+0xc>
 800445a:	188b      	adds	r3, r1, r2
 800445c:	4298      	cmp	r0, r3
 800445e:	d308      	bcc.n	8004472 <memmove+0x1e>
 8004460:	2300      	movs	r3, #0
 8004462:	429a      	cmp	r2, r3
 8004464:	d007      	beq.n	8004476 <memmove+0x22>
 8004466:	5ccc      	ldrb	r4, [r1, r3]
 8004468:	54c4      	strb	r4, [r0, r3]
 800446a:	3301      	adds	r3, #1
 800446c:	e7f9      	b.n	8004462 <memmove+0xe>
 800446e:	5c8b      	ldrb	r3, [r1, r2]
 8004470:	5483      	strb	r3, [r0, r2]
 8004472:	3a01      	subs	r2, #1
 8004474:	d2fb      	bcs.n	800446e <memmove+0x1a>
 8004476:	bd10      	pop	{r4, pc}

08004478 <_sbrk_r>:
 8004478:	2300      	movs	r3, #0
 800447a:	b570      	push	{r4, r5, r6, lr}
 800447c:	4d06      	ldr	r5, [pc, #24]	@ (8004498 <_sbrk_r+0x20>)
 800447e:	0004      	movs	r4, r0
 8004480:	0008      	movs	r0, r1
 8004482:	602b      	str	r3, [r5, #0]
 8004484:	f7fc fd54 	bl	8000f30 <_sbrk>
 8004488:	1c43      	adds	r3, r0, #1
 800448a:	d103      	bne.n	8004494 <_sbrk_r+0x1c>
 800448c:	682b      	ldr	r3, [r5, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d000      	beq.n	8004494 <_sbrk_r+0x1c>
 8004492:	6023      	str	r3, [r4, #0]
 8004494:	bd70      	pop	{r4, r5, r6, pc}
 8004496:	46c0      	nop			@ (mov r8, r8)
 8004498:	200002a4 	.word	0x200002a4

0800449c <memchr>:
 800449c:	b2c9      	uxtb	r1, r1
 800449e:	1882      	adds	r2, r0, r2
 80044a0:	4290      	cmp	r0, r2
 80044a2:	d101      	bne.n	80044a8 <memchr+0xc>
 80044a4:	2000      	movs	r0, #0
 80044a6:	4770      	bx	lr
 80044a8:	7803      	ldrb	r3, [r0, #0]
 80044aa:	428b      	cmp	r3, r1
 80044ac:	d0fb      	beq.n	80044a6 <memchr+0xa>
 80044ae:	3001      	adds	r0, #1
 80044b0:	e7f6      	b.n	80044a0 <memchr+0x4>

080044b2 <memcpy>:
 80044b2:	2300      	movs	r3, #0
 80044b4:	b510      	push	{r4, lr}
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d100      	bne.n	80044bc <memcpy+0xa>
 80044ba:	bd10      	pop	{r4, pc}
 80044bc:	5ccc      	ldrb	r4, [r1, r3]
 80044be:	54c4      	strb	r4, [r0, r3]
 80044c0:	3301      	adds	r3, #1
 80044c2:	e7f8      	b.n	80044b6 <memcpy+0x4>

080044c4 <_realloc_r>:
 80044c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044c6:	0006      	movs	r6, r0
 80044c8:	000c      	movs	r4, r1
 80044ca:	0015      	movs	r5, r2
 80044cc:	2900      	cmp	r1, #0
 80044ce:	d105      	bne.n	80044dc <_realloc_r+0x18>
 80044d0:	0011      	movs	r1, r2
 80044d2:	f7ff fc55 	bl	8003d80 <_malloc_r>
 80044d6:	0004      	movs	r4, r0
 80044d8:	0020      	movs	r0, r4
 80044da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80044dc:	2a00      	cmp	r2, #0
 80044de:	d103      	bne.n	80044e8 <_realloc_r+0x24>
 80044e0:	f7ff fbe2 	bl	8003ca8 <_free_r>
 80044e4:	002c      	movs	r4, r5
 80044e6:	e7f7      	b.n	80044d8 <_realloc_r+0x14>
 80044e8:	f000 f81c 	bl	8004524 <_malloc_usable_size_r>
 80044ec:	0007      	movs	r7, r0
 80044ee:	4285      	cmp	r5, r0
 80044f0:	d802      	bhi.n	80044f8 <_realloc_r+0x34>
 80044f2:	0843      	lsrs	r3, r0, #1
 80044f4:	42ab      	cmp	r3, r5
 80044f6:	d3ef      	bcc.n	80044d8 <_realloc_r+0x14>
 80044f8:	0029      	movs	r1, r5
 80044fa:	0030      	movs	r0, r6
 80044fc:	f7ff fc40 	bl	8003d80 <_malloc_r>
 8004500:	9001      	str	r0, [sp, #4]
 8004502:	2800      	cmp	r0, #0
 8004504:	d101      	bne.n	800450a <_realloc_r+0x46>
 8004506:	9c01      	ldr	r4, [sp, #4]
 8004508:	e7e6      	b.n	80044d8 <_realloc_r+0x14>
 800450a:	002a      	movs	r2, r5
 800450c:	42bd      	cmp	r5, r7
 800450e:	d900      	bls.n	8004512 <_realloc_r+0x4e>
 8004510:	003a      	movs	r2, r7
 8004512:	0021      	movs	r1, r4
 8004514:	9801      	ldr	r0, [sp, #4]
 8004516:	f7ff ffcc 	bl	80044b2 <memcpy>
 800451a:	0021      	movs	r1, r4
 800451c:	0030      	movs	r0, r6
 800451e:	f7ff fbc3 	bl	8003ca8 <_free_r>
 8004522:	e7f0      	b.n	8004506 <_realloc_r+0x42>

08004524 <_malloc_usable_size_r>:
 8004524:	1f0b      	subs	r3, r1, #4
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	1f18      	subs	r0, r3, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	da01      	bge.n	8004532 <_malloc_usable_size_r+0xe>
 800452e:	580b      	ldr	r3, [r1, r0]
 8004530:	18c0      	adds	r0, r0, r3
 8004532:	4770      	bx	lr

08004534 <_init>:
 8004534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004536:	46c0      	nop			@ (mov r8, r8)
 8004538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800453a:	bc08      	pop	{r3}
 800453c:	469e      	mov	lr, r3
 800453e:	4770      	bx	lr

08004540 <_fini>:
 8004540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004546:	bc08      	pop	{r3}
 8004548:	469e      	mov	lr, r3
 800454a:	4770      	bx	lr
