INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/petrichor0/Desktop/co/lab1/lab1.srcs/sources_1/new/MACtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/petrichor0/Desktop/co/lab1/lab1.srcs/sim_1/new/MACtrl_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACtrl_sim
