/** ==================================================================
 *  @file   smartreflex_c1_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   SMARTREFLEX_C1
 *
 *  @Filename:    smartreflex_c1_cred.h
 *
 * *  @Description: SmartReflex-AVS is a technology that uses adaptive power 
 *                  supply to achieve the goal of reducing active power 
 *                  consumption. With SmartReflex-AVS, the power supply voltage 
 *                  can be adapted to the silicon performance either from a 
 *                  static sense (e.g. adapted to the manufacturing process of a 
 *                  given device), or a dynamic sense (e.g. adapted to the 
 *                temperature induced current performance of the device). 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __SMARTREFLEX_C1_CRED_H
#define __SMARTREFLEX_C1_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance SMARTREFLEX_IVA of component SMARTREFLEX_C1 mapped in MONICA at address 0x4A0DB000
     * Instance SMARTREFLEX_CORE of component SMARTREFLEX_C1 mapped in MONICA at address 0x4A0DD000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component SMARTREFLEX_C1
     *
     */

    /* 
     *  List of bundle arrays for component SMARTREFLEX_C1
     *
     */

    /* 
     *  List of bundles for component SMARTREFLEX_C1
     *
     */

    /* 
     * List of registers for component SMARTREFLEX_C1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG
 *
 * @BRIEF        Configuration bits for the Sensor Core and the Digital 
 *               Processing. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG                           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRSTATUS
 *
 * @BRIEF        Status bits that indicate that the values in the register 
 *               are valid or events have occurred. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRSTATUS                           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENVAL
 *
 * @BRIEF        The current sensor values from the Sensor Core. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENVAL                             0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENMIN
 *
 * @BRIEF        The minimum sensor values. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENMIN                             0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENMAX
 *
 * @BRIEF        The maximum sensor values. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENMAX                             0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENAVG
 *
 * @BRIEF        The average sensor values. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENAVG                             0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__AVGWEIGHT
 *
 * @BRIEF        The weighting factor in the average computation. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__AVGWEIGHT                          0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__NVALUERECIPROCAL
 *
 * @BRIEF        The reciprocal of the SenN and SenP values used in 
 *               error generation. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__NVALUERECIPROCAL                   0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQ_EOI
 *
 * @BRIEF        EOI protocol re-trigger. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQ_EOI                            0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS_RAW
 *
 * @BRIEF        MCU raw interrup status and set. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS_RAW                      0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS
 *
 * @BRIEF        MCU masked interrupt status and clear. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS                          0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_SET
 *
 * @BRIEF        MCU interrupt enable flag and set. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_SET                      0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_CLR
 *
 * @BRIEF        MCU interrup enable flag and clear. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_CLR                      0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENERROR
 *
 * @BRIEF        The sensor error from the error generator. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENERROR                           0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG
 *
 * @BRIEF        The sensor error configuration. 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG                          0x38ul

    /* 
     * List of register bitfields for component SMARTREFLEX_C1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__ACCUMDATA   
 *
 * @BRIEF        Number of Values to Accumulate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__ACCUMDATA           BITFIELD(31, 22)
#define SMARTREFLEX_C1__SRCONFIG__ACCUMDATA__POS      22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__SRCLKLENGTH   
 *
 * @BRIEF        Determines frequency of SRClk - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__SRCLKLENGTH         BITFIELD(21, 12)
#define SMARTREFLEX_C1__SRCONFIG__SRCLKLENGTH__POS    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__SRENABLE   
 *
 * @BRIEF        0: Asynchronously resets MinMaxAvgAccumValid, 
 *               MinMaxAvgValid, ErrorGeneratorValid, AccumData sensor, SRClk 
 *               counter, and MinMaxAvg registers. Also gates the clock for 
 *               power savings and disables all the digital logic. , 1: 
 *               Enables the module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__SRENABLE            BITFIELD(11, 11)
#define SMARTREFLEX_C1__SRCONFIG__SRENABLE__POS       11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__SENENABLE   
 *
 * @BRIEF        0: All sensors disabled, 1: Sensors enabled per SenNEnable & 
 *               SenPEnable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__SENENABLE           BITFIELD(10, 10)
#define SMARTREFLEX_C1__SRCONFIG__SENENABLE__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__ERRORGENERATORENABLE   
 *
 * @BRIEF        0: Error Generator Module disabled, 1: Error Generator 
 *               Module enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__ERRORGENERATORENABLE BITFIELD(9, 9)
#define SMARTREFLEX_C1__SRCONFIG__ERRORGENERATORENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__MINMAXAVGENABLE   
 *
 * @BRIEF        0: MinMaxAvg Detector Module disabled, 1: MinMaxAvg Detector 
 *               Module enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__MINMAXAVGENABLE     BITFIELD(8, 8)
#define SMARTREFLEX_C1__SRCONFIG__MINMAXAVGENABLE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__SENNENABLE   
 *
 * @BRIEF         0: Disable SenN sensor, 1: Enable SenN sensor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__SENNENABLE          BITFIELD(1, 1)
#define SMARTREFLEX_C1__SRCONFIG__SENNENABLE__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRCONFIG__SENPENABLE   
 *
 * @BRIEF         0: Disable SenP sensor, 1: Enable SenP sensor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRCONFIG__SENPENABLE          BITFIELD(0, 0)
#define SMARTREFLEX_C1__SRCONFIG__SENPENABLE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRSTATUS__AVGERRVALID   
 *
 * @BRIEF        0: AvgError registers are not valid, 1: AvgError registers 
 *               are valid. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRSTATUS__AVGERRVALID         BITFIELD(3, 3)
#define SMARTREFLEX_C1__SRSTATUS__AVGERRVALID__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRSTATUS__MINMAXAVGVALID   
 *
 * @BRIEF        0: SenVal, SenMin, SenMax, SenAvg registers are not valid, 
 *               1: SenVal, SenMin, SenMax, SenAvg registers are valid, but 
 *               not necessarily fully accumulated - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRSTATUS__MINMAXAVGVALID      BITFIELD(2, 2)
#define SMARTREFLEX_C1__SRSTATUS__MINMAXAVGVALID__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRSTATUS__ERRORGENERATORVALID   
 *
 * @BRIEF        0: SenError register do not have valid data, 1: SenError 
 *               registers have valid data. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRSTATUS__ERRORGENERATORVALID BITFIELD(1, 1)
#define SMARTREFLEX_C1__SRSTATUS__ERRORGENERATORVALID__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SRSTATUS__MINMAXAVGACCUMVALID   
 *
 * @BRIEF        0: SenVal, SenMin, SenMax, SenAvg registers are not valid, 
 *               1: SenVal, SenMin, SenMax, SenAvg registers have valid, 
 *               final data - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SRSTATUS__MINMAXAVGACCUMVALID BITFIELD(0, 0)
#define SMARTREFLEX_C1__SRSTATUS__MINMAXAVGACCUMVALID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENVAL__SENPVAL   
 *
 * @BRIEF        The latest value of the SenPVal from the sensor core. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENVAL__SENPVAL               BITFIELD(31, 16)
#define SMARTREFLEX_C1__SENVAL__SENPVAL__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENVAL__SENNVAL   
 *
 * @BRIEF        The latest value of the SenNVal from the sensor core. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENVAL__SENNVAL               BITFIELD(15, 0)
#define SMARTREFLEX_C1__SENVAL__SENNVAL__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENMIN__SENPMIN   
 *
 * @BRIEF        The minimum value of the SenPVal from the sensor core since 
 *               the last restat operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENMIN__SENPMIN               BITFIELD(31, 16)
#define SMARTREFLEX_C1__SENMIN__SENPMIN__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENMIN__SENNMIN   
 *
 * @BRIEF        The minimum value of the SenNVal from the sensor core since 
 *               the last restat operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENMIN__SENNMIN               BITFIELD(15, 0)
#define SMARTREFLEX_C1__SENMIN__SENNMIN__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENMAX__SENPMAX   
 *
 * @BRIEF        The maximum value of the SenPVal from the sensor core since 
 *               the last restat operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENMAX__SENPMAX               BITFIELD(31, 16)
#define SMARTREFLEX_C1__SENMAX__SENPMAX__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENMAX__SENNMAX   
 *
 * @BRIEF        The maximum value of the SenNVal from the sensor core since 
 *               the last restat operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENMAX__SENNMAX               BITFIELD(15, 0)
#define SMARTREFLEX_C1__SENMAX__SENNMAX__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENAVG__SENPAVG   
 *
 * @BRIEF        The running average of the SenPVal from the sensor core 
 *               since the last restat operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENAVG__SENPAVG               BITFIELD(31, 16)
#define SMARTREFLEX_C1__SENAVG__SENPAVG__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENAVG__SENNAVG   
 *
 * @BRIEF        The running average of the SenNVal from the sensor core 
 *               since the last restat operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENAVG__SENNAVG               BITFIELD(15, 0)
#define SMARTREFLEX_C1__SENAVG__SENNAVG__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__AVGWEIGHT__SENPAVGWEIGHT   
 *
 * @BRIEF        The weighting factor for the SenP averager. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__AVGWEIGHT__SENPAVGWEIGHT      BITFIELD(3, 2)
#define SMARTREFLEX_C1__AVGWEIGHT__SENPAVGWEIGHT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__AVGWEIGHT__SENNAVGWEIGHT   
 *
 * @BRIEF        The weighting factor for the SenN averager. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__AVGWEIGHT__SENNAVGWEIGHT      BITFIELD(1, 0)
#define SMARTREFLEX_C1__AVGWEIGHT__SENNAVGWEIGHT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__NVALUERECIPROCAL__SENPGAIN   
 *
 * @BRIEF        The gain value for the SenP reciprocal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENPGAIN    BITFIELD(23, 20)
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENPGAIN__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__NVALUERECIPROCAL__SENNGAIN   
 *
 * @BRIEF        The gain value for the SenN reciprocal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENNGAIN    BITFIELD(19, 16)
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENNGAIN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__NVALUERECIPROCAL__SENPRN   
 *
 * @BRIEF        The scale value for the SenP reciprocal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENPRN      BITFIELD(15, 8)
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENPRN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__NVALUERECIPROCAL__SENNRN   
 *
 * @BRIEF        The scale value for the SenN reciprocal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENNRN      BITFIELD(7, 0)
#define SMARTREFLEX_C1__NVALUERECIPROCAL__SENNRN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQ_EOI__EOI   
 *
 * @BRIEF        Read mode: The value read is always '0'; Write mode: 0: No 
 *               change to interrupt, 1: Re-evaluate pending sources & 
 *               re-send SIINT* - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQ_EOI__EOI                  BITFIELD(0, 0)
#define SMARTREFLEX_C1__IRQ_EOI__EOI__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS_RAW__MCUACCUMINTSTATRAW   
 *
 * @BRIEF        0: Accum interrupt status is unchanged, 1: Accum interrupt 
 *               status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCUACCUMINTSTATRAW BITFIELD(3, 3)
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCUACCUMINTSTATRAW__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS_RAW__MCVALIDINTSTATRAW   
 *
 * @BRIEF        0: Valid interrupt status is unchanged, 1: Valid interrupt 
 *               status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCVALIDINTSTATRAW BITFIELD(2, 2)
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCVALIDINTSTATRAW__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS_RAW__MCBOUNDSINTSTATRAW   
 *
 * @BRIEF        0: Bounds interrupt status is unchanged, 1: Bounds interrupt 
 *               status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCBOUNDSINTSTATRAW BITFIELD(1, 1)
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCBOUNDSINTSTATRAW__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS_RAW__MCUDISABLEACKINTSTATRAW   
 *
 * @BRIEF        0: MCUDisable acknowledge status is unchanged, 1: MCUDisable 
 *               acknowledge status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCUDISABLEACKINTSTATRAW BITFIELD(0, 0)
#define SMARTREFLEX_C1__IRQSTATUS_RAW__MCUDISABLEACKINTSTATRAW__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS__MCUACCUMINTSTATENA   
 *
 * @BRIEF        0: Accum interrupt status is unchanged, 1: Accum interrupt 
 *               status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS__MCUACCUMINTSTATENA BITFIELD(3, 3)
#define SMARTREFLEX_C1__IRQSTATUS__MCUACCUMINTSTATENA__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS__MCUVALIDINTSTATENA   
 *
 * @BRIEF        0: Valid interrupt status is unchanged, 1: Valid interrupt 
 *               status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS__MCUVALIDINTSTATENA BITFIELD(2, 2)
#define SMARTREFLEX_C1__IRQSTATUS__MCUVALIDINTSTATENA__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS__MCUBOUNDSINTSTATENA   
 *
 * @BRIEF        0: Bounds interrupt status is unchanged, 1: Bounds interrupt 
 *               status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS__MCUBOUNDSINTSTATENA BITFIELD(1, 1)
#define SMARTREFLEX_C1__IRQSTATUS__MCUBOUNDSINTSTATENA__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQSTATUS__MCUDISABLEACKINTSTATENA   
 *
 * @BRIEF        0: MCUDisable acknowledge status is unchanged, 1: MCUDisable 
 *               acknowledge status is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQSTATUS__MCUDISABLEACKINTSTATENA BITFIELD(0, 0)
#define SMARTREFLEX_C1__IRQSTATUS__MCUDISABLEACKINTSTATENA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_SET__MCUACCUMINTENASET   
 *
 * @BRIEF        Read mode: 0: Accum interrupt generation is disabled/masked, 
 *               1: Accum interrupt generation is enabled; Write mode: 0: No 
 *               change to Accum interrupt enable, 1: Enable Accum interrupt 
 *               generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUACCUMINTENASET BITFIELD(3, 3)
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUACCUMINTENASET__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_SET__MCUVALIDINTENASET   
 *
 * @BRIEF        Read mode: 0: Valid interrupt generation is disabled/masked, 
 *               1: Valid interrupt generation is enabled; Write mode: 0: No 
 *               change to Valid interrupt enable, 1: Enable Valid interrupt 
 *               generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUVALIDINTENASET BITFIELD(2, 2)
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUVALIDINTENASET__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_SET__MCUBOUNDSINTENASET   
 *
 * @BRIEF        Read mode: 0: Bounds interrupt generation is 
 *               disabled/masked, 1: Bounds interrupt generation is enabled; 
 *               Write mode: 0: No change to Bounds interrupt enable, 1: 
 *               Enable Bounds interrupt generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUBOUNDSINTENASET BITFIELD(1, 1)
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUBOUNDSINTENASET__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_SET__MCUDISABLEACTINTENASET   
 *
 * @BRIEF        Read mode: 0: MCUDisableAck interrupt generation is 
 *               disabled/masked, 1: MCUDisableAck interrupt generation is 
 *               enabled; Write mode: 0: No change to MCUDisAck interrupt 
 *               enable, 1: Enable MCUDisableAck interrupt generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUDISABLEACTINTENASET BITFIELD(0, 0)
#define SMARTREFLEX_C1__IRQENABLE_SET__MCUDISABLEACTINTENASET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_CLR__MCUACCUMINTENACLR   
 *
 * @BRIEF        Read mode: 0: Accum interrupt generation is disabled/masked, 
 *               1: Accum interrupt generation is enabled; Write mode: 0: No 
 *               change to Accum interrupt enable, 1: Enable Accum interrupt 
 *               generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUACCUMINTENACLR BITFIELD(3, 3)
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUACCUMINTENACLR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_CLR__MCUVALIDINTENACLR   
 *
 * @BRIEF        Read mode: 0: Valid interrupt generation is disabled/masked, 
 *               1: Valid interrupt generation is enabled; Write mode: 0: No 
 *               change to Valid interrupt enable, 1: Enable Valid interrupt 
 *               generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUVALIDINTENACLR BITFIELD(2, 2)
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUVALIDINTENACLR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_CLR__MCUBOUNDSINTENACLR   
 *
 * @BRIEF        Read mode: 0: Bounds interrupt generation is 
 *               disabled/masked, 1: Bounds interrupt generation is enabled; 
 *               Write mode: 0: No change to Bounds interrupt enable, 1: 
 *               Enable Bounds interrupt generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUBOUNDSINTENACLR BITFIELD(1, 1)
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUBOUNDSINTENACLR__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__IRQENABLE_CLR__MCUDISABLEACKINTENACLR   
 *
 * @BRIEF        Read mode: 0: MCUDisableAck interrupt generation is 
 *               disabled/masked, 1: MCUDisableAck interrupt generation is 
 *               enabled; Write mode: 0: No change to MCUDisAck interrupt 
 *               enable, 1: Enable MCUDisableAck interrupt generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUDISABLEACKINTENACLR BITFIELD(0, 0)
#define SMARTREFLEX_C1__IRQENABLE_CLR__MCUDISABLEACKINTENACLR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENERROR__RESERVED   
 *
 * @BRIEF        Reserved bits. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENERROR__RESERVED            BITFIELD(31, 16)
#define SMARTREFLEX_C1__SENERROR__RESERVED__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENERROR__AVGERROR   
 *
 * @BRIEF        The average sensor error. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENERROR__AVGERROR            BITFIELD(15, 8)
#define SMARTREFLEX_C1__SENERROR__AVGERROR__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__SENERROR__SENERROR   
 *
 * @BRIEF        The percentage of sensor error. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__SENERROR__SENERROR            BITFIELD(7, 0)
#define SMARTREFLEX_C1__SENERROR__SENERROR__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__WAKEUPENABLE   
 *
 * @BRIEF        Wakeup from MCU Interrupts enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__WAKEUPENABLE       BITFIELD(26, 26)
#define SMARTREFLEX_C1__ERRCONFIG__WAKEUPENABLE__POS  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__IDLEMODE   
 *
 * @BRIEF        0b00: Force-Idle Mode, 0b01: No Idle Mode, 0b10: SmartIdle 
 *               Mode #2, 0b11: Smart-Idle-Wkup mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__IDLEMODE           BITFIELD(25, 24)
#define SMARTREFLEX_C1__ERRCONFIG__IDLEMODE__POS      24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__VPBOUNDSINTSTATENA   
 *
 * @BRIEF        0: Bounds interrupt status is unchanged, 1: Bounds interrupt 
 *               status is cleared. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__VPBOUNDSINTSTATENA BITFIELD(23, 23)
#define SMARTREFLEX_C1__ERRCONFIG__VPBOUNDSINTSTATENA__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__VPBOUNDSINTENABLE   
 *
 * @BRIEF        0: Bounds interrupt disabled, 1: Bounds interrupt enabled. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__VPBOUNDSINTENABLE  BITFIELD(22, 22)
#define SMARTREFLEX_C1__ERRCONFIG__VPBOUNDSINTENABLE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__ERRWEIGHT   
 *
 * @BRIEF        The AvgSenError weight. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__ERRWEIGHT          BITFIELD(18, 16)
#define SMARTREFLEX_C1__ERRCONFIG__ERRWEIGHT__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__ERRMAXLIMIT   
 *
 * @BRIEF        The upper limit of SenError for interrupt generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__ERRMAXLIMIT        BITFIELD(15, 8)
#define SMARTREFLEX_C1__ERRCONFIG__ERRMAXLIMIT__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SMARTREFLEX_C1__ERRCONFIG__ERRMINLIMIT   
 *
 * @BRIEF        The lower limit of SenError for interrupt generation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SMARTREFLEX_C1__ERRCONFIG__ERRMINLIMIT        BITFIELD(7, 0)
#define SMARTREFLEX_C1__ERRCONFIG__ERRMINLIMIT__POS   0

    /* 
     * List of register bitfields values for component SMARTREFLEX_C1
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __SMARTREFLEX_C1_CRED_H 
                                                            */
