# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 15 2023 15:09:55

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for TOP|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (TOP|clk:R vs. TOP|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: BUTTON1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: BNC
			6.2.2::Path details for port: LED[0]
			6.2.3::Path details for port: LED[1]
			6.2.4::Path details for port: LED[2]
			6.2.5::Path details for port: LED[3]
			6.2.6::Path details for port: LED[4]
			6.2.7::Path details for port: LED[5]
			6.2.8::Path details for port: LED[6]
			6.2.9::Path details for port: LED[7]
			6.2.10::Path details for port: LED[8]
			6.2.11::Path details for port: LED[9]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: BNC
		6.4::Hold Times Path Details
			6.4.1::Path details for port: BUTTON1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: BNC
			6.5.2::Path details for port: LED[0]
			6.5.3::Path details for port: LED[1]
			6.5.4::Path details for port: LED[2]
			6.5.5::Path details for port: LED[3]
			6.5.6::Path details for port: LED[4]
			6.5.7::Path details for port: LED[5]
			6.5.8::Path details for port: LED[6]
			6.5.9::Path details for port: LED[7]
			6.5.10::Path details for port: LED[8]
			6.5.11::Path details for port: LED[9]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: BNC
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: TOP|clk  | Frequency: 175.89 MHz  | Target: 174.22 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
TOP|clk       TOP|clk        5740             55          N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
BUTTON1    clk         1747         TOP|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
BNC        clk         13410         TOP|clk:R              
LED[0]     clk         10743         TOP|clk:R              
LED[1]     clk         11260         TOP|clk:R              
LED[2]     clk         10743         TOP|clk:R              
LED[3]     clk         10743         TOP|clk:R              
LED[4]     clk         10743         TOP|clk:R              
LED[5]     clk         10743         TOP|clk:R              
LED[6]     clk         10743         TOP|clk:R              
LED[7]     clk         11260         TOP|clk:R              
LED[8]     clk         11684         TOP|clk:R              
LED[9]     clk         11560         TOP|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
BUTTON3            BNC                 10671       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
BUTTON1    clk         -890        TOP|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
BNC        clk         12275                 TOP|clk:R              
LED[0]     clk         10135                 TOP|clk:R              
LED[1]     clk         10683                 TOP|clk:R              
LED[2]     clk         10135                 TOP|clk:R              
LED[3]     clk         10135                 TOP|clk:R              
LED[4]     clk         10135                 TOP|clk:R              
LED[5]     clk         10135                 TOP|clk:R              
LED[6]     clk         10135                 TOP|clk:R              
LED[7]     clk         10683                 TOP|clk:R              
LED[8]     clk         11159                 TOP|clk:R              
LED[9]     clk         10983                 TOP|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
BUTTON3            BNC                 9765                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for TOP|clk
*************************************
Clock: TOP|clk
Frequency: 175.89 MHz | Target: 174.22 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_9_LC_3_5_7/ce
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_9_LC_3_5_7/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (TOP|clk:R vs. TOP|clk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_9_LC_3_5_7/ce
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_9_LC_3_5_7/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: BUTTON1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON1
Clock Port        : clk
Clock Reference   : TOP|clk:R
Setup Time        : 1747


Data Path Delay                5441
+ Setup Time                      0
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                 1747

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON1                                          TOP                        0      0                  RISE  1       
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                     510    510                RISE  1       
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__50/I                                          LocalMux                   0      1420               RISE  1       
I__50/O                                          LocalMux                   486    1905               RISE  1       
I__51/I                                          InMux                      0      1905               RISE  1       
I__51/O                                          InMux                      382    2288               RISE  1       
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000  0      2288               RISE  1       
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000  465    2753               RISE  1       
I__48/I                                          LocalMux                   0      2753               RISE  1       
I__48/O                                          LocalMux                   486    3239               RISE  1       
I__49/I                                          IoInMux                    0      3239               RISE  1       
I__49/O                                          IoInMux                    382    3621               RISE  1       
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3621               RISE  1       
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    4531               RISE  19      
I__133/I                                         gio2CtrlBuf                0      4531               RISE  1       
I__133/O                                         gio2CtrlBuf                0      4531               RISE  1       
I__134/I                                         GlobalMux                  0      4531               RISE  1       
I__134/O                                         GlobalMux                  227    4758               RISE  1       
I__135/I                                         SRMux                      0      4758               RISE  1       
I__135/O                                         SRMux                      682    5441               RISE  1       
G1.q_0_LC_1_7_5/sr                               LogicCell40_SEQ_MODE_1011  0      5441               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__159/I                                          ClkMux                     0      3239               RISE  1       
I__159/O                                          ClkMux                     455    3694               RISE  1       
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: BNC       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 13410


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              8920
---------------------------- ------
Clock To Out Delay            13410

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__164/I                                          ClkMux                     0      3239               RISE  1       
I__164/O                                          ClkMux                     455    3694               RISE  1       
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_9_LC_4_7_3/lcout          LogicCell40_SEQ_MODE_1011  796    4490               RISE  4       
I__185/I                       Odrv4                      0      4490               RISE  1       
I__185/O                       Odrv4                      517    5007               RISE  1       
I__189/I                       LocalMux                   0      5007               RISE  1       
I__189/O                       LocalMux                   486    5492               RISE  1       
I__191/I                       InMux                      0      5492               RISE  1       
I__191/O                       InMux                      382    5875               RISE  1       
BNC_obuf_RNO_LC_4_5_6/in3      LogicCell40_SEQ_MODE_0000  0      5875               RISE  1       
BNC_obuf_RNO_LC_4_5_6/lcout    LogicCell40_SEQ_MODE_0000  465    6340               RISE  1       
I__97/I                        Odrv4                      0      6340               RISE  1       
I__97/O                        Odrv4                      517    6857               RISE  1       
I__98/I                        Span4Mux_s2_h              0      6857               RISE  1       
I__98/O                        Span4Mux_s2_h              300    7157               RISE  1       
I__99/I                        LocalMux                   0      7157               RISE  1       
I__99/O                        LocalMux                   486    7642               RISE  1       
I__100/I                       IoInMux                    0      7642               RISE  1       
I__100/O                       IoInMux                    382    8025               RISE  1       
BNC_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8025               RISE  1       
BNC_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11322              FALL  1       
BNC_obuf_iopad/DIN             IO_PAD                     0      11322              FALL  1       
BNC_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13410              FALL  1       
BNC                            TOP                        0      13410              FALL  1       

6.2.2::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__159/I                                          ClkMux                     0      3239               RISE  1       
I__159/O                                          ClkMux                     455    3694               RISE  1       
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_0_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  1       
I__92/I                          LocalMux                   0      4490               RISE  1       
I__92/O                          LocalMux                   486    4976               RISE  1       
I__93/I                          IoInMux                    0      4976               RISE  1       
I__93/O                          IoInMux                    382    5358               RISE  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[0]                           TOP                        0      10743              FALL  1       

6.2.3::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__161/I                                          ClkMux                     0      3239               RISE  1       
I__161/O                                          ClkMux                     455    3694               RISE  1       
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_1_LC_2_7_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__53/I                          Odrv4                      0      4490               RISE  1       
I__53/O                          Odrv4                      517    5007               RISE  1       
I__55/I                          LocalMux                   0      5007               RISE  1       
I__55/O                          LocalMux                   486    5492               RISE  1       
I__56/I                          IoInMux                    0      5492               RISE  1       
I__56/O                          IoInMux                    382    5875               RISE  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      9172               FALL  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
LED[1]                           TOP                        0      11260              FALL  1       

6.2.4::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__163/I                                          ClkMux                     0      3239               RISE  1       
I__163/O                                          ClkMux                     455    3694               RISE  1       
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_2_LC_3_8_0/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  3       
I__204/I                         LocalMux                   0      4490               RISE  1       
I__204/O                         LocalMux                   486    4976               RISE  1       
I__207/I                         IoInMux                    0      4976               RISE  1       
I__207/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[2]                           TOP                        0      10743              FALL  1       

6.2.5::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__163/I                                          ClkMux                     0      3239               RISE  1       
I__163/O                                          ClkMux                     455    3694               RISE  1       
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_3_LC_3_8_2/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__109/I                         LocalMux                   0      4490               RISE  1       
I__109/O                         LocalMux                   486    4976               RISE  1       
I__111/I                         IoInMux                    0      4976               RISE  1       
I__111/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[3]                           TOP                        0      10743              FALL  1       

6.2.6::Path details for port: LED[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[4]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__165/I                                          ClkMux                     0      3239               RISE  1       
I__165/O                                          ClkMux                     455    3694               RISE  1       
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_4_LC_4_8_6/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__195/I                         LocalMux                   0      4490               RISE  1       
I__195/O                         LocalMux                   486    4976               RISE  1       
I__197/I                         IoInMux                    0      4976               RISE  1       
I__197/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_4_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[4]                           TOP                        0      10743              FALL  1       

6.2.7::Path details for port: LED[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[5]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__165/I                                          ClkMux                     0      3239               RISE  1       
I__165/O                                          ClkMux                     455    3694               RISE  1       
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_5_LC_4_8_1/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__199/I                         LocalMux                   0      4490               RISE  1       
I__199/O                         LocalMux                   486    4976               RISE  1       
I__201/I                         IoInMux                    0      4976               RISE  1       
I__201/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_5_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[5]                           TOP                        0      10743              FALL  1       

6.2.8::Path details for port: LED[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[6]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__167/I                                          ClkMux                     0      3239               RISE  1       
I__167/O                                          ClkMux                     455    3694               RISE  1       
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_6_LC_5_8_6/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__169/I                         LocalMux                   0      4490               RISE  1       
I__169/O                         LocalMux                   486    4976               RISE  1       
I__171/I                         IoInMux                    0      4976               RISE  1       
I__171/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_6_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[6]                           TOP                        0      10743              FALL  1       

6.2.9::Path details for port: LED[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[7]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11260


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6770
---------------------------- ------
Clock To Out Delay            11260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__166/I                                          ClkMux                     0      3239               RISE  1       
I__166/O                                          ClkMux                     455    3694               RISE  1       
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_7_LC_5_7_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__173/I                         Odrv4                      0      4490               RISE  1       
I__173/O                         Odrv4                      517    5007               RISE  1       
I__175/I                         LocalMux                   0      5007               RISE  1       
I__175/O                         LocalMux                   486    5492               RISE  1       
I__176/I                         IoInMux                    0      5492               RISE  1       
I__176/O                         IoInMux                    382    5875               RISE  1       
LED_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5875               RISE  1       
LED_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9172               FALL  1       
LED_obuf_7_iopad/DIN             IO_PAD                     0      9172               FALL  1       
LED_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   11260              FALL  1       
LED[7]                           TOP                        0      11260              FALL  1       

6.2.10::Path details for port: LED[8]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[8]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11684


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7194
---------------------------- ------
Clock To Out Delay            11684

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__166/I                                          ClkMux                     0      3239               RISE  1       
I__166/O                                          ClkMux                     455    3694               RISE  1       
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_8_LC_5_7_6/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  2       
I__178/I                         Odrv4                      0      4490               RISE  1       
I__178/O                         Odrv4                      517    5007               RISE  1       
I__180/I                         IoSpan4Mux                 0      5007               RISE  1       
I__180/O                         IoSpan4Mux                 424    5430               RISE  1       
I__181/I                         LocalMux                   0      5430               RISE  1       
I__181/O                         LocalMux                   486    5916               RISE  1       
I__182/I                         IoInMux                    0      5916               RISE  1       
I__182/O                         IoInMux                    382    6299               RISE  1       
LED_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6299               RISE  1       
LED_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9596               FALL  1       
LED_obuf_8_iopad/DIN             IO_PAD                     0      9596               FALL  1       
LED_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2088   11684              FALL  1       
LED[8]                           TOP                        0      11684              FALL  1       

6.2.11::Path details for port: LED[9]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[9]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11560


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7070
---------------------------- ------
Clock To Out Delay            11560

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__164/I                                          ClkMux                     0      3239               RISE  1       
I__164/O                                          ClkMux                     455    3694               RISE  1       
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_9_LC_4_7_3/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  4       
I__186/I                         Odrv4                      0      4490               RISE  1       
I__186/O                         Odrv4                      517    5007               RISE  1       
I__190/I                         Span4Mux_s2_h              0      5007               RISE  1       
I__190/O                         Span4Mux_s2_h              300    5306               RISE  1       
I__192/I                         LocalMux                   0      5306               RISE  1       
I__192/O                         LocalMux                   486    5792               RISE  1       
I__193/I                         IoInMux                    0      5792               RISE  1       
I__193/O                         IoInMux                    382    6175               RISE  1       
LED_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6175               RISE  1       
LED_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9472               FALL  1       
LED_obuf_9_iopad/DIN             IO_PAD                     0      9472               FALL  1       
LED_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2088   11560              FALL  1       
LED[9]                           TOP                        0      11560              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: BNC       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : BNC
Input Port       : BUTTON3
Pad to Pad Delay : 10671

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON3                           TOP                        0      0                  RISE  1       
BUTTON3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
BUTTON3_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
BUTTON3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__101/I                          Odrv12                     0      1420               RISE  1       
I__101/O                          Odrv12                     724    2143               RISE  1       
I__102/I                          LocalMux                   0      2143               RISE  1       
I__102/O                          LocalMux                   486    2629               RISE  1       
I__103/I                          InMux                      0      2629               RISE  1       
I__103/O                          InMux                      382    3012               RISE  1       
BNC_obuf_RNO_LC_4_5_6/in1         LogicCell40_SEQ_MODE_0000  0      3012               RISE  1       
BNC_obuf_RNO_LC_4_5_6/lcout       LogicCell40_SEQ_MODE_0000  589    3601               RISE  1       
I__97/I                           Odrv4                      0      3601               RISE  1       
I__97/O                           Odrv4                      517    4118               RISE  1       
I__98/I                           Span4Mux_s2_h              0      4118               RISE  1       
I__98/O                           Span4Mux_s2_h              300    4417               RISE  1       
I__99/I                           LocalMux                   0      4417               RISE  1       
I__99/O                           LocalMux                   486    4903               RISE  1       
I__100/I                          IoInMux                    0      4903               RISE  1       
I__100/O                          IoInMux                    382    5286               RISE  1       
BNC_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5286               RISE  1       
BNC_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     3297   8583               FALL  1       
BNC_obuf_iopad/DIN                IO_PAD                     0      8583               FALL  1       
BNC_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2088   10671              FALL  1       
BNC                               TOP                        0      10671              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: BUTTON1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON1
Clock Port        : clk
Clock Reference   : TOP|clk:R
Hold Time         : -890


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -4584
---------------------------- ------
Hold Time                      -890

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON1                                          TOP                        0      0                  FALL  1       
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                     460    460                FALL  1       
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__50/I                                          LocalMux                   0      1142               FALL  1       
I__50/O                                          LocalMux                   455    1597               FALL  1       
I__51/I                                          InMux                      0      1597               FALL  1       
I__51/O                                          InMux                      320    1918               FALL  1       
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000  0      1918               FALL  1       
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000  424    2341               FALL  1       
I__48/I                                          LocalMux                   0      2341               FALL  1       
I__48/O                                          LocalMux                   455    2796               FALL  1       
I__49/I                                          IoInMux                    0      2796               FALL  1       
I__49/O                                          IoInMux                    320    3117               FALL  1       
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3117               FALL  1       
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                     827    3944               FALL  19      
I__133/I                                         gio2CtrlBuf                0      3944               FALL  1       
I__133/O                                         gio2CtrlBuf                0      3944               FALL  1       
I__134/I                                         GlobalMux                  0      3944               FALL  1       
I__134/O                                         GlobalMux                  114    4057               FALL  1       
I__135/I                                         SRMux                      0      4057               FALL  1       
I__135/O                                         SRMux                      527    4584               FALL  1       
G1.q_0_LC_1_7_5/sr                               LogicCell40_SEQ_MODE_1011  0      4584               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__159/I                                          ClkMux                     0      3239               RISE  1       
I__159/O                                          ClkMux                     455    3694               RISE  1       
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: BNC       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 12275


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7785
---------------------------- ------
Clock To Out Delay            12275

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__162/I                                          ClkMux                     0      3239               RISE  1       
I__162/O                                          ClkMux                     455    3694               RISE  1       
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
G2.q_6_LC_4_6_0/lcout          LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__209/I                       LocalMux                   0      4490               FALL  1       
I__209/O                       LocalMux                   455    4945               FALL  1       
I__211/I                       InMux                      0      4945               FALL  1       
I__211/O                       InMux                      320    5265               FALL  1       
I__212/I                       CascadeMux                 0      5265               FALL  1       
I__212/O                       CascadeMux                 0      5265               FALL  1       
BNC_obuf_RNO_LC_4_5_6/in2      LogicCell40_SEQ_MODE_0000  0      5265               FALL  1       
BNC_obuf_RNO_LC_4_5_6/lcout    LogicCell40_SEQ_MODE_0000  517    5782               FALL  1       
I__97/I                        Odrv4                      0      5782               FALL  1       
I__97/O                        Odrv4                      548    6330               FALL  1       
I__98/I                        Span4Mux_s2_h              0      6330               FALL  1       
I__98/O                        Span4Mux_s2_h              300    6629               FALL  1       
I__99/I                        LocalMux                   0      6629               FALL  1       
I__99/O                        LocalMux                   455    7084               FALL  1       
I__100/I                       IoInMux                    0      7084               FALL  1       
I__100/O                       IoInMux                    320    7405               FALL  1       
BNC_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7405               FALL  1       
BNC_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10361              RISE  1       
BNC_obuf_iopad/DIN             IO_PAD                     0      10361              RISE  1       
BNC_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   12275              RISE  1       
BNC                            TOP                        0      12275              RISE  1       

6.5.2::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__159/I                                          ClkMux                     0      3239               RISE  1       
I__159/O                                          ClkMux                     455    3694               RISE  1       
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_0_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  1       
I__92/I                          LocalMux                   0      4490               FALL  1       
I__92/O                          LocalMux                   455    4945               FALL  1       
I__93/I                          IoInMux                    0      4945               FALL  1       
I__93/O                          IoInMux                    320    5265               FALL  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[0]                           TOP                        0      10135              RISE  1       

6.5.3::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__161/I                                          ClkMux                     0      3239               RISE  1       
I__161/O                                          ClkMux                     455    3694               RISE  1       
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_1_LC_2_7_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__53/I                          Odrv4                      0      4490               FALL  1       
I__53/O                          Odrv4                      548    5038               FALL  1       
I__55/I                          LocalMux                   0      5038               FALL  1       
I__55/O                          LocalMux                   455    5492               FALL  1       
I__56/I                          IoInMux                    0      5492               FALL  1       
I__56/O                          IoInMux                    320    5813               FALL  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      8769               RISE  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
LED[1]                           TOP                        0      10683              RISE  1       

6.5.4::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__163/I                                          ClkMux                     0      3239               RISE  1       
I__163/O                                          ClkMux                     455    3694               RISE  1       
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_2_LC_3_8_0/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  3       
I__204/I                         LocalMux                   0      4490               FALL  1       
I__204/O                         LocalMux                   455    4945               FALL  1       
I__207/I                         IoInMux                    0      4945               FALL  1       
I__207/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[2]                           TOP                        0      10135              RISE  1       

6.5.5::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__163/I                                          ClkMux                     0      3239               RISE  1       
I__163/O                                          ClkMux                     455    3694               RISE  1       
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_3_LC_3_8_2/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__109/I                         LocalMux                   0      4490               FALL  1       
I__109/O                         LocalMux                   455    4945               FALL  1       
I__111/I                         IoInMux                    0      4945               FALL  1       
I__111/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[3]                           TOP                        0      10135              RISE  1       

6.5.6::Path details for port: LED[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[4]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__165/I                                          ClkMux                     0      3239               RISE  1       
I__165/O                                          ClkMux                     455    3694               RISE  1       
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_4_LC_4_8_6/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__195/I                         LocalMux                   0      4490               FALL  1       
I__195/O                         LocalMux                   455    4945               FALL  1       
I__197/I                         IoInMux                    0      4945               FALL  1       
I__197/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_4_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[4]                           TOP                        0      10135              RISE  1       

6.5.7::Path details for port: LED[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[5]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__165/I                                          ClkMux                     0      3239               RISE  1       
I__165/O                                          ClkMux                     455    3694               RISE  1       
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_5_LC_4_8_1/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__199/I                         LocalMux                   0      4490               FALL  1       
I__199/O                         LocalMux                   455    4945               FALL  1       
I__201/I                         IoInMux                    0      4945               FALL  1       
I__201/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_5_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[5]                           TOP                        0      10135              RISE  1       

6.5.8::Path details for port: LED[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[6]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__167/I                                          ClkMux                     0      3239               RISE  1       
I__167/O                                          ClkMux                     455    3694               RISE  1       
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_6_LC_5_8_6/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__169/I                         LocalMux                   0      4490               FALL  1       
I__169/O                         LocalMux                   455    4945               FALL  1       
I__171/I                         IoInMux                    0      4945               FALL  1       
I__171/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_6_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[6]                           TOP                        0      10135              RISE  1       

6.5.9::Path details for port: LED[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[7]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10683


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6193
---------------------------- ------
Clock To Out Delay            10683

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__166/I                                          ClkMux                     0      3239               RISE  1       
I__166/O                                          ClkMux                     455    3694               RISE  1       
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_7_LC_5_7_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__173/I                         Odrv4                      0      4490               FALL  1       
I__173/O                         Odrv4                      548    5038               FALL  1       
I__175/I                         LocalMux                   0      5038               FALL  1       
I__175/O                         LocalMux                   455    5492               FALL  1       
I__176/I                         IoInMux                    0      5492               FALL  1       
I__176/O                         IoInMux                    320    5813               FALL  1       
LED_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5813               FALL  1       
LED_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8769               RISE  1       
LED_obuf_7_iopad/DIN             IO_PAD                     0      8769               RISE  1       
LED_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   10683              RISE  1       
LED[7]                           TOP                        0      10683              RISE  1       

6.5.10::Path details for port: LED[8]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[8]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11159


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6669
---------------------------- ------
Clock To Out Delay            11159

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__166/I                                          ClkMux                     0      3239               RISE  1       
I__166/O                                          ClkMux                     455    3694               RISE  1       
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_8_LC_5_7_6/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  2       
I__178/I                         Odrv4                      0      4490               FALL  1       
I__178/O                         Odrv4                      548    5038               FALL  1       
I__180/I                         IoSpan4Mux                 0      5038               FALL  1       
I__180/O                         IoSpan4Mux                 475    5513               FALL  1       
I__181/I                         LocalMux                   0      5513               FALL  1       
I__181/O                         LocalMux                   455    5968               FALL  1       
I__182/I                         IoInMux                    0      5968               FALL  1       
I__182/O                         IoInMux                    320    6288               FALL  1       
LED_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6288               FALL  1       
LED_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9245               RISE  1       
LED_obuf_8_iopad/DIN             IO_PAD                     0      9245               RISE  1       
LED_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     1914   11159              RISE  1       
LED[8]                           TOP                        0      11159              RISE  1       

6.5.11::Path details for port: LED[9]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[9]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10983


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6493
---------------------------- ------
Clock To Out Delay            10983

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__155/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__155/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__156/I                                          GlobalMux                  0      3012               RISE  1       
I__156/O                                          GlobalMux                  227    3239               RISE  1       
I__164/I                                          ClkMux                     0      3239               RISE  1       
I__164/O                                          ClkMux                     455    3694               RISE  1       
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
G1.q_9_LC_4_7_3/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  4       
I__186/I                         Odrv4                      0      4490               FALL  1       
I__186/O                         Odrv4                      548    5038               FALL  1       
I__190/I                         Span4Mux_s2_h              0      5038               FALL  1       
I__190/O                         Span4Mux_s2_h              300    5337               FALL  1       
I__192/I                         LocalMux                   0      5337               FALL  1       
I__192/O                         LocalMux                   455    5792               FALL  1       
I__193/I                         IoInMux                    0      5792               FALL  1       
I__193/O                         IoInMux                    320    6113               FALL  1       
LED_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6113               FALL  1       
LED_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9069               RISE  1       
LED_obuf_9_iopad/DIN             IO_PAD                     0      9069               RISE  1       
LED_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     1914   10983              RISE  1       
LED[9]                           TOP                        0      10983              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: BNC       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : BNC
Input Port       : BUTTON3
Pad to Pad Delay : 9765

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON3                           TOP                        0      0                  FALL  1       
BUTTON3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
BUTTON3_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
BUTTON3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__101/I                          Odrv12                     0      1142               FALL  1       
I__101/O                          Odrv12                     796    1938               FALL  1       
I__102/I                          LocalMux                   0      1938               FALL  1       
I__102/O                          LocalMux                   455    2393               FALL  1       
I__103/I                          InMux                      0      2393               FALL  1       
I__103/O                          InMux                      320    2713               FALL  1       
BNC_obuf_RNO_LC_4_5_6/in1         LogicCell40_SEQ_MODE_0000  0      2713               FALL  1       
BNC_obuf_RNO_LC_4_5_6/lcout       LogicCell40_SEQ_MODE_0000  558    3272               FALL  1       
I__97/I                           Odrv4                      0      3272               FALL  1       
I__97/O                           Odrv4                      548    3819               FALL  1       
I__98/I                           Span4Mux_s2_h              0      3819               FALL  1       
I__98/O                           Span4Mux_s2_h              300    4119               FALL  1       
I__99/I                           LocalMux                   0      4119               FALL  1       
I__99/O                           LocalMux                   455    4574               FALL  1       
I__100/I                          IoInMux                    0      4574               FALL  1       
I__100/O                          IoInMux                    320    4895               FALL  1       
BNC_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      4895               FALL  1       
BNC_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2956   7851               RISE  1       
BNC_obuf_iopad/DIN                IO_PAD                     0      7851               RISE  1       
BNC_obuf_iopad/PACKAGEPIN:out     IO_PAD                     1914   9765               RISE  1       
BNC                               TOP                        0      9765               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_9_LC_3_5_7/ce
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_9_LC_3_5_7/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_0_LC_1_7_5/ce
Capture Clock    : G1.q_0_LC_1_7_5/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__147/I                                     CEMux                          0              8490     55  RISE       1
I__147/O                                     CEMux                        889              9379     55  RISE       1
G1.q_0_LC_1_7_5/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_1_LC_2_7_5/ce
Capture Clock    : G1.q_1_LC_2_7_5/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__148/I                                     CEMux                          0              8490     55  RISE       1
I__148/O                                     CEMux                        889              9379     55  RISE       1
G1.q_1_LC_2_7_5/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_6_LC_4_6_0/ce
Capture Clock    : G2.q_6_LC_4_6_0/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__149/I                                     CEMux                          0              8490     55  RISE       1
I__149/O                                     CEMux                        889              9379     55  RISE       1
G2.q_6_LC_4_6_0/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_3_LC_3_8_2/ce
Capture Clock    : G1.q_3_LC_3_8_2/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__150/I                                     CEMux                          0              8490     55  RISE       1
I__150/O                                     CEMux                        889              9379     55  RISE       1
G1.q_3_LC_3_8_2/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_9_LC_4_7_3/ce
Capture Clock    : G1.q_9_LC_4_7_3/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__151/I                                     CEMux                          0              8490     55  RISE       1
I__151/O                                     CEMux                        889              9379     55  RISE       1
G1.q_9_LC_4_7_3/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_4_LC_4_8_6/ce
Capture Clock    : G1.q_4_LC_4_8_6/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__152/I                                     CEMux                          0              8490     55  RISE       1
I__152/O                                     CEMux                        889              9379     55  RISE       1
G1.q_4_LC_4_8_6/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_8_LC_5_7_6/ce
Capture Clock    : G1.q_8_LC_5_7_6/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__153/I                                     CEMux                          0              8490     55  RISE       1
I__153/O                                     CEMux                        889              9379     55  RISE       1
G1.q_8_LC_5_7_6/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_6_LC_5_8_6/ce
Capture Clock    : G1.q_6_LC_5_8_6/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__154/I                                     CEMux                          0              8490     55  RISE       1
I__154/O                                     CEMux                        889              9379     55  RISE       1
G1.q_6_LC_5_8_6/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_7_LC_5_7_5/ce
Capture Clock    : G1.q_7_LC_5_7_5/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__153/I                                     CEMux                          0              8490     55  RISE       1
I__153/O                                     CEMux                        889              9379     55  RISE       1
G1.q_7_LC_5_7_5/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_5_LC_4_8_1/ce
Capture Clock    : G1.q_5_LC_4_8_1/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__152/I                                     CEMux                          0              8490     55  RISE       1
I__152/O                                     CEMux                        889              9379     55  RISE       1
G1.q_5_LC_4_8_1/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G1.q_2_LC_3_8_0/ce
Capture Clock    : G1.q_2_LC_3_8_0/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__150/I                                     CEMux                          0              8490     55  RISE       1
I__150/O                                     CEMux                        889              9379     55  RISE       1
G1.q_2_LC_3_8_0/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_1_LC_3_5_6/ce
Capture Clock    : G2.q_1_LC_3_5_6/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_1_LC_3_5_6/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_3_LC_3_5_5/ce
Capture Clock    : G2.q_3_LC_3_5_5/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_3_LC_3_5_5/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_5_LC_3_5_4/ce
Capture Clock    : G2.q_5_LC_3_5_4/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_5_LC_3_5_4/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_7_LC_3_5_3/ce
Capture Clock    : G2.q_7_LC_3_5_3/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_7_LC_3_5_3/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_4_LC_3_5_2/ce
Capture Clock    : G2.q_4_LC_3_5_2/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_4_LC_3_5_2/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_2_LC_3_5_1/ce
Capture Clock    : G2.q_2_LC_3_5_1/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_2_LC_3_5_1/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : G2.q_8_LC_3_5_0/ce
Capture Clock    : G2.q_8_LC_3_5_0/clk
Setup Constraint : 5740p
Path slack       : 55p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4889
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout                      LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                                      LocalMux                       0              4490     55  RISE       1
I__57/O                                      LocalMux                     486              4976     55  RISE       1
I__59/I                                      InMux                          0              4976     55  RISE       1
I__59/O                                      InMux                        382              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/in0              LogicCell40_SEQ_MODE_0000      0              5358     55  RISE       1
stevec_e_RNIL8L9_4_LC_1_5_4/ltout            LogicCell40_SEQ_MODE_0000    569              5927     55  FALL       1
I__96/I                                      CascadeMux                     0              5927     55  FALL       1
I__96/O                                      CascadeMux                     0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in2                LogicCell40_SEQ_MODE_0000      0              5927     55  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    558              6485     55  RISE       1
I__94/I                                      LocalMux                       0              6485     55  RISE       1
I__94/O                                      LocalMux                     486              6971     55  RISE       1
I__95/I                                      IoInMux                        0              6971     55  RISE       1
I__95/O                                      IoInMux                      382              7353     55  RISE       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7353     55  RISE       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8263     55  RISE      19
I__144/I                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__144/O                                     gio2CtrlBuf                    0              8263     55  RISE       1
I__145/I                                     GlobalMux                      0              8263     55  RISE       1
I__145/O                                     GlobalMux                    227              8490     55  RISE       1
I__146/I                                     CEMux                          0              8490     55  RISE       1
I__146/O                                     CEMux                        889              9379     55  RISE       1
G2.q_8_LC_3_5_0/ce                           LogicCell40_SEQ_MODE_1011      0              9379     55  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_9_LC_3_5_7/lcout
Path End         : G2.q_9_LC_3_5_7/in3
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 2143p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             6888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_9_LC_3_5_7/lcout        LogicCell40_SEQ_MODE_1011    796              4490   2143  RISE       2
I__118/I                     LocalMux                       0              4490   2143  RISE       1
I__118/O                     LocalMux                     486              4976   2143  RISE       1
I__120/I                     InMux                          0              4976   2143  RISE       1
I__120/O                     InMux                        382              5358   2143  RISE       1
G2.q_RNO_0_9_LC_3_6_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2143  RISE       1
G2.q_RNO_0_9_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2143  RISE       1
I__112/I                     LocalMux                       0              6020   2143  RISE       1
I__112/O                     LocalMux                     486              6505   2143  RISE       1
I__113/I                     InMux                          0              6505   2143  RISE       1
I__113/O                     InMux                        382              6888   2143  RISE       1
G2.q_9_LC_3_5_7/in3          LogicCell40_SEQ_MODE_1011      0              6888   2143  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : stevec_e_4_LC_2_5_0/ce
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Setup Constraint : 5740p
Path slack       : 2846p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9434

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2098
---------------------------------------   ---- 
End-of-path arrival time (ps)             6588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__58/I                  Odrv12                         0              4490   2846  RISE       1
I__58/O                  Odrv12                       724              5213   2846  RISE       1
I__61/I                  LocalMux                       0              5213   2846  RISE       1
I__61/O                  LocalMux                     486              5699   2846  RISE       1
I__62/I                  CEMux                          0              5699   2846  RISE       1
I__62/O                  CEMux                        889              6588   2846  RISE       1
stevec_e_4_LC_2_5_0/ce   LogicCell40_SEQ_MODE_1000      0              6588   2846  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_2_LC_3_5_1/lcout
Path End         : G2.q_9_LC_3_5_7/in0
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8741

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_2_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3383  RISE       2
I__128/I               LocalMux                       0              4490   3383  RISE       1
I__128/O               LocalMux                     486              4976   3383  RISE       1
I__129/I               InMux                          0              4976   3383  RISE       1
I__129/O               InMux                        382              5358   3383  RISE       1
G2.q_9_LC_3_5_7/in0    LogicCell40_SEQ_MODE_1011      0              5358   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_e_4_LC_2_5_0/lcout
Path End         : stevec_e_4_LC_2_5_0/in0
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8741

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_e_4_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490    220  RISE       2
I__64/I                    LocalMux                       0              4490   3383  RISE       1
I__64/O                    LocalMux                     486              4976   3383  RISE       1
I__66/I                    InMux                          0              4976   3383  RISE       1
I__66/O                    InMux                        382              5358   3383  RISE       1
stevec_e_4_LC_2_5_0/in0    LogicCell40_SEQ_MODE_1000      0              5358   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_1_LC_1_5_6/in0
Capture Clock    : stevec_1_LC_1_5_6/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8741

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490    716  RISE       5
I__75/I                  LocalMux                       0              4490    716  RISE       1
I__75/O                  LocalMux                     486              4976    716  RISE       1
I__78/I                  InMux                          0              4976   3383  RISE       1
I__78/O                  InMux                        382              5358   3383  RISE       1
stevec_1_LC_1_5_6/in0    LogicCell40_SEQ_MODE_1000      0              5358   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_2_LC_1_5_3/in0
Capture Clock    : stevec_2_LC_1_5_3/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8741

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490     65  RISE       6
I__67/I                  LocalMux                       0              4490     65  RISE       1
I__67/O                  LocalMux                     486              4976     65  RISE       1
I__70/I                  InMux                          0              4976   3383  RISE       1
I__70/O                  InMux                        382              5358   3383  RISE       1
stevec_2_LC_1_5_3/in0    LogicCell40_SEQ_MODE_1000      0              5358   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : stevec_3_LC_1_5_0/in0
Capture Clock    : stevec_3_LC_1_5_0/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8741

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490     55  RISE       3
I__57/I                  LocalMux                       0              4490     55  RISE       1
I__57/O                  LocalMux                     486              4976     55  RISE       1
I__60/I                  InMux                          0              4976   3383  RISE       1
I__60/O                  InMux                        382              5358   3383  RISE       1
stevec_3_LC_1_5_0/in0    LogicCell40_SEQ_MODE_1000      0              5358   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_9_LC_4_7_3/lcout
Path End         : G1.q_9_LC_4_7_3/in1
Capture Clock    : G1.q_9_LC_4_7_3/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             8845

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_9_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3487  RISE       4
I__183/I               LocalMux                       0              4490   3487  RISE       1
I__183/O               LocalMux                     486              4976   3487  RISE       1
I__187/I               InMux                          0              4976   3487  RISE       1
I__187/O               InMux                        382              5358   3487  RISE       1
G1.q_9_LC_4_7_3/in1    LogicCell40_SEQ_MODE_1011      0              5358   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_1_LC_3_5_6/lcout
Path End         : G2.q_9_LC_3_5_7/in1
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             8845

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_1_LC_3_5_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3487  RISE       1
I__126/I               LocalMux                       0              4490   3487  RISE       1
I__126/O               LocalMux                     486              4976   3487  RISE       1
I__127/I               InMux                          0              4976   3487  RISE       1
I__127/O               InMux                        382              5358   3487  RISE       1
G2.q_9_LC_3_5_7/in1    LogicCell40_SEQ_MODE_1011      0              5358   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_3/lcout
Path End         : stevec_2_LC_1_5_3/in1
Capture Clock    : stevec_2_LC_1_5_3/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             8845

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490    117  RISE       4
I__84/I                  LocalMux                       0              4490    117  RISE       1
I__84/O                  LocalMux                     486              4976    117  RISE       1
I__88/I                  InMux                          0              4976   3487  RISE       1
I__88/O                  InMux                        382              5358   3487  RISE       1
stevec_2_LC_1_5_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_3/lcout
Path End         : stevec_3_LC_1_5_0/in1
Capture Clock    : stevec_3_LC_1_5_0/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             8845

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490    117  RISE       4
I__85/I                  LocalMux                       0              4490   3487  RISE       1
I__85/O                  LocalMux                     486              4976   3487  RISE       1
I__89/I                  InMux                          0              4976   3487  RISE       1
I__89/O                  InMux                        382              5358   3487  RISE       1
stevec_3_LC_1_5_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_3/lcout
Path End         : stevec_e_4_LC_2_5_0/in1
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             8845

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490    117  RISE       4
I__86/I                  LocalMux                       0              4490   3487  RISE       1
I__86/O                  LocalMux                     486              4976   3487  RISE       1
I__90/I                  InMux                          0              4976   3487  RISE       1
I__90/O                  InMux                        382              5358   3487  RISE       1
stevec_e_4_LC_2_5_0/in1  LogicCell40_SEQ_MODE_1000      0              5358   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_5_LC_3_5_4/lcout
Path End         : G2.q_9_LC_3_5_7/in2
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             8886

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_5_LC_3_5_4/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3528  RISE       2
I__122/I               LocalMux                       0              4490   3528  RISE       1
I__122/O               LocalMux                     486              4976   3528  RISE       1
I__124/I               InMux                          0              4976   3528  RISE       1
I__124/O               InMux                        382              5358   3528  RISE       1
I__125/I               CascadeMux                     0              5358   3528  RISE       1
I__125/O               CascadeMux                     0              5358   3528  RISE       1
G2.q_9_LC_3_5_7/in2    LogicCell40_SEQ_MODE_1011      0              5358   3528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_e_4_LC_2_5_0/in2
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             8886

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490    716  RISE       5
I__76/I                  LocalMux                       0              4490   3528  RISE       1
I__76/O                  LocalMux                     486              4976   3528  RISE       1
I__81/I                  InMux                          0              4976   3528  RISE       1
I__81/O                  InMux                        382              5358   3528  RISE       1
I__83/I                  CascadeMux                     0              5358   3528  RISE       1
I__83/O                  CascadeMux                     0              5358   3528  RISE       1
stevec_e_4_LC_2_5_0/in2  LogicCell40_SEQ_MODE_1000      0              5358   3528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_3_LC_1_5_0/in2
Capture Clock    : stevec_3_LC_1_5_0/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             8886

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490    716  RISE       5
I__75/I                  LocalMux                       0              4490    716  RISE       1
I__75/O                  LocalMux                     486              4976    716  RISE       1
I__80/I                  InMux                          0              4976   3528  RISE       1
I__80/O                  InMux                        382              5358   3528  RISE       1
I__82/I                  CascadeMux                     0              5358   3528  RISE       1
I__82/O                  CascadeMux                     0              5358   3528  RISE       1
stevec_3_LC_1_5_0/in2    LogicCell40_SEQ_MODE_1000      0              5358   3528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_6_LC_5_8_6/lcout
Path End         : G1.q_5_LC_4_8_1/in3
Capture Clock    : G1.q_5_LC_4_8_1/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_6_LC_5_8_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__168/I               LocalMux                       0              4490   3673  RISE       1
I__168/O               LocalMux                     486              4976   3673  RISE       1
I__170/I               InMux                          0              4976   3673  RISE       1
I__170/O               InMux                        382              5358   3673  RISE       1
G1.q_5_LC_4_8_1/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_8_LC_5_7_6/lcout
Path End         : G1.q_7_LC_5_7_5/in3
Capture Clock    : G1.q_7_LC_5_7_5/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_8_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__177/I               LocalMux                       0              4490   3673  RISE       1
I__177/O               LocalMux                     486              4976   3673  RISE       1
I__179/I               InMux                          0              4976   3673  RISE       1
I__179/O               InMux                        382              5358   3673  RISE       1
G1.q_7_LC_5_7_5/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_7_LC_5_7_5/lcout
Path End         : G1.q_6_LC_5_8_6/in3
Capture Clock    : G1.q_6_LC_5_8_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_7_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__172/I               LocalMux                       0              4490   3673  RISE       1
I__172/O               LocalMux                     486              4976   3673  RISE       1
I__174/I               InMux                          0              4976   3673  RISE       1
I__174/O               InMux                        382              5358   3673  RISE       1
G1.q_6_LC_5_8_6/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_4_LC_4_8_6/lcout
Path End         : G1.q_3_LC_3_8_2/in3
Capture Clock    : G1.q_3_LC_3_8_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_4_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__194/I               LocalMux                       0              4490   3673  RISE       1
I__194/O               LocalMux                     486              4976   3673  RISE       1
I__196/I               InMux                          0              4976   3673  RISE       1
I__196/O               InMux                        382              5358   3673  RISE       1
G1.q_3_LC_3_8_2/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_5_LC_4_8_1/lcout
Path End         : G1.q_4_LC_4_8_6/in3
Capture Clock    : G1.q_4_LC_4_8_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_5_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__198/I               LocalMux                       0              4490   3673  RISE       1
I__198/O               LocalMux                     486              4976   3673  RISE       1
I__200/I               InMux                          0              4976   3673  RISE       1
I__200/O               InMux                        382              5358   3673  RISE       1
G1.q_4_LC_4_8_6/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_6_LC_4_6_0/lcout
Path End         : G2.q_5_LC_3_5_4/in3
Capture Clock    : G2.q_5_LC_3_5_4/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_6_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__208/I               LocalMux                       0              4490   3673  RISE       1
I__208/O               LocalMux                     486              4976   3673  RISE       1
I__210/I               InMux                          0              4976   3673  RISE       1
I__210/O               InMux                        382              5358   3673  RISE       1
G2.q_5_LC_3_5_4/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_3_LC_3_8_2/lcout
Path End         : G1.q_2_LC_3_8_0/in3
Capture Clock    : G1.q_2_LC_3_8_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_3_LC_3_8_2/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__108/I               LocalMux                       0              4490   3673  RISE       1
I__108/O               LocalMux                     486              4976   3673  RISE       1
I__110/I               InMux                          0              4976   3673  RISE       1
I__110/O               InMux                        382              5358   3673  RISE       1
G1.q_2_LC_3_8_0/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_2_LC_3_8_0/lcout
Path End         : G1.q_9_LC_4_7_3/in3
Capture Clock    : G1.q_9_LC_4_7_3/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_2_LC_3_8_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       3
I__202/I               LocalMux                       0              4490   3673  RISE       1
I__202/O               LocalMux                     486              4976   3673  RISE       1
I__205/I               InMux                          0              4976   3673  RISE       1
I__205/O               InMux                        382              5358   3673  RISE       1
G1.q_9_LC_4_7_3/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_3_LC_3_5_5/lcout
Path End         : G2.q_2_LC_3_5_1/in3
Capture Clock    : G2.q_2_LC_3_5_1/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_3_LC_3_5_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__104/I               LocalMux                       0              4490   3673  RISE       1
I__104/O               LocalMux                     486              4976   3673  RISE       1
I__106/I               InMux                          0              4976   3673  RISE       1
I__106/O               InMux                        382              5358   3673  RISE       1
G2.q_2_LC_3_5_1/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_7_LC_3_5_3/lcout
Path End         : G2.q_6_LC_4_6_0/in3
Capture Clock    : G2.q_6_LC_4_6_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_7_LC_3_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   2339  RISE       2
I__214/I               LocalMux                       0              4490   3673  RISE       1
I__214/O               LocalMux                     486              4976   3673  RISE       1
I__216/I               InMux                          0              4976   3673  RISE       1
I__216/O               InMux                        382              5358   3673  RISE       1
G2.q_6_LC_4_6_0/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_4_LC_3_5_2/lcout
Path End         : G2.q_3_LC_3_5_5/in3
Capture Clock    : G2.q_3_LC_3_5_5/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_4_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       1
I__131/I               LocalMux                       0              4490   3673  RISE       1
I__131/O               LocalMux                     486              4976   3673  RISE       1
I__132/I               InMux                          0              4976   3673  RISE       1
I__132/O               InMux                        382              5358   3673  RISE       1
G2.q_3_LC_3_5_5/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_8_LC_3_5_0/lcout
Path End         : G2.q_7_LC_3_5_3/in3
Capture Clock    : G2.q_7_LC_3_5_3/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_8_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   2215  RISE       2
I__115/I               LocalMux                       0              4490   3673  RISE       1
I__115/O               LocalMux                     486              4976   3673  RISE       1
I__117/I               InMux                          0              4976   3673  RISE       1
I__117/O               InMux                        382              5358   3673  RISE       1
G2.q_7_LC_3_5_3/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_1_LC_2_7_5/lcout
Path End         : G1.q_0_LC_1_7_5/in3
Capture Clock    : G1.q_0_LC_1_7_5/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_1_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       2
I__52/I                LocalMux                       0              4490   3673  RISE       1
I__52/O                LocalMux                     486              4976   3673  RISE       1
I__54/I                InMux                          0              4976   3673  RISE       1
I__54/O                InMux                        382              5358   3673  RISE       1
G1.q_0_LC_1_7_5/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_e_4_LC_2_5_0/in3
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490     65  RISE       6
I__68/I                  LocalMux                       0              4490   3673  RISE       1
I__68/O                  LocalMux                     486              4976   3673  RISE       1
I__74/I                  InMux                          0              4976   3673  RISE       1
I__74/O                  InMux                        382              5358   3673  RISE       1
stevec_e_4_LC_2_5_0/in3  LogicCell40_SEQ_MODE_1000      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_0_LC_1_5_2/in3
Capture Clock    : stevec_0_LC_1_5_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490     65  RISE       6
I__67/I                  LocalMux                       0              4490     65  RISE       1
I__67/O                  LocalMux                     486              4976     65  RISE       1
I__71/I                  InMux                          0              4976   3673  RISE       1
I__71/O                  InMux                        382              5358   3673  RISE       1
stevec_0_LC_1_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_1_LC_1_5_6/in3
Capture Clock    : stevec_1_LC_1_5_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490     65  RISE       6
I__67/I                  LocalMux                       0              4490     65  RISE       1
I__67/O                  LocalMux                     486              4976     65  RISE       1
I__72/I                  InMux                          0              4976   3673  RISE       1
I__72/O                  InMux                        382              5358   3673  RISE       1
stevec_1_LC_1_5_6/in3    LogicCell40_SEQ_MODE_1000      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_3_LC_1_5_0/in3
Capture Clock    : stevec_3_LC_1_5_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490     65  RISE       6
I__67/I                  LocalMux                       0              4490     65  RISE       1
I__67/O                  LocalMux                     486              4976     65  RISE       1
I__73/I                  InMux                          0              4976   3673  RISE       1
I__73/O                  InMux                        382              5358   3673  RISE       1
stevec_3_LC_1_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_2_LC_1_5_3/in3
Capture Clock    : stevec_2_LC_1_5_3/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490    716  RISE       5
I__75/I                  LocalMux                       0              4490    716  RISE       1
I__75/O                  LocalMux                     486              4976    716  RISE       1
I__79/I                  InMux                          0              4976   3673  RISE       1
I__79/O                  InMux                        382              5358   3673  RISE       1
stevec_2_LC_1_5_3/in3    LogicCell40_SEQ_MODE_1000      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_9_LC_3_5_7/lcout
Path End         : G2.q_8_LC_3_5_0/in3
Capture Clock    : G2.q_8_LC_3_5_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_9_LC_3_5_7/lcout  LogicCell40_SEQ_MODE_1011    796              4490   2143  RISE       2
I__119/I               LocalMux                       0              4490   3673  RISE       1
I__119/O               LocalMux                     486              4976   3673  RISE       1
I__121/I               InMux                          0              4976   3673  RISE       1
I__121/O               InMux                        382              5358   3673  RISE       1
G2.q_8_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_5_LC_3_5_4/lcout
Path End         : G2.q_4_LC_3_5_2/in3
Capture Clock    : G2.q_4_LC_3_5_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_5_LC_3_5_4/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3528  RISE       2
I__122/I               LocalMux                       0              4490   3528  RISE       1
I__122/O               LocalMux                     486              4976   3528  RISE       1
I__123/I               InMux                          0              4976   3673  RISE       1
I__123/O               InMux                        382              5358   3673  RISE       1
G2.q_4_LC_3_5_2/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_2_LC_3_5_1/lcout
Path End         : G2.q_1_LC_3_5_6/in3
Capture Clock    : G2.q_1_LC_3_5_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_2_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3383  RISE       2
I__128/I               LocalMux                       0              4490   3383  RISE       1
I__128/O               LocalMux                     486              4976   3383  RISE       1
I__130/I               InMux                          0              4976   3673  RISE       1
I__130/O               InMux                        382              5358   3673  RISE       1
G2.q_1_LC_3_5_6/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_9_LC_4_7_3/lcout
Path End         : G1.q_8_LC_5_7_6/in3
Capture Clock    : G1.q_8_LC_5_7_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_9_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3487  RISE       4
I__184/I               LocalMux                       0              4490   3673  RISE       1
I__184/O               LocalMux                     486              4976   3673  RISE       1
I__188/I               InMux                          0              4976   3673  RISE       1
I__188/O               InMux                        382              5358   3673  RISE       1
G1.q_8_LC_5_7_6/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_2_LC_3_8_0/lcout
Path End         : G1.q_1_LC_2_7_5/in3
Capture Clock    : G1.q_1_LC_2_7_5/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (TOP|clk:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9031

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_2_LC_3_8_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   3673  RISE       3
I__203/I               LocalMux                       0              4490   3673  RISE       1
I__203/O               LocalMux                     486              4976   3673  RISE       1
I__206/I               InMux                          0              4976   3673  RISE       1
I__206/O               InMux                        382              5358   3673  RISE       1
G1.q_1_LC_2_7_5/in3    LogicCell40_SEQ_MODE_1011      0              5358   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_0_LC_1_7_5/sr
Capture Clock    : G1.q_0_LC_1_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__135/I                                         SRMux                          0              4107   +INF  FALL       1
I__135/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_0_LC_1_7_5/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_9_LC_3_5_7/sr
Capture Clock    : G2.q_9_LC_3_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_9_LC_3_5_7/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : BNC
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10330
---------------------------------------   ----- 
End-of-path arrival time (ps)             10330
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                           TOP                            0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
BUTTON3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__101/I                          Odrv12                         0              1192   +INF  FALL       1
I__101/O                          Odrv12                       796              1988   +INF  FALL       1
I__102/I                          LocalMux                       0              1988   +INF  FALL       1
I__102/O                          LocalMux                     455              2443   +INF  FALL       1
I__103/I                          InMux                          0              2443   +INF  FALL       1
I__103/O                          InMux                        320              2763   +INF  FALL       1
BNC_obuf_RNO_LC_4_5_6/in1         LogicCell40_SEQ_MODE_0000      0              2763   +INF  FALL       1
BNC_obuf_RNO_LC_4_5_6/lcout       LogicCell40_SEQ_MODE_0000    558              3322   +INF  FALL       1
I__97/I                           Odrv4                          0              3322   +INF  FALL       1
I__97/O                           Odrv4                        548              3869   +INF  FALL       1
I__98/I                           Span4Mux_s2_h                  0              3869   +INF  FALL       1
I__98/O                           Span4Mux_s2_h                300              4169   +INF  FALL       1
I__99/I                           LocalMux                       0              4169   +INF  FALL       1
I__99/O                           LocalMux                     455              4624   +INF  FALL       1
I__100/I                          IoInMux                        0              4624   +INF  FALL       1
I__100/O                          IoInMux                      320              4945   +INF  FALL       1
BNC_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              4945   +INF  FALL       1
BNC_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297              8242   +INF  FALL       1
BNC_obuf_iopad/DIN                IO_PAD                         0              8242   +INF  FALL       1
BNC_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2088             10330   +INF  FALL       1
BNC                               TOP                            0             10330   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_6_LC_5_8_6/lcout
Path End         : LED[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_6_LC_5_8_6/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__169/I                         LocalMux                       0              4490   +INF  RISE       1
I__169/O                         LocalMux                     486              4976   +INF  RISE       1
I__171/I                         IoInMux                        0              4976   +INF  RISE       1
I__171/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_6_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[6]                           TOP                            0             10743   +INF  FALL       1


++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_8_LC_5_7_6/lcout
Path End         : LED[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7194
---------------------------------------   ----- 
End-of-path arrival time (ps)             11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_8_LC_5_7_6/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__178/I                         Odrv4                          0              4490   +INF  RISE       1
I__178/O                         Odrv4                        517              5007   +INF  RISE       1
I__180/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__180/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__181/I                         LocalMux                       0              5430   +INF  RISE       1
I__181/O                         LocalMux                     486              5916   +INF  RISE       1
I__182/I                         IoInMux                        0              5916   +INF  RISE       1
I__182/O                         IoInMux                      382              6299   +INF  RISE       1
LED_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED_obuf_8_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED[8]                           TOP                            0             11684   +INF  FALL       1


++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_7_LC_5_7_5/lcout
Path End         : LED[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6770
---------------------------------------   ----- 
End-of-path arrival time (ps)             11260
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_7_LC_5_7_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__173/I                         Odrv4                          0              4490   +INF  RISE       1
I__173/O                         Odrv4                        517              5007   +INF  RISE       1
I__175/I                         LocalMux                       0              5007   +INF  RISE       1
I__175/O                         LocalMux                     486              5492   +INF  RISE       1
I__176/I                         IoInMux                        0              5492   +INF  RISE       1
I__176/O                         IoInMux                      382              5875   +INF  RISE       1
LED_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
LED_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
LED_obuf_7_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
LED_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
LED[7]                           TOP                            0             11260   +INF  FALL       1


++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_4_LC_4_8_6/lcout
Path End         : LED[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_4_LC_4_8_6/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__195/I                         LocalMux                       0              4490   +INF  RISE       1
I__195/O                         LocalMux                     486              4976   +INF  RISE       1
I__197/I                         IoInMux                        0              4976   +INF  RISE       1
I__197/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_4_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[4]                           TOP                            0             10743   +INF  FALL       1


++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_5_LC_4_8_1/lcout
Path End         : LED[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_5_LC_4_8_1/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__199/I                         LocalMux                       0              4490   +INF  RISE       1
I__199/O                         LocalMux                     486              4976   +INF  RISE       1
I__201/I                         IoInMux                        0              4976   +INF  RISE       1
I__201/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_5_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[5]                           TOP                            0             10743   +INF  FALL       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_9_LC_4_7_3/lcout
Path End         : LED[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7070
---------------------------------------   ----- 
End-of-path arrival time (ps)             11560
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_9_LC_4_7_3/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       4
I__186/I                         Odrv4                          0              4490   +INF  RISE       1
I__186/O                         Odrv4                        517              5007   +INF  RISE       1
I__190/I                         Span4Mux_s2_h                  0              5007   +INF  RISE       1
I__190/O                         Span4Mux_s2_h                300              5306   +INF  RISE       1
I__192/I                         LocalMux                       0              5306   +INF  RISE       1
I__192/O                         LocalMux                     486              5792   +INF  RISE       1
I__193/I                         IoInMux                        0              5792   +INF  RISE       1
I__193/O                         IoInMux                      382              6175   +INF  RISE       1
LED_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6175   +INF  RISE       1
LED_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9472   +INF  FALL       1
LED_obuf_9_iopad/DIN             IO_PAD                         0              9472   +INF  FALL       1
LED_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                      2088             11560   +INF  FALL       1
LED[9]                           TOP                            0             11560   +INF  FALL       1


++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_3_LC_3_8_2/lcout
Path End         : LED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_3_LC_3_8_2/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__109/I                         LocalMux                       0              4490   +INF  RISE       1
I__109/O                         LocalMux                     486              4976   +INF  RISE       1
I__111/I                         IoInMux                        0              4976   +INF  RISE       1
I__111/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[3]                           TOP                            0             10743   +INF  FALL       1


++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_2_LC_3_8_0/lcout
Path End         : LED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_2_LC_3_8_0/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       3
I__204/I                         LocalMux                       0              4490   +INF  RISE       1
I__204/O                         LocalMux                     486              4976   +INF  RISE       1
I__207/I                         IoInMux                        0              4976   +INF  RISE       1
I__207/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[2]                           TOP                            0             10743   +INF  FALL       1


++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_1_LC_3_5_6/sr
Capture Clock    : G2.q_1_LC_3_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_1_LC_3_5_6/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_3_LC_3_5_5/sr
Capture Clock    : G2.q_3_LC_3_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_3_LC_3_5_5/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_5_LC_3_5_4/sr
Capture Clock    : G2.q_5_LC_3_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_5_LC_3_5_4/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_7_LC_3_5_3/sr
Capture Clock    : G2.q_7_LC_3_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_7_LC_3_5_3/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_4_LC_3_5_2/sr
Capture Clock    : G2.q_4_LC_3_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_4_LC_3_5_2/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_2_LC_3_5_1/sr
Capture Clock    : G2.q_2_LC_3_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_2_LC_3_5_1/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_8_LC_3_5_0/sr
Capture Clock    : G2.q_8_LC_3_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_8_LC_3_5_0/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_1_LC_2_7_5/lcout
Path End         : LED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6770
---------------------------------------   ----- 
End-of-path arrival time (ps)             11260
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_1_LC_2_7_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__53/I                          Odrv4                          0              4490   +INF  RISE       1
I__53/O                          Odrv4                        517              5007   +INF  RISE       1
I__55/I                          LocalMux                       0              5007   +INF  RISE       1
I__55/O                          LocalMux                     486              5492   +INF  RISE       1
I__56/I                          IoInMux                        0              5492   +INF  RISE       1
I__56/O                          IoInMux                      382              5875   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
LED[1]                           TOP                            0             11260   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_0_LC_1_7_5/lcout
Path End         : LED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_0_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       1
I__92/I                          LocalMux                       0              4490   +INF  RISE       1
I__92/O                          LocalMux                     486              4976   +INF  RISE       1
I__93/I                          IoInMux                        0              4976   +INF  RISE       1
I__93/O                          IoInMux                      382              5358   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[0]                           TOP                            0             10743   +INF  FALL       1


++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_1_LC_2_7_5/sr
Capture Clock    : G1.q_1_LC_2_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__137/I                                         SRMux                          0              4107   +INF  FALL       1
I__137/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_1_LC_2_7_5/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_6_LC_4_6_0/sr
Capture Clock    : G2.q_6_LC_4_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__138/I                                         SRMux                          0              4107   +INF  FALL       1
I__138/O                                         SRMux                        527              4634   +INF  FALL       1
G2.q_6_LC_4_6_0/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_3_LC_3_8_2/sr
Capture Clock    : G1.q_3_LC_3_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__139/I                                         SRMux                          0              4107   +INF  FALL       1
I__139/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_3_LC_3_8_2/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_2_LC_3_8_0/sr
Capture Clock    : G1.q_2_LC_3_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__139/I                                         SRMux                          0              4107   +INF  FALL       1
I__139/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_2_LC_3_8_0/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_9_LC_4_7_3/sr
Capture Clock    : G1.q_9_LC_4_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__140/I                                         SRMux                          0              4107   +INF  FALL       1
I__140/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_9_LC_4_7_3/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_4_LC_4_8_6/sr
Capture Clock    : G1.q_4_LC_4_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__141/I                                         SRMux                          0              4107   +INF  FALL       1
I__141/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_4_LC_4_8_6/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_5_LC_4_8_1/sr
Capture Clock    : G1.q_5_LC_4_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__141/I                                         SRMux                          0              4107   +INF  FALL       1
I__141/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_5_LC_4_8_1/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_8_LC_5_7_6/sr
Capture Clock    : G1.q_8_LC_5_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__142/I                                         SRMux                          0              4107   +INF  FALL       1
I__142/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_8_LC_5_7_6/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_7_LC_5_7_5/sr
Capture Clock    : G1.q_7_LC_5_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__142/I                                         SRMux                          0              4107   +INF  FALL       1
I__142/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_7_LC_5_7_5/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_6_LC_5_8_6/sr
Capture Clock    : G1.q_6_LC_5_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__143/I                                         SRMux                          0              4107   +INF  FALL       1
I__143/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_6_LC_5_8_6/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_6_LC_5_8_6/lcout
Path End         : G1.q_5_LC_4_8_1/in3
Capture Clock    : G1.q_5_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_6_LC_5_8_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__168/I               LocalMux                       0              4490   1571  FALL       1
I__168/O               LocalMux                     455              4945   1571  FALL       1
I__170/I               InMux                          0              4945   1571  FALL       1
I__170/O               InMux                        320              5265   1571  FALL       1
G1.q_5_LC_4_8_1/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_8_LC_5_7_6/lcout
Path End         : G1.q_7_LC_5_7_5/in3
Capture Clock    : G1.q_7_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_8_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__177/I               LocalMux                       0              4490   1571  FALL       1
I__177/O               LocalMux                     455              4945   1571  FALL       1
I__179/I               InMux                          0              4945   1571  FALL       1
I__179/O               InMux                        320              5265   1571  FALL       1
G1.q_7_LC_5_7_5/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_7_LC_5_7_5/lcout
Path End         : G1.q_6_LC_5_8_6/in3
Capture Clock    : G1.q_6_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_7_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__172/I               LocalMux                       0              4490   1571  FALL       1
I__172/O               LocalMux                     455              4945   1571  FALL       1
I__174/I               InMux                          0              4945   1571  FALL       1
I__174/O               InMux                        320              5265   1571  FALL       1
G1.q_6_LC_5_8_6/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_4_LC_4_8_6/lcout
Path End         : G1.q_3_LC_3_8_2/in3
Capture Clock    : G1.q_3_LC_3_8_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_4_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__194/I               LocalMux                       0              4490   1571  FALL       1
I__194/O               LocalMux                     455              4945   1571  FALL       1
I__196/I               InMux                          0              4945   1571  FALL       1
I__196/O               InMux                        320              5265   1571  FALL       1
G1.q_3_LC_3_8_2/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_5_LC_4_8_1/lcout
Path End         : G1.q_4_LC_4_8_6/in3
Capture Clock    : G1.q_4_LC_4_8_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_5_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__198/I               LocalMux                       0              4490   1571  FALL       1
I__198/O               LocalMux                     455              4945   1571  FALL       1
I__200/I               InMux                          0              4945   1571  FALL       1
I__200/O               InMux                        320              5265   1571  FALL       1
G1.q_4_LC_4_8_6/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_9_LC_4_7_3/lcout
Path End         : G1.q_9_LC_4_7_3/in1
Capture Clock    : G1.q_9_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_9_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       4
I__183/I               LocalMux                       0              4490   1571  FALL       1
I__183/O               LocalMux                     455              4945   1571  FALL       1
I__187/I               InMux                          0              4945   1571  FALL       1
I__187/O               InMux                        320              5265   1571  FALL       1
G1.q_9_LC_4_7_3/in1    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_6_LC_4_6_0/lcout
Path End         : G2.q_5_LC_3_5_4/in3
Capture Clock    : G2.q_5_LC_3_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_6_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__208/I               LocalMux                       0              4490   1571  FALL       1
I__208/O               LocalMux                     455              4945   1571  FALL       1
I__210/I               InMux                          0              4945   1571  FALL       1
I__210/O               InMux                        320              5265   1571  FALL       1
G2.q_5_LC_3_5_4/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_3_LC_3_8_2/lcout
Path End         : G1.q_2_LC_3_8_0/in3
Capture Clock    : G1.q_2_LC_3_8_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_3_LC_3_8_2/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__108/I               LocalMux                       0              4490   1571  FALL       1
I__108/O               LocalMux                     455              4945   1571  FALL       1
I__110/I               InMux                          0              4945   1571  FALL       1
I__110/O               InMux                        320              5265   1571  FALL       1
G1.q_2_LC_3_8_0/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_2_LC_3_8_0/lcout
Path End         : G1.q_9_LC_4_7_3/in3
Capture Clock    : G1.q_9_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_2_LC_3_8_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       3
I__202/I               LocalMux                       0              4490   1571  FALL       1
I__202/O               LocalMux                     455              4945   1571  FALL       1
I__205/I               InMux                          0              4945   1571  FALL       1
I__205/O               InMux                        320              5265   1571  FALL       1
G1.q_9_LC_4_7_3/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_9_LC_3_5_7/lcout
Path End         : G2.q_8_LC_3_5_0/in3
Capture Clock    : G2.q_8_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_9_LC_3_5_7/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__119/I               LocalMux                       0              4490   1571  FALL       1
I__119/O               LocalMux                     455              4945   1571  FALL       1
I__121/I               InMux                          0              4945   1571  FALL       1
I__121/O               InMux                        320              5265   1571  FALL       1
G2.q_8_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_1_LC_3_5_6/lcout
Path End         : G2.q_9_LC_3_5_7/in1
Capture Clock    : G2.q_9_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_1_LC_3_5_6/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       1
I__126/I               LocalMux                       0              4490   1571  FALL       1
I__126/O               LocalMux                     455              4945   1571  FALL       1
I__127/I               InMux                          0              4945   1571  FALL       1
I__127/O               InMux                        320              5265   1571  FALL       1
G2.q_9_LC_3_5_7/in1    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_3_LC_3_5_5/lcout
Path End         : G2.q_2_LC_3_5_1/in3
Capture Clock    : G2.q_2_LC_3_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_3_LC_3_5_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__104/I               LocalMux                       0              4490   1571  FALL       1
I__104/O               LocalMux                     455              4945   1571  FALL       1
I__106/I               InMux                          0              4945   1571  FALL       1
I__106/O               InMux                        320              5265   1571  FALL       1
G2.q_2_LC_3_5_1/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_5_LC_3_5_4/lcout
Path End         : G2.q_4_LC_3_5_2/in3
Capture Clock    : G2.q_4_LC_3_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_5_LC_3_5_4/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__122/I               LocalMux                       0              4490   1571  FALL       1
I__122/O               LocalMux                     455              4945   1571  FALL       1
I__123/I               InMux                          0              4945   1571  FALL       1
I__123/O               InMux                        320              5265   1571  FALL       1
G2.q_4_LC_3_5_2/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_7_LC_3_5_3/lcout
Path End         : G2.q_6_LC_4_6_0/in3
Capture Clock    : G2.q_6_LC_4_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_7_LC_3_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__214/I               LocalMux                       0              4490   1571  FALL       1
I__214/O               LocalMux                     455              4945   1571  FALL       1
I__216/I               InMux                          0              4945   1571  FALL       1
I__216/O               InMux                        320              5265   1571  FALL       1
G2.q_6_LC_4_6_0/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_4_LC_3_5_2/lcout
Path End         : G2.q_3_LC_3_5_5/in3
Capture Clock    : G2.q_3_LC_3_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_4_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       1
I__131/I               LocalMux                       0              4490   1571  FALL       1
I__131/O               LocalMux                     455              4945   1571  FALL       1
I__132/I               InMux                          0              4945   1571  FALL       1
I__132/O               InMux                        320              5265   1571  FALL       1
G2.q_3_LC_3_5_5/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_2_LC_3_5_1/lcout
Path End         : G2.q_9_LC_3_5_7/in0
Capture Clock    : G2.q_9_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_2_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__128/I               LocalMux                       0              4490   1571  FALL       1
I__128/O               LocalMux                     455              4945   1571  FALL       1
I__129/I               InMux                          0              4945   1571  FALL       1
I__129/O               InMux                        320              5265   1571  FALL       1
G2.q_9_LC_3_5_7/in0    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_8_LC_3_5_0/lcout
Path End         : G2.q_7_LC_3_5_3/in3
Capture Clock    : G2.q_7_LC_3_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_8_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__115/I               LocalMux                       0              4490   1571  FALL       1
I__115/O               LocalMux                     455              4945   1571  FALL       1
I__117/I               InMux                          0              4945   1571  FALL       1
I__117/O               InMux                        320              5265   1571  FALL       1
G2.q_7_LC_3_5_3/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_1_LC_2_7_5/lcout
Path End         : G1.q_0_LC_1_7_5/in3
Capture Clock    : G1.q_0_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_1_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__52/I                LocalMux                       0              4490   1571  FALL       1
I__52/O                LocalMux                     455              4945   1571  FALL       1
I__54/I                InMux                          0              4945   1571  FALL       1
I__54/O                InMux                        320              5265   1571  FALL       1
G1.q_0_LC_1_7_5/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_e_4_LC_2_5_0/lcout
Path End         : stevec_e_4_LC_2_5_0/in0
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_e_4_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__64/I                    LocalMux                       0              4490   1571  FALL       1
I__64/O                    LocalMux                     455              4945   1571  FALL       1
I__66/I                    InMux                          0              4945   1571  FALL       1
I__66/O                    InMux                        320              5265   1571  FALL       1
stevec_e_4_LC_2_5_0/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_1_LC_1_5_6/in0
Capture Clock    : stevec_1_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                  LocalMux                       0              4490   1571  FALL       1
I__75/O                  LocalMux                     455              4945   1571  FALL       1
I__78/I                  InMux                          0              4945   1571  FALL       1
I__78/O                  InMux                        320              5265   1571  FALL       1
stevec_1_LC_1_5_6/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_3/lcout
Path End         : stevec_2_LC_1_5_3/in1
Capture Clock    : stevec_2_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__84/I                  LocalMux                       0              4490   1571  FALL       1
I__84/O                  LocalMux                     455              4945   1571  FALL       1
I__88/I                  InMux                          0              4945   1571  FALL       1
I__88/O                  InMux                        320              5265   1571  FALL       1
stevec_2_LC_1_5_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_2_LC_1_5_3/in0
Capture Clock    : stevec_2_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__67/I                  LocalMux                       0              4490   1571  FALL       1
I__67/O                  LocalMux                     455              4945   1571  FALL       1
I__70/I                  InMux                          0              4945   1571  FALL       1
I__70/O                  InMux                        320              5265   1571  FALL       1
stevec_2_LC_1_5_3/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : stevec_3_LC_1_5_0/in0
Capture Clock    : stevec_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__57/I                  LocalMux                       0              4490   1571  FALL       1
I__57/O                  LocalMux                     455              4945   1571  FALL       1
I__60/I                  InMux                          0              4945   1571  FALL       1
I__60/O                  InMux                        320              5265   1571  FALL       1
stevec_3_LC_1_5_0/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_e_4_LC_2_5_0/in3
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__68/I                  LocalMux                       0              4490   1571  FALL       1
I__68/O                  LocalMux                     455              4945   1571  FALL       1
I__74/I                  InMux                          0              4945   1571  FALL       1
I__74/O                  InMux                        320              5265   1571  FALL       1
stevec_e_4_LC_2_5_0/in3  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_0_LC_1_5_2/in3
Capture Clock    : stevec_0_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__67/I                  LocalMux                       0              4490   1571  FALL       1
I__67/O                  LocalMux                     455              4945   1571  FALL       1
I__71/I                  InMux                          0              4945   1571  FALL       1
I__71/O                  InMux                        320              5265   1571  FALL       1
stevec_0_LC_1_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_1_LC_1_5_6/in3
Capture Clock    : stevec_1_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__67/I                  LocalMux                       0              4490   1571  FALL       1
I__67/O                  LocalMux                     455              4945   1571  FALL       1
I__72/I                  InMux                          0              4945   1571  FALL       1
I__72/O                  InMux                        320              5265   1571  FALL       1
stevec_1_LC_1_5_6/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_1_5_2/lcout
Path End         : stevec_3_LC_1_5_0/in3
Capture Clock    : stevec_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__67/I                  LocalMux                       0              4490   1571  FALL       1
I__67/O                  LocalMux                     455              4945   1571  FALL       1
I__73/I                  InMux                          0              4945   1571  FALL       1
I__73/O                  InMux                        320              5265   1571  FALL       1
stevec_3_LC_1_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_e_4_LC_2_5_0/in2
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__76/I                  LocalMux                       0              4490   1571  FALL       1
I__76/O                  LocalMux                     455              4945   1571  FALL       1
I__81/I                  InMux                          0              4945   1571  FALL       1
I__81/O                  InMux                        320              5265   1571  FALL       1
I__83/I                  CascadeMux                     0              5265   1571  FALL       1
I__83/O                  CascadeMux                     0              5265   1571  FALL       1
stevec_e_4_LC_2_5_0/in2  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_2_LC_1_5_3/in3
Capture Clock    : stevec_2_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                  LocalMux                       0              4490   1571  FALL       1
I__75/O                  LocalMux                     455              4945   1571  FALL       1
I__79/I                  InMux                          0              4945   1571  FALL       1
I__79/O                  InMux                        320              5265   1571  FALL       1
stevec_2_LC_1_5_3/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : stevec_3_LC_1_5_0/in2
Capture Clock    : stevec_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                  LocalMux                       0              4490   1571  FALL       1
I__75/O                  LocalMux                     455              4945   1571  FALL       1
I__80/I                  InMux                          0              4945   1571  FALL       1
I__80/O                  InMux                        320              5265   1571  FALL       1
I__82/I                  CascadeMux                     0              5265   1571  FALL       1
I__82/O                  CascadeMux                     0              5265   1571  FALL       1
stevec_3_LC_1_5_0/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_3/lcout
Path End         : stevec_3_LC_1_5_0/in1
Capture Clock    : stevec_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__85/I                  LocalMux                       0              4490   1571  FALL       1
I__85/O                  LocalMux                     455              4945   1571  FALL       1
I__89/I                  InMux                          0              4945   1571  FALL       1
I__89/O                  InMux                        320              5265   1571  FALL       1
stevec_3_LC_1_5_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_3/lcout
Path End         : stevec_e_4_LC_2_5_0/in1
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__86/I                  LocalMux                       0              4490   1571  FALL       1
I__86/O                  LocalMux                     455              4945   1571  FALL       1
I__90/I                  InMux                          0              4945   1571  FALL       1
I__90/O                  InMux                        320              5265   1571  FALL       1
stevec_e_4_LC_2_5_0/in1  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_5_LC_3_5_4/lcout
Path End         : G2.q_9_LC_3_5_7/in2
Capture Clock    : G2.q_9_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_5_LC_3_5_4/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__122/I               LocalMux                       0              4490   1571  FALL       1
I__122/O               LocalMux                     455              4945   1571  FALL       1
I__124/I               InMux                          0              4945   1571  FALL       1
I__124/O               InMux                        320              5265   1571  FALL       1
I__125/I               CascadeMux                     0              5265   1571  FALL       1
I__125/O               CascadeMux                     0              5265   1571  FALL       1
G2.q_9_LC_3_5_7/in2    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_2_LC_3_5_1/lcout
Path End         : G2.q_1_LC_3_5_6/in3
Capture Clock    : G2.q_1_LC_3_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_2_LC_3_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__128/I               LocalMux                       0              4490   1571  FALL       1
I__128/O               LocalMux                     455              4945   1571  FALL       1
I__130/I               InMux                          0              4945   1571  FALL       1
I__130/O               InMux                        320              5265   1571  FALL       1
G2.q_1_LC_3_5_6/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_9_LC_4_7_3/lcout
Path End         : G1.q_8_LC_5_7_6/in3
Capture Clock    : G1.q_8_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_9_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       4
I__184/I               LocalMux                       0              4490   1571  FALL       1
I__184/O               LocalMux                     455              4945   1571  FALL       1
I__188/I               InMux                          0              4945   1571  FALL       1
I__188/O               InMux                        320              5265   1571  FALL       1
G1.q_8_LC_5_7_6/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_2_LC_3_8_0/lcout
Path End         : G1.q_1_LC_2_7_5/in3
Capture Clock    : G1.q_1_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_2_LC_3_8_0/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       3
I__203/I               LocalMux                       0              4490   1571  FALL       1
I__203/O               LocalMux                     455              4945   1571  FALL       1
I__206/I               InMux                          0              4945   1571  FALL       1
I__206/O               InMux                        320              5265   1571  FALL       1
G1.q_1_LC_2_7_5/in3    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G2.q_7_LC_3_5_3/lcout
Path End         : G2.q_9_LC_3_5_7/in3
Capture Clock    : G2.q_9_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
G2.q_7_LC_3_5_3/lcout        LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       2
I__213/I                     LocalMux                       0              4490   2770  FALL       1
I__213/O                     LocalMux                     455              4945   2770  FALL       1
I__215/I                     InMux                          0              4945   2770  FALL       1
I__215/O                     InMux                        320              5265   2770  FALL       1
G2.q_RNO_0_9_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              5265   2770  FALL       1
G2.q_RNO_0_9_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    424              5689   2770  FALL       1
I__112/I                     LocalMux                       0              5689   2770  FALL       1
I__112/O                     LocalMux                     455              6144   2770  FALL       1
I__113/I                     InMux                          0              6144   2770  FALL       1
I__113/O                     InMux                        320              6464   2770  FALL       1
G2.q_9_LC_3_5_7/in3          LogicCell40_SEQ_MODE_1011      0              6464   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_0/lcout
Path End         : stevec_e_4_LC_2_5_0/ce
Capture Clock    : stevec_e_4_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             6557
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__58/I                  Odrv12                         0              4490   2863  FALL       1
I__58/O                  Odrv12                       796              5286   2863  FALL       1
I__61/I                  LocalMux                       0              5286   2863  FALL       1
I__61/O                  LocalMux                     455              5740   2863  FALL       1
I__62/I                  CEMux                          0              5740   2863  FALL       1
I__62/O                  CEMux                        817              6557   2863  FALL       1
stevec_e_4_LC_2_5_0/ce   LogicCell40_SEQ_MODE_1000      0              6557   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__158/I                                          ClkMux                         0              3239  RISE       1
I__158/O                                          ClkMux                       455              3694  RISE       1
stevec_e_4_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_9_LC_3_5_7/ce
Capture Clock    : G2.q_9_LC_3_5_7/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_9_LC_3_5_7/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_1_LC_3_5_6/ce
Capture Clock    : G2.q_1_LC_3_5_6/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_1_LC_3_5_6/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_3_LC_3_5_5/ce
Capture Clock    : G2.q_3_LC_3_5_5/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_3_LC_3_5_5/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_5_LC_3_5_4/ce
Capture Clock    : G2.q_5_LC_3_5_4/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_5_LC_3_5_4/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_7_LC_3_5_3/ce
Capture Clock    : G2.q_7_LC_3_5_3/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_7_LC_3_5_3/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_4_LC_3_5_2/ce
Capture Clock    : G2.q_4_LC_3_5_2/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_4_LC_3_5_2/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_2_LC_3_5_1/ce
Capture Clock    : G2.q_2_LC_3_5_1/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_2_LC_3_5_1/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_8_LC_3_5_0/ce
Capture Clock    : G2.q_8_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__146/I                                     CEMux                          0              7405   4528  FALL       1
I__146/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_8_LC_3_5_0/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_0_LC_1_7_5/ce
Capture Clock    : G1.q_0_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__147/I                                     CEMux                          0              7405   4528  FALL       1
I__147/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_0_LC_1_7_5/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_1_LC_2_7_5/ce
Capture Clock    : G1.q_1_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__148/I                                     CEMux                          0              7405   4528  FALL       1
I__148/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_1_LC_2_7_5/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G2.q_6_LC_4_6_0/ce
Capture Clock    : G2.q_6_LC_4_6_0/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__149/I                                     CEMux                          0              7405   4528  FALL       1
I__149/O                                     CEMux                        817              8221   4528  FALL       1
G2.q_6_LC_4_6_0/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_3_LC_3_8_2/ce
Capture Clock    : G1.q_3_LC_3_8_2/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__150/I                                     CEMux                          0              7405   4528  FALL       1
I__150/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_3_LC_3_8_2/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_2_LC_3_8_0/ce
Capture Clock    : G1.q_2_LC_3_8_0/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__150/I                                     CEMux                          0              7405   4528  FALL       1
I__150/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_2_LC_3_8_0/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_9_LC_4_7_3/ce
Capture Clock    : G1.q_9_LC_4_7_3/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__151/I                                     CEMux                          0              7405   4528  FALL       1
I__151/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_9_LC_4_7_3/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_4_LC_4_8_6/ce
Capture Clock    : G1.q_4_LC_4_8_6/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__152/I                                     CEMux                          0              7405   4528  FALL       1
I__152/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_4_LC_4_8_6/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_5_LC_4_8_1/ce
Capture Clock    : G1.q_5_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__152/I                                     CEMux                          0              7405   4528  FALL       1
I__152/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_5_LC_4_8_1/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_8_LC_5_7_6/ce
Capture Clock    : G1.q_8_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__153/I                                     CEMux                          0              7405   4528  FALL       1
I__153/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_8_LC_5_7_6/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_7_LC_5_7_5/ce
Capture Clock    : G1.q_7_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__153/I                                     CEMux                          0              7405   4528  FALL       1
I__153/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_7_LC_5_7_5/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_1_5_6/lcout
Path End         : G1.q_6_LC_5_8_6/ce
Capture Clock    : G1.q_6_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 4527p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3731
---------------------------------------   ---- 
End-of-path arrival time (ps)             8221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__157/I                                          ClkMux                         0              3239  RISE       1
I__157/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_1_5_6/lcout                      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       5
I__75/I                                      LocalMux                       0              4490   1571  FALL       1
I__75/O                                      LocalMux                     455              4945   1571  FALL       1
I__77/I                                      InMux                          0              4945   4528  FALL       1
I__77/O                                      InMux                        320              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/in3                LogicCell40_SEQ_MODE_0000      0              5265   4528  FALL       1
stevec_RNI8OFC_1_LC_1_5_5/lcout              LogicCell40_SEQ_MODE_0000    424              5689   4528  FALL       1
I__94/I                                      LocalMux                       0              5689   4528  FALL       1
I__94/O                                      LocalMux                     455              6144   4528  FALL       1
I__95/I                                      IoInMux                        0              6144   4528  FALL       1
I__95/O                                      IoInMux                      320              6464   4528  FALL       1
stevec_RNI8OFC_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6464   4528  FALL       1
stevec_RNI8OFC_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       827              7291   4528  FALL      19
I__144/I                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__144/O                                     gio2CtrlBuf                    0              7291   4528  FALL       1
I__145/I                                     GlobalMux                      0              7291   4528  FALL       1
I__145/O                                     GlobalMux                    114              7405   4528  FALL       1
I__154/I                                     CEMux                          0              7405   4528  FALL       1
I__154/O                                     CEMux                        817              8221   4528  FALL       1
G1.q_6_LC_5_8_6/ce                           LogicCell40_SEQ_MODE_1011      0              8221   4528  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_0_LC_1_7_5/sr
Capture Clock    : G1.q_0_LC_1_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__135/I                                         SRMux                          0              4107   +INF  FALL       1
I__135/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_0_LC_1_7_5/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_9_LC_3_5_7/sr
Capture Clock    : G2.q_9_LC_3_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_9_LC_3_5_7/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_9_LC_3_5_7/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : BNC
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10330
---------------------------------------   ----- 
End-of-path arrival time (ps)             10330
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                           TOP                            0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
BUTTON3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__101/I                          Odrv12                         0              1192   +INF  FALL       1
I__101/O                          Odrv12                       796              1988   +INF  FALL       1
I__102/I                          LocalMux                       0              1988   +INF  FALL       1
I__102/O                          LocalMux                     455              2443   +INF  FALL       1
I__103/I                          InMux                          0              2443   +INF  FALL       1
I__103/O                          InMux                        320              2763   +INF  FALL       1
BNC_obuf_RNO_LC_4_5_6/in1         LogicCell40_SEQ_MODE_0000      0              2763   +INF  FALL       1
BNC_obuf_RNO_LC_4_5_6/lcout       LogicCell40_SEQ_MODE_0000    558              3322   +INF  FALL       1
I__97/I                           Odrv4                          0              3322   +INF  FALL       1
I__97/O                           Odrv4                        548              3869   +INF  FALL       1
I__98/I                           Span4Mux_s2_h                  0              3869   +INF  FALL       1
I__98/O                           Span4Mux_s2_h                300              4169   +INF  FALL       1
I__99/I                           LocalMux                       0              4169   +INF  FALL       1
I__99/O                           LocalMux                     455              4624   +INF  FALL       1
I__100/I                          IoInMux                        0              4624   +INF  FALL       1
I__100/O                          IoInMux                      320              4945   +INF  FALL       1
BNC_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              4945   +INF  FALL       1
BNC_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297              8242   +INF  FALL       1
BNC_obuf_iopad/DIN                IO_PAD                         0              8242   +INF  FALL       1
BNC_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2088             10330   +INF  FALL       1
BNC                               TOP                            0             10330   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_6_LC_5_8_6/lcout
Path End         : LED[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_6_LC_5_8_6/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__169/I                         LocalMux                       0              4490   +INF  RISE       1
I__169/O                         LocalMux                     486              4976   +INF  RISE       1
I__171/I                         IoInMux                        0              4976   +INF  RISE       1
I__171/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_6_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[6]                           TOP                            0             10743   +INF  FALL       1


++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_8_LC_5_7_6/lcout
Path End         : LED[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7194
---------------------------------------   ----- 
End-of-path arrival time (ps)             11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_8_LC_5_7_6/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__178/I                         Odrv4                          0              4490   +INF  RISE       1
I__178/O                         Odrv4                        517              5007   +INF  RISE       1
I__180/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__180/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__181/I                         LocalMux                       0              5430   +INF  RISE       1
I__181/O                         LocalMux                     486              5916   +INF  RISE       1
I__182/I                         IoInMux                        0              5916   +INF  RISE       1
I__182/O                         IoInMux                      382              6299   +INF  RISE       1
LED_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED_obuf_8_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED[8]                           TOP                            0             11684   +INF  FALL       1


++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_7_LC_5_7_5/lcout
Path End         : LED[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6770
---------------------------------------   ----- 
End-of-path arrival time (ps)             11260
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_7_LC_5_7_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__173/I                         Odrv4                          0              4490   +INF  RISE       1
I__173/O                         Odrv4                        517              5007   +INF  RISE       1
I__175/I                         LocalMux                       0              5007   +INF  RISE       1
I__175/O                         LocalMux                     486              5492   +INF  RISE       1
I__176/I                         IoInMux                        0              5492   +INF  RISE       1
I__176/O                         IoInMux                      382              5875   +INF  RISE       1
LED_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
LED_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
LED_obuf_7_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
LED_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
LED[7]                           TOP                            0             11260   +INF  FALL       1


++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_4_LC_4_8_6/lcout
Path End         : LED[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_4_LC_4_8_6/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__195/I                         LocalMux                       0              4490   +INF  RISE       1
I__195/O                         LocalMux                     486              4976   +INF  RISE       1
I__197/I                         IoInMux                        0              4976   +INF  RISE       1
I__197/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_4_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[4]                           TOP                            0             10743   +INF  FALL       1


++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_5_LC_4_8_1/lcout
Path End         : LED[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_5_LC_4_8_1/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__199/I                         LocalMux                       0              4490   +INF  RISE       1
I__199/O                         LocalMux                     486              4976   +INF  RISE       1
I__201/I                         IoInMux                        0              4976   +INF  RISE       1
I__201/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_5_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[5]                           TOP                            0             10743   +INF  FALL       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_9_LC_4_7_3/lcout
Path End         : LED[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7070
---------------------------------------   ----- 
End-of-path arrival time (ps)             11560
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_9_LC_4_7_3/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       4
I__186/I                         Odrv4                          0              4490   +INF  RISE       1
I__186/O                         Odrv4                        517              5007   +INF  RISE       1
I__190/I                         Span4Mux_s2_h                  0              5007   +INF  RISE       1
I__190/O                         Span4Mux_s2_h                300              5306   +INF  RISE       1
I__192/I                         LocalMux                       0              5306   +INF  RISE       1
I__192/O                         LocalMux                     486              5792   +INF  RISE       1
I__193/I                         IoInMux                        0              5792   +INF  RISE       1
I__193/O                         IoInMux                      382              6175   +INF  RISE       1
LED_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6175   +INF  RISE       1
LED_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9472   +INF  FALL       1
LED_obuf_9_iopad/DIN             IO_PAD                         0              9472   +INF  FALL       1
LED_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                      2088             11560   +INF  FALL       1
LED[9]                           TOP                            0             11560   +INF  FALL       1


++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_3_LC_3_8_2/lcout
Path End         : LED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_3_LC_3_8_2/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__109/I                         LocalMux                       0              4490   +INF  RISE       1
I__109/O                         LocalMux                     486              4976   +INF  RISE       1
I__111/I                         IoInMux                        0              4976   +INF  RISE       1
I__111/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[3]                           TOP                            0             10743   +INF  FALL       1


++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_2_LC_3_8_0/lcout
Path End         : LED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_2_LC_3_8_0/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       3
I__204/I                         LocalMux                       0              4490   +INF  RISE       1
I__204/O                         LocalMux                     486              4976   +INF  RISE       1
I__207/I                         IoInMux                        0              4976   +INF  RISE       1
I__207/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[2]                           TOP                            0             10743   +INF  FALL       1


++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_1_LC_3_5_6/sr
Capture Clock    : G2.q_1_LC_3_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_1_LC_3_5_6/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_1_LC_3_5_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_3_LC_3_5_5/sr
Capture Clock    : G2.q_3_LC_3_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_3_LC_3_5_5/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_3_LC_3_5_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_5_LC_3_5_4/sr
Capture Clock    : G2.q_5_LC_3_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_5_LC_3_5_4/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_5_LC_3_5_4/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_7_LC_3_5_3/sr
Capture Clock    : G2.q_7_LC_3_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_7_LC_3_5_3/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_7_LC_3_5_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_4_LC_3_5_2/sr
Capture Clock    : G2.q_4_LC_3_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_4_LC_3_5_2/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_4_LC_3_5_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_2_LC_3_5_1/sr
Capture Clock    : G2.q_2_LC_3_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_2_LC_3_5_1/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_2_LC_3_5_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_8_LC_3_5_0/sr
Capture Clock    : G2.q_8_LC_3_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4584
---------------------------------------   ---- 
End-of-path arrival time (ps)             4584
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__50/I                                          LocalMux                       0              1142   +INF  FALL       1
I__50/O                                          LocalMux                     455              1597   +INF  FALL       1
I__51/I                                          InMux                          0              1597   +INF  FALL       1
I__51/O                                          InMux                        320              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       1
I__48/I                                          LocalMux                       0              2341   +INF  FALL       1
I__48/O                                          LocalMux                     455              2796   +INF  FALL       1
I__49/I                                          IoInMux                        0              2796   +INF  FALL       1
I__49/O                                          IoInMux                      320              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3117   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3944   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3944   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3944   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4057   +INF  FALL       1
I__136/I                                         SRMux                          0              4057   +INF  FALL       1
I__136/O                                         SRMux                        527              4584   +INF  FALL       1
G2.q_8_LC_3_5_0/sr                               LogicCell40_SEQ_MODE_1011      0              4584   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__160/I                                          ClkMux                         0              3239  RISE       1
I__160/O                                          ClkMux                       455              3694  RISE       1
G2.q_8_LC_3_5_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_1_LC_2_7_5/lcout
Path End         : LED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6770
---------------------------------------   ----- 
End-of-path arrival time (ps)             11260
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_1_LC_2_7_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       2
I__53/I                          Odrv4                          0              4490   +INF  RISE       1
I__53/O                          Odrv4                        517              5007   +INF  RISE       1
I__55/I                          LocalMux                       0              5007   +INF  RISE       1
I__55/O                          LocalMux                     486              5492   +INF  RISE       1
I__56/I                          IoInMux                        0              5492   +INF  RISE       1
I__56/O                          IoInMux                      382              5875   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5875   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9172   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              9172   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11260   +INF  FALL       1
LED[1]                           TOP                            0             11260   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G1.q_0_LC_1_7_5/lcout
Path End         : LED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__159/I                                          ClkMux                         0              3239  RISE       1
I__159/O                                          ClkMux                       455              3694  RISE       1
G1.q_0_LC_1_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
G1.q_0_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       1
I__92/I                          LocalMux                       0              4490   +INF  RISE       1
I__92/O                          LocalMux                     486              4976   +INF  RISE       1
I__93/I                          IoInMux                        0              4976   +INF  RISE       1
I__93/O                          IoInMux                      382              5358   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[0]                           TOP                            0             10743   +INF  FALL       1


++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_1_LC_2_7_5/sr
Capture Clock    : G1.q_1_LC_2_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__137/I                                         SRMux                          0              4107   +INF  FALL       1
I__137/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_1_LC_2_7_5/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__161/I                                          ClkMux                         0              3239  RISE       1
I__161/O                                          ClkMux                       455              3694  RISE       1
G1.q_1_LC_2_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G2.q_6_LC_4_6_0/sr
Capture Clock    : G2.q_6_LC_4_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__138/I                                         SRMux                          0              4107   +INF  FALL       1
I__138/O                                         SRMux                        527              4634   +INF  FALL       1
G2.q_6_LC_4_6_0/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__162/I                                          ClkMux                         0              3239  RISE       1
I__162/O                                          ClkMux                       455              3694  RISE       1
G2.q_6_LC_4_6_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_3_LC_3_8_2/sr
Capture Clock    : G1.q_3_LC_3_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__139/I                                         SRMux                          0              4107   +INF  FALL       1
I__139/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_3_LC_3_8_2/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_3_LC_3_8_2/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_2_LC_3_8_0/sr
Capture Clock    : G1.q_2_LC_3_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__139/I                                         SRMux                          0              4107   +INF  FALL       1
I__139/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_2_LC_3_8_0/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__163/I                                          ClkMux                         0              3239  RISE       1
I__163/O                                          ClkMux                       455              3694  RISE       1
G1.q_2_LC_3_8_0/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_9_LC_4_7_3/sr
Capture Clock    : G1.q_9_LC_4_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__140/I                                         SRMux                          0              4107   +INF  FALL       1
I__140/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_9_LC_4_7_3/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__164/I                                          ClkMux                         0              3239  RISE       1
I__164/O                                          ClkMux                       455              3694  RISE       1
G1.q_9_LC_4_7_3/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_4_LC_4_8_6/sr
Capture Clock    : G1.q_4_LC_4_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__141/I                                         SRMux                          0              4107   +INF  FALL       1
I__141/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_4_LC_4_8_6/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_4_LC_4_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_5_LC_4_8_1/sr
Capture Clock    : G1.q_5_LC_4_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__141/I                                         SRMux                          0              4107   +INF  FALL       1
I__141/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_5_LC_4_8_1/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__165/I                                          ClkMux                         0              3239  RISE       1
I__165/O                                          ClkMux                       455              3694  RISE       1
G1.q_5_LC_4_8_1/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_8_LC_5_7_6/sr
Capture Clock    : G1.q_8_LC_5_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__142/I                                         SRMux                          0              4107   +INF  FALL       1
I__142/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_8_LC_5_7_6/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_8_LC_5_7_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_7_LC_5_7_5/sr
Capture Clock    : G1.q_7_LC_5_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__142/I                                         SRMux                          0              4107   +INF  FALL       1
I__142/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_7_LC_5_7_5/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__166/I                                          ClkMux                         0              3239  RISE       1
I__166/O                                          ClkMux                       455              3694  RISE       1
G1.q_7_LC_5_7_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON1
Path End         : G1.q_6_LC_5_8_6/sr
Capture Clock    : G1.q_6_LC_5_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4634
---------------------------------------   ---- 
End-of-path arrival time (ps)             4634
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON1                                          TOP                            0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
BUTTON1_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
BUTTON1_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON1_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                          LocalMux                       0              1192   +INF  FALL       1
I__50/O                                          LocalMux                     455              1647   +INF  FALL       1
I__51/I                                          InMux                          0              1647   +INF  FALL       1
I__51/O                                          InMux                        320              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/in3                LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_LC_1_4_5/lcout              LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__48/I                                          LocalMux                       0              2391   +INF  FALL       1
I__48/O                                          LocalMux                     455              2846   +INF  FALL       1
I__49/I                                          IoInMux                        0              2846   +INF  FALL       1
I__49/O                                          IoInMux                      320              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3167   +INF  FALL       1
BUTTON1_ibuf_RNIIUI2_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              3994   +INF  FALL      19
I__133/I                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__133/O                                         gio2CtrlBuf                    0              3994   +INF  FALL       1
I__134/I                                         GlobalMux                      0              3994   +INF  FALL       1
I__134/O                                         GlobalMux                    114              4107   +INF  FALL       1
I__143/I                                         SRMux                          0              4107   +INF  FALL       1
I__143/O                                         SRMux                        527              4634   +INF  FALL       1
G1.q_6_LC_5_8_6/sr                               LogicCell40_SEQ_MODE_1011      0              4634   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__155/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__155/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__156/I                                          GlobalMux                      0              3012  RISE       1
I__156/O                                          GlobalMux                    227              3239  RISE       1
I__167/I                                          ClkMux                         0              3239  RISE       1
I__167/O                                          ClkMux                       455              3694  RISE       1
G1.q_6_LC_5_8_6/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

