// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nlms_module_nlms_module,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-3,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.296000,HLS_SYN_LAT=85,HLS_SYN_TPT=20,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=19296,HLS_SYN_LUT=13878,HLS_VERSION=2021_1}" *)

module nlms_module (
        ap_clk,
        ap_rst_n,
        main_in_TDATA,
        main_in_TVALID,
        main_in_TREADY,
        main_in_TKEEP,
        main_in_TSTRB,
        main_in_TLAST,
        aux_in_TDATA,
        aux_in_TVALID,
        aux_in_TREADY,
        aux_in_TKEEP,
        aux_in_TSTRB,
        aux_in_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST,
        mu
);

parameter    ap_ST_iter0_fsm_state1 = 20'd1;
parameter    ap_ST_iter0_fsm_state2 = 20'd2;
parameter    ap_ST_iter0_fsm_state3 = 20'd4;
parameter    ap_ST_iter0_fsm_state4 = 20'd8;
parameter    ap_ST_iter0_fsm_state5 = 20'd16;
parameter    ap_ST_iter0_fsm_state6 = 20'd32;
parameter    ap_ST_iter0_fsm_state7 = 20'd64;
parameter    ap_ST_iter0_fsm_state8 = 20'd128;
parameter    ap_ST_iter0_fsm_state9 = 20'd256;
parameter    ap_ST_iter0_fsm_state10 = 20'd512;
parameter    ap_ST_iter0_fsm_state11 = 20'd1024;
parameter    ap_ST_iter0_fsm_state12 = 20'd2048;
parameter    ap_ST_iter0_fsm_state13 = 20'd4096;
parameter    ap_ST_iter0_fsm_state14 = 20'd8192;
parameter    ap_ST_iter0_fsm_state15 = 20'd16384;
parameter    ap_ST_iter0_fsm_state16 = 20'd32768;
parameter    ap_ST_iter0_fsm_state17 = 20'd65536;
parameter    ap_ST_iter0_fsm_state18 = 20'd131072;
parameter    ap_ST_iter0_fsm_state19 = 20'd262144;
parameter    ap_ST_iter0_fsm_state20 = 20'd524288;
parameter    ap_ST_iter1_fsm_state21 = 21'd2;
parameter    ap_ST_iter1_fsm_state22 = 21'd4;
parameter    ap_ST_iter1_fsm_state23 = 21'd8;
parameter    ap_ST_iter1_fsm_state24 = 21'd16;
parameter    ap_ST_iter1_fsm_state25 = 21'd32;
parameter    ap_ST_iter1_fsm_state26 = 21'd64;
parameter    ap_ST_iter1_fsm_state27 = 21'd128;
parameter    ap_ST_iter1_fsm_state28 = 21'd256;
parameter    ap_ST_iter1_fsm_state29 = 21'd512;
parameter    ap_ST_iter1_fsm_state30 = 21'd1024;
parameter    ap_ST_iter1_fsm_state31 = 21'd2048;
parameter    ap_ST_iter1_fsm_state32 = 21'd4096;
parameter    ap_ST_iter1_fsm_state33 = 21'd8192;
parameter    ap_ST_iter1_fsm_state34 = 21'd16384;
parameter    ap_ST_iter1_fsm_state35 = 21'd32768;
parameter    ap_ST_iter1_fsm_state36 = 21'd65536;
parameter    ap_ST_iter1_fsm_state37 = 21'd131072;
parameter    ap_ST_iter1_fsm_state38 = 21'd262144;
parameter    ap_ST_iter1_fsm_state39 = 21'd524288;
parameter    ap_ST_iter1_fsm_state40 = 21'd1048576;
parameter    ap_ST_iter2_fsm_state41 = 21'd2;
parameter    ap_ST_iter2_fsm_state42 = 21'd4;
parameter    ap_ST_iter2_fsm_state43 = 21'd8;
parameter    ap_ST_iter2_fsm_state44 = 21'd16;
parameter    ap_ST_iter2_fsm_state45 = 21'd32;
parameter    ap_ST_iter2_fsm_state46 = 21'd64;
parameter    ap_ST_iter2_fsm_state47 = 21'd128;
parameter    ap_ST_iter2_fsm_state48 = 21'd256;
parameter    ap_ST_iter2_fsm_state49 = 21'd512;
parameter    ap_ST_iter2_fsm_state50 = 21'd1024;
parameter    ap_ST_iter2_fsm_state51 = 21'd2048;
parameter    ap_ST_iter2_fsm_state52 = 21'd4096;
parameter    ap_ST_iter2_fsm_state53 = 21'd8192;
parameter    ap_ST_iter2_fsm_state54 = 21'd16384;
parameter    ap_ST_iter2_fsm_state55 = 21'd32768;
parameter    ap_ST_iter2_fsm_state56 = 21'd65536;
parameter    ap_ST_iter2_fsm_state57 = 21'd131072;
parameter    ap_ST_iter2_fsm_state58 = 21'd262144;
parameter    ap_ST_iter2_fsm_state59 = 21'd524288;
parameter    ap_ST_iter2_fsm_state60 = 21'd1048576;
parameter    ap_ST_iter3_fsm_state61 = 21'd2;
parameter    ap_ST_iter3_fsm_state62 = 21'd4;
parameter    ap_ST_iter3_fsm_state63 = 21'd8;
parameter    ap_ST_iter3_fsm_state64 = 21'd16;
parameter    ap_ST_iter3_fsm_state65 = 21'd32;
parameter    ap_ST_iter3_fsm_state66 = 21'd64;
parameter    ap_ST_iter3_fsm_state67 = 21'd128;
parameter    ap_ST_iter3_fsm_state68 = 21'd256;
parameter    ap_ST_iter3_fsm_state69 = 21'd512;
parameter    ap_ST_iter3_fsm_state70 = 21'd1024;
parameter    ap_ST_iter3_fsm_state71 = 21'd2048;
parameter    ap_ST_iter3_fsm_state72 = 21'd4096;
parameter    ap_ST_iter3_fsm_state73 = 21'd8192;
parameter    ap_ST_iter3_fsm_state74 = 21'd16384;
parameter    ap_ST_iter3_fsm_state75 = 21'd32768;
parameter    ap_ST_iter3_fsm_state76 = 21'd65536;
parameter    ap_ST_iter3_fsm_state77 = 21'd131072;
parameter    ap_ST_iter3_fsm_state78 = 21'd262144;
parameter    ap_ST_iter3_fsm_state79 = 21'd524288;
parameter    ap_ST_iter3_fsm_state80 = 21'd1048576;
parameter    ap_ST_iter4_fsm_state81 = 7'd2;
parameter    ap_ST_iter4_fsm_state82 = 7'd4;
parameter    ap_ST_iter4_fsm_state83 = 7'd8;
parameter    ap_ST_iter4_fsm_state84 = 7'd16;
parameter    ap_ST_iter4_fsm_state85 = 7'd32;
parameter    ap_ST_iter4_fsm_state86 = 7'd64;
parameter    ap_ST_iter1_fsm_state0 = 21'd1;
parameter    ap_ST_iter2_fsm_state0 = 21'd1;
parameter    ap_ST_iter3_fsm_state0 = 21'd1;
parameter    ap_ST_iter4_fsm_state0 = 7'd1;

input   ap_clk;
input   ap_rst_n;
input  [31:0] main_in_TDATA;
input   main_in_TVALID;
output   main_in_TREADY;
input  [3:0] main_in_TKEEP;
input  [3:0] main_in_TSTRB;
input  [0:0] main_in_TLAST;
input  [31:0] aux_in_TDATA;
input   aux_in_TVALID;
output   aux_in_TREADY;
input  [3:0] aux_in_TKEEP;
input  [3:0] aux_in_TSTRB;
input  [0:0] aux_in_TLAST;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [3:0] output_r_TKEEP;
output  [3:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;
input  [31:0] mu;

 reg    ap_rst_n_inv;
reg   [15:0] lms_aux_reg_M_real_V_1;
reg  signed [15:0] lms_aux_reg_M_imag_V_1;
reg   [63:0] lms_weights_real_V_2;
reg  signed [63:0] lms_weights_imag_V_2;
reg   [15:0] lms_aux_reg_M_real_V_0;
reg   [15:0] lms_aux_reg_M_imag_V_0;
reg   [63:0] lms_weights_real_V_1;
reg   [63:0] lms_weights_imag_V_1;
reg   [63:0] lms_weights_real_V_0;
reg  signed [63:0] lms_weights_imag_V_0;
reg    main_in_TDATA_blk_n;
reg   [19:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [20:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state21;
wire    ap_CS_iter1_fsm_state22;
wire    ap_CS_iter1_fsm_state23;
wire    ap_CS_iter1_fsm_state24;
wire    ap_CS_iter1_fsm_state25;
wire    ap_CS_iter1_fsm_state26;
wire    ap_CS_iter1_fsm_state27;
wire    ap_CS_iter1_fsm_state28;
wire    ap_CS_iter1_fsm_state29;
wire    ap_CS_iter1_fsm_state30;
wire    ap_CS_iter1_fsm_state31;
wire    ap_CS_iter1_fsm_state32;
wire    ap_CS_iter1_fsm_state33;
wire    ap_CS_iter1_fsm_state34;
wire    ap_CS_iter1_fsm_state35;
wire    ap_CS_iter1_fsm_state36;
wire    ap_CS_iter1_fsm_state37;
wire    ap_CS_iter1_fsm_state38;
wire    ap_CS_iter1_fsm_state39;
wire    ap_CS_iter1_fsm_state40;
reg   [20:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state41;
wire    ap_CS_iter2_fsm_state42;
wire    ap_CS_iter2_fsm_state43;
wire    ap_CS_iter2_fsm_state44;
wire    ap_CS_iter2_fsm_state45;
wire    ap_CS_iter2_fsm_state46;
wire    ap_CS_iter2_fsm_state47;
wire    ap_CS_iter2_fsm_state48;
wire    ap_CS_iter2_fsm_state49;
wire    ap_CS_iter2_fsm_state50;
wire    ap_CS_iter2_fsm_state51;
wire    ap_CS_iter2_fsm_state52;
wire    ap_CS_iter2_fsm_state53;
wire    ap_CS_iter2_fsm_state54;
wire    ap_CS_iter2_fsm_state55;
wire    ap_CS_iter2_fsm_state56;
wire    ap_CS_iter2_fsm_state57;
wire    ap_CS_iter2_fsm_state58;
wire    ap_CS_iter2_fsm_state59;
wire    ap_CS_iter2_fsm_state60;
reg   [20:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state61;
wire    ap_CS_iter3_fsm_state62;
wire    ap_CS_iter3_fsm_state63;
wire    ap_CS_iter3_fsm_state64;
wire    ap_CS_iter3_fsm_state65;
wire    ap_CS_iter3_fsm_state66;
wire    ap_CS_iter3_fsm_state67;
wire    ap_CS_iter3_fsm_state68;
wire    ap_CS_iter3_fsm_state69;
wire    ap_CS_iter3_fsm_state70;
wire    ap_CS_iter3_fsm_state71;
wire    ap_CS_iter3_fsm_state72;
wire    ap_CS_iter3_fsm_state73;
wire    ap_CS_iter3_fsm_state74;
wire    ap_CS_iter3_fsm_state75;
wire    ap_CS_iter3_fsm_state76;
wire    ap_CS_iter3_fsm_state77;
wire    ap_CS_iter3_fsm_state78;
wire    ap_CS_iter3_fsm_state79;
wire    ap_CS_iter3_fsm_state80;
reg   [6:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state81;
wire    ap_CS_iter4_fsm_state82;
wire    ap_CS_iter4_fsm_state83;
wire    ap_CS_iter4_fsm_state84;
wire    ap_CS_iter4_fsm_state85;
wire    ap_CS_iter4_fsm_state86;
reg    aux_in_TDATA_blk_n;
reg    output_r_TDATA_blk_n;
reg   [31:0] p_0_reg_2637;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_state29_pp0_stage8_iter1;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_state31_pp0_stage10_iter1;
wire    ap_block_state32_pp0_stage11_iter1;
wire    ap_block_state33_pp0_stage12_iter1;
wire    ap_block_state34_pp0_stage13_iter1;
wire    ap_block_state35_pp0_stage14_iter1;
wire    ap_block_state36_pp0_stage15_iter1;
wire    ap_block_state37_pp0_stage16_iter1;
wire    ap_block_state38_pp0_stage17_iter1;
wire    ap_block_state39_pp0_stage18_iter1;
wire    ap_block_state40_pp0_stage19_iter1;
wire    ap_block_state41_pp0_stage0_iter2;
wire    ap_block_state42_pp0_stage1_iter2;
wire    ap_block_state43_pp0_stage2_iter2;
wire    ap_block_state44_pp0_stage3_iter2;
wire    ap_block_state45_pp0_stage4_iter2;
wire    ap_block_state46_pp0_stage5_iter2;
wire    ap_block_state47_pp0_stage6_iter2;
wire    ap_block_state48_pp0_stage7_iter2;
wire    ap_block_state49_pp0_stage8_iter2;
wire    ap_block_state50_pp0_stage9_iter2;
wire    ap_block_state51_pp0_stage10_iter2;
wire    ap_block_state52_pp0_stage11_iter2;
wire    ap_block_state53_pp0_stage12_iter2;
wire    ap_block_state54_pp0_stage13_iter2;
wire    ap_block_state55_pp0_stage14_iter2;
wire    ap_block_state56_pp0_stage15_iter2;
wire    ap_block_state57_pp0_stage16_iter2;
wire    ap_block_state58_pp0_stage17_iter2;
wire    ap_block_state59_pp0_stage18_iter2;
wire    ap_block_state60_pp0_stage19_iter2;
wire    ap_block_state61_pp0_stage0_iter3;
wire    ap_block_state62_pp0_stage1_iter3;
wire    ap_block_state63_pp0_stage2_iter3;
wire    ap_block_state64_pp0_stage3_iter3;
wire    ap_block_state65_pp0_stage4_iter3;
wire    ap_block_state66_pp0_stage5_iter3;
wire    ap_block_state67_pp0_stage6_iter3;
wire    ap_block_state68_pp0_stage7_iter3;
wire    ap_block_state69_pp0_stage8_iter3;
wire    ap_block_state70_pp0_stage9_iter3;
wire    ap_block_state71_pp0_stage10_iter3;
wire    ap_block_state72_pp0_stage11_iter3;
wire    ap_block_state73_pp0_stage12_iter3;
wire    ap_block_state74_pp0_stage13_iter3;
wire    ap_block_state75_pp0_stage14_iter3;
wire    ap_block_state76_pp0_stage15_iter3;
reg    ap_block_state77_pp0_stage16_iter3;
reg    ap_block_state78_pp0_stage17_iter3;
wire    ap_block_state79_pp0_stage18_iter3;
wire    ap_block_state80_pp0_stage19_iter3;
wire    ap_block_state81_pp0_stage0_iter4;
wire    ap_block_state82_pp0_stage1_iter4;
wire    ap_block_state83_pp0_stage2_iter4;
wire    ap_block_state84_pp0_stage3_iter4;
wire    ap_block_state85_pp0_stage4_iter4;
wire    regslice_both_output_V_data_V_U_apdone_blk;
reg    ap_block_state86_pp0_stage5_iter4;
reg   [31:0] p_0_reg_2637_pp0_iter0_reg;
wire    ap_CS_iter0_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
reg   [31:0] p_0_reg_2637_pp0_iter1_reg;
reg   [31:0] p_0_reg_2637_pp0_iter2_reg;
reg   [0:0] p_s_reg_2643;
reg   [0:0] p_s_reg_2643_pp0_iter0_reg;
reg   [0:0] p_s_reg_2643_pp0_iter1_reg;
reg   [0:0] p_s_reg_2643_pp0_iter2_reg;
wire  signed [15:0] aux_tmp_data_M_real_V_fu_247_p1;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2648;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2648_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2648_pp0_iter1_reg;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_2648_pp0_iter2_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2654;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2654_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2654_pp0_iter1_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_2654_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_fu_269_p1;
wire  signed [79:0] sext_ln1171_fu_277_p1;
wire  signed [31:0] sext_ln1169_3_fu_325_p1;
reg  signed [15:0] r_V_4_reg_2700;
wire    ap_CS_iter0_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg  signed [15:0] r_V_4_reg_2700_pp0_iter0_reg;
reg  signed [15:0] r_V_4_reg_2700_pp0_iter1_reg;
reg  signed [15:0] r_V_4_reg_2700_pp0_iter2_reg;
wire  signed [31:0] sext_ln1169_4_fu_496_p1;
wire  signed [31:0] sext_ln1169_5_fu_499_p1;
wire   [79:0] grp_fu_281_p2;
reg   [79:0] mul_ln1171_reg_2717;
wire    ap_CS_iter0_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [78:0] grp_fu_307_p2;
reg   [78:0] mul_ln1171_1_reg_2722;
wire   [79:0] grp_fu_313_p2;
reg   [79:0] mul_ln1171_2_reg_2727;
wire   [79:0] grp_fu_319_p2;
reg   [79:0] mul_ln1171_3_reg_2732;
reg  signed [15:0] r_V_6_reg_2737;
reg  signed [15:0] r_V_6_reg_2737_pp0_iter0_reg;
reg  signed [15:0] r_V_6_reg_2737_pp0_iter1_reg;
reg  signed [15:0] r_V_6_reg_2737_pp0_iter2_reg;
wire  signed [31:0] sext_ln1169_6_fu_518_p1;
wire   [78:0] sub_ln1171_fu_522_p2;
reg   [78:0] sub_ln1171_reg_2749;
wire    ap_CS_iter0_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [79:0] sub_ln1245_fu_527_p2;
reg   [79:0] sub_ln1245_reg_2754;
reg   [0:0] tmp_11_reg_2759;
reg   [0:0] tmp_12_reg_2765;
reg   [15:0] tmp_1_reg_2771;
wire  signed [31:0] grp_fu_2608_p2;
wire   [80:0] sub_ln1246_fu_563_p2;
reg   [80:0] sub_ln1246_reg_2782;
wire    ap_CS_iter0_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
reg   [0:0] tmp_2_reg_2787;
reg   [0:0] tmp_3_reg_2793;
reg   [16:0] tmp_reg_2799;
wire  signed [63:0] select_ln384_3_fu_654_p3;
reg  signed [63:0] select_ln384_3_reg_2805;
reg  signed [63:0] select_ln384_3_reg_2805_pp0_iter0_reg;
reg  signed [63:0] select_ln384_3_reg_2805_pp0_iter1_reg;
reg  signed [63:0] select_ln384_3_reg_2805_pp0_iter2_reg;
wire  signed [31:0] grp_fu_2614_p2;
wire  signed [31:0] grp_fu_2620_p3;
reg  signed [31:0] add_ln1245_4_reg_2816;
wire  signed [63:0] select_ln384_1_fu_721_p3;
reg  signed [63:0] select_ln384_1_reg_2821;
wire    ap_CS_iter0_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg  signed [63:0] select_ln384_1_reg_2821_pp0_iter0_reg;
reg  signed [63:0] select_ln384_1_reg_2821_pp0_iter1_reg;
reg  signed [63:0] select_ln384_1_reg_2821_pp0_iter2_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1245_6_fu_729_p2;
reg   [31:0] add_ln1245_6_reg_2827;
wire   [0:0] icmp_ln1551_fu_740_p2;
reg   [0:0] icmp_ln1551_reg_2833;
wire    ap_CS_iter0_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg   [0:0] icmp_ln1551_reg_2833_pp0_iter0_reg;
reg   [0:0] icmp_ln1551_reg_2833_pp0_iter1_reg;
reg   [0:0] icmp_ln1551_reg_2833_pp0_iter2_reg;
reg   [31:0] mu_read_reg_2842;
reg   [31:0] mu_read_reg_2842_pp0_iter1_reg;
reg   [31:0] mu_read_reg_2842_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_1_fu_755_p1;
reg  signed [79:0] sext_ln1169_1_reg_2847;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_2855;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_2855_pp0_iter3_reg;
reg  signed [63:0] lms_weights_real_V_1_load_reg_2875;
reg  signed [63:0] lms_weights_real_V_1_load_reg_2875_pp0_iter3_reg;
wire  signed [79:0] sext_ln1171_1_fu_789_p1;
wire  signed [79:0] sext_ln1171_6_fu_798_p1;
reg  signed [79:0] sext_ln1171_6_reg_2886;
wire  signed [79:0] sext_ln1169_2_fu_807_p1;
reg  signed [79:0] sext_ln1169_2_reg_2893;
reg  signed [63:0] lms_weights_real_V_0_load_reg_2901;
reg  signed [63:0] lms_weights_real_V_0_load_reg_2901_pp0_iter3_reg;
wire  signed [79:0] sext_ln1171_8_fu_814_p1;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_2912;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_2912_pp0_iter3_reg;
wire  signed [79:0] sext_ln1171_10_fu_836_p1;
reg  signed [79:0] sext_ln1171_10_reg_2927;
wire   [78:0] grp_fu_773_p2;
reg   [78:0] mul_ln1171_5_reg_2939;
wire   [79:0] grp_fu_779_p2;
reg   [79:0] mul_ln1171_6_reg_2944;
wire   [79:0] grp_fu_793_p2;
reg   [79:0] mul_ln1171_4_reg_2949;
wire   [78:0] sub_ln1171_1_fu_860_p2;
reg   [78:0] sub_ln1171_1_reg_2954;
wire   [79:0] grp_fu_801_p2;
reg   [79:0] mul_ln1171_7_reg_2959;
wire   [79:0] grp_fu_818_p2;
reg   [79:0] mul_ln1171_8_reg_2964;
wire   [78:0] grp_fu_842_p2;
reg   [78:0] mul_ln1171_9_reg_2969;
wire   [79:0] grp_fu_848_p2;
reg   [79:0] mul_ln1171_10_reg_2974;
wire   [79:0] grp_fu_854_p2;
reg   [79:0] mul_ln1171_11_reg_2979;
wire   [80:0] sub_ln1246_1_fu_871_p2;
reg   [80:0] sub_ln1246_1_reg_2984;
wire   [63:0] trunc_ln1245_2_fu_877_p1;
reg   [63:0] trunc_ln1245_2_reg_2989;
wire  signed [79:0] sub_ln1245_1_fu_881_p2;
reg  signed [79:0] sub_ln1245_1_reg_2994;
wire   [63:0] trunc_ln1245_3_fu_885_p1;
reg   [63:0] trunc_ln1245_3_reg_2999;
wire   [78:0] sub_ln1171_2_fu_889_p2;
reg   [78:0] sub_ln1171_2_reg_3004;
wire  signed [79:0] sub_ln1245_2_fu_894_p2;
reg  signed [79:0] sub_ln1245_2_reg_3009;
wire   [63:0] trunc_ln1245_5_fu_898_p1;
reg   [63:0] trunc_ln1245_5_reg_3014;
reg   [0:0] tmp_14_reg_3019;
wire   [63:0] add_ln712_fu_918_p2;
reg   [63:0] add_ln712_reg_3025;
reg   [0:0] tmp_15_reg_3030;
reg   [16:0] tmp_4_reg_3036;
reg   [0:0] tmp_16_reg_3042;
wire   [63:0] add_ln712_1_fu_960_p2;
reg   [63:0] add_ln712_1_reg_3048;
reg   [0:0] tmp_17_reg_3053;
reg   [16:0] tmp_5_reg_3059;
wire   [80:0] sub_ln1246_2_fu_988_p2;
reg   [80:0] sub_ln1246_2_reg_3065;
wire   [63:0] trunc_ln1245_4_fu_994_p1;
reg   [63:0] trunc_ln1245_4_reg_3070;
wire  signed [63:0] select_ln384_5_fu_1054_p3;
reg  signed [63:0] select_ln384_5_reg_3075;
wire  signed [63:0] select_ln384_7_fu_1117_p3;
reg  signed [63:0] select_ln384_7_reg_3081;
reg   [0:0] tmp_18_reg_3087;
wire   [63:0] add_ln712_2_fu_1140_p2;
reg   [63:0] add_ln712_2_reg_3093;
reg   [0:0] tmp_19_reg_3098;
reg   [16:0] tmp_6_reg_3104;
reg   [0:0] tmp_20_reg_3110;
wire   [63:0] add_ln712_3_fu_1182_p2;
reg   [63:0] add_ln712_3_reg_3116;
reg   [0:0] tmp_21_reg_3121;
reg   [16:0] tmp_7_reg_3127;
wire   [63:0] rhs_fu_1260_p3;
reg   [63:0] rhs_reg_3133;
wire   [63:0] rhs_1_fu_1323_p3;
reg   [63:0] rhs_1_reg_3138;
wire   [64:0] ret_V_fu_1348_p2;
reg   [64:0] ret_V_reg_3143;
wire   [0:0] p_Result_s_fu_1354_p3;
reg   [0:0] p_Result_s_reg_3155;
reg   [0:0] p_Result_4_reg_3162;
wire   [0:0] xor_ln794_fu_1370_p2;
reg   [0:0] xor_ln794_reg_3168;
wire   [64:0] ret_V_1_fu_1400_p2;
reg   [64:0] ret_V_1_reg_3174;
wire   [0:0] p_Result_5_fu_1406_p3;
reg   [0:0] p_Result_5_reg_3186;
reg   [0:0] p_Result_6_reg_3193;
wire   [0:0] xor_ln794_1_fu_1422_p2;
reg   [0:0] xor_ln794_1_reg_3199;
wire   [63:0] grp_fu_749_p2;
reg   [63:0] udiv_ln712_reg_3205;
wire   [63:0] trunc_ln56_fu_1482_p1;
wire  signed [79:0] conv7_i221_i_fu_1485_p1;
wire  signed [79:0] conv7_i205_i_fu_1489_p1;
wire   [0:0] r_fu_1536_p2;
reg   [0:0] r_reg_3231;
wire   [0:0] r_1_fu_1545_p2;
reg   [0:0] r_1_reg_3236;
wire   [79:0] grp_fu_1493_p2;
reg   [79:0] mul_ln1171_16_reg_3256;
wire   [79:0] grp_fu_1498_p2;
reg   [79:0] mul_ln1171_17_reg_3261;
wire   [79:0] grp_fu_1503_p2;
reg   [79:0] mul_ln1171_19_reg_3266;
wire   [79:0] grp_fu_1508_p2;
reg   [79:0] mul_ln1171_20_reg_3271;
wire   [79:0] grp_fu_1513_p2;
reg   [79:0] mul_ln1171_22_reg_3276;
wire   [79:0] grp_fu_1518_p2;
reg   [79:0] mul_ln1171_23_reg_3281;
wire   [79:0] grp_fu_1523_p2;
reg   [79:0] mul_ln1171_25_reg_3286;
wire   [79:0] grp_fu_1528_p2;
reg   [79:0] mul_ln1171_26_reg_3291;
wire   [94:0] grp_fu_1578_p2;
reg   [94:0] r_V_8_reg_3296;
wire   [80:0] add_ln1245_7_fu_2003_p2;
reg  signed [80:0] add_ln1245_7_reg_3301;
wire   [79:0] sub_ln1246_5_fu_2009_p2;
reg  signed [79:0] sub_ln1246_5_reg_3306;
wire   [80:0] add_ln1245_10_fu_2019_p2;
reg  signed [80:0] add_ln1245_10_reg_3311;
wire   [79:0] sub_ln1246_6_fu_2025_p2;
reg  signed [79:0] sub_ln1246_6_reg_3316;
wire   [174:0] zext_ln1171_fu_2029_p1;
wire   [174:0] grp_fu_2035_p2;
reg   [174:0] mul_ln1171_18_reg_3349;
wire   [174:0] grp_fu_2044_p2;
reg   [174:0] mul_ln1171_21_reg_3354;
wire   [174:0] grp_fu_2053_p2;
reg   [174:0] mul_ln1171_24_reg_3359;
wire   [174:0] grp_fu_2062_p2;
reg   [174:0] mul_ln1171_27_reg_3364;
reg   [0:0] tmp_27_reg_3389;
reg   [63:0] trunc_ln4_reg_3395;
reg   [0:0] tmp_28_reg_3401;
reg   [46:0] tmp_8_reg_3407;
reg   [0:0] tmp_29_reg_3413;
reg   [63:0] trunc_ln717_1_reg_3419;
reg   [0:0] tmp_30_reg_3425;
reg   [46:0] tmp_9_reg_3431;
reg   [0:0] tmp_31_reg_3437;
reg   [63:0] trunc_ln717_2_reg_3443;
reg   [0:0] tmp_32_reg_3449;
reg   [46:0] tmp_s_reg_3455;
reg   [0:0] tmp_33_reg_3461;
reg   [63:0] trunc_ln717_3_reg_3467;
reg   [0:0] tmp_34_reg_3473;
reg   [46:0] tmp_10_reg_3479;
wire   [0:0] and_ln794_8_fu_2291_p2;
reg   [0:0] and_ln794_8_reg_3485;
wire   [0:0] and_ln795_8_fu_2313_p2;
reg   [0:0] and_ln795_8_reg_3491;
wire   [0:0] and_ln794_9_fu_2333_p2;
reg   [0:0] and_ln794_9_reg_3498;
wire   [0:0] and_ln795_9_fu_2355_p2;
reg   [0:0] and_ln795_9_reg_3504;
wire   [0:0] and_ln794_10_fu_2375_p2;
reg   [0:0] and_ln794_10_reg_3511;
wire   [0:0] and_ln795_10_fu_2397_p2;
reg   [0:0] and_ln795_10_reg_3517;
wire   [0:0] and_ln794_11_fu_2417_p2;
reg   [0:0] and_ln794_11_reg_3524;
wire   [0:0] and_ln795_11_fu_2439_p2;
reg   [0:0] and_ln795_11_reg_3530;
wire   [63:0] ap_phi_reg_pp0_iter2_p_Val2_4_reg_224;
reg   [63:0] ap_phi_reg_pp0_iter3_p_Val2_4_reg_224;
wire   [63:0] select_ln340_13_fu_391_p3;
wire   [63:0] select_ln340_14_fu_467_p3;
wire   [63:0] select_ln340_11_fu_2553_p3;
wire   [63:0] select_ln340_12_fu_2594_p3;
reg  signed [63:0] ap_sig_allocacmp_lms_weights_imag_V_1_load;
wire   [63:0] select_ln340_9_fu_2471_p3;
wire   [63:0] select_ln340_10_fu_2512_p3;
wire  signed [15:0] sext_ln1169_fu_269_p0;
wire  signed [63:0] sext_ln1171_fu_277_p0;
wire  signed [63:0] grp_fu_281_p0;
wire  signed [15:0] grp_fu_281_p1;
wire  signed [15:0] grp_fu_313_p1;
wire  signed [63:0] grp_fu_319_p0;
wire  signed [63:0] tmp_35_fu_329_p1;
wire  signed [63:0] tmp_36_fu_337_p1;
wire   [0:0] tmp_35_fu_329_p3;
wire   [0:0] tmp_36_fu_337_p3;
wire   [0:0] xor_ln795_10_fu_351_p2;
wire   [0:0] xor_ln794_14_fu_345_p2;
wire   [0:0] xor_ln340_6_fu_363_p2;
wire  signed [63:0] select_ln340_7_fu_375_p2;
wire   [0:0] and_ln795_12_fu_357_p2;
wire  signed [63:0] select_ln388_4_fu_383_p2;
wire   [0:0] or_ln340_8_fu_369_p2;
wire   [63:0] select_ln340_7_fu_375_p3;
wire   [63:0] select_ln388_4_fu_383_p3;
wire  signed [63:0] tmp_37_fu_399_p1;
wire  signed [63:0] tmp_38_fu_407_p1;
wire   [0:0] tmp_37_fu_399_p3;
wire   [0:0] tmp_38_fu_407_p3;
wire   [0:0] xor_ln795_11_fu_421_p2;
wire   [0:0] xor_ln794_15_fu_415_p2;
wire   [0:0] xor_ln340_7_fu_433_p2;
wire  signed [63:0] select_ln340_8_fu_451_p2;
wire   [0:0] and_ln795_13_fu_427_p2;
wire  signed [63:0] select_ln388_5_fu_459_p2;
wire   [0:0] or_ln340_9_fu_445_p2;
wire   [63:0] select_ln340_8_fu_451_p3;
wire   [63:0] select_ln388_5_fu_459_p3;
wire  signed [15:0] sext_ln1169_5_fu_499_p0;
wire  signed [15:0] sext_ln1169_6_fu_518_p0;
wire  signed [80:0] sext_ln712_fu_557_p1;
wire  signed [80:0] sext_ln1246_fu_560_p1;
wire   [0:0] icmp_ln777_1_fu_598_p2;
wire   [0:0] or_ln794_1_fu_603_p2;
wire   [0:0] xor_ln794_3_fu_608_p2;
wire   [0:0] icmp_ln795_1_fu_624_p2;
wire   [0:0] xor_ln795_1_fu_619_p2;
wire   [0:0] or_ln795_1_fu_629_p2;
wire   [0:0] and_ln794_1_fu_613_p2;
wire   [0:0] and_ln795_3_fu_635_p2;
wire   [0:0] or_ln384_1_fu_648_p2;
wire   [63:0] select_ln384_2_fu_640_p3;
wire   [63:0] trunc_ln1245_1_fu_595_p1;
wire   [0:0] icmp_ln777_fu_665_p2;
wire   [0:0] or_ln794_fu_670_p2;
wire   [0:0] xor_ln794_2_fu_675_p2;
wire   [0:0] icmp_ln795_fu_691_p2;
wire   [0:0] xor_ln795_fu_686_p2;
wire   [0:0] or_ln795_fu_696_p2;
wire   [0:0] and_ln794_fu_680_p2;
wire   [0:0] and_ln795_1_fu_702_p2;
wire   [0:0] or_ln384_fu_715_p2;
wire   [63:0] select_ln384_fu_707_p3;
wire   [63:0] trunc_ln1245_fu_662_p1;
wire  signed [31:0] grp_fu_2628_p3;
wire   [63:0] innerP_V_fu_733_p3;
wire   [63:0] grp_fu_749_p1;
wire  signed [63:0] sext_ln1171_1_fu_789_p0;
wire  signed [63:0] grp_fu_793_p0;
wire  signed [15:0] grp_fu_793_p1;
wire  signed [63:0] grp_fu_801_p0;
wire  signed [63:0] sext_ln1171_8_fu_814_p0;
wire  signed [63:0] grp_fu_818_p0;
wire  signed [15:0] grp_fu_818_p1;
wire  signed [15:0] grp_fu_848_p1;
wire  signed [63:0] grp_fu_854_p0;
wire  signed [80:0] sext_ln712_1_fu_865_p1;
wire  signed [80:0] sext_ln1246_1_fu_868_p1;
wire  signed [80:0] sext_ln712_2_fu_902_p1;
wire   [80:0] add_ln1245_fu_905_p2;
wire  signed [80:0] sext_ln1245_fu_943_p1;
wire  signed [80:0] sext_ln712_3_fu_940_p1;
wire   [80:0] add_ln1245_1_fu_946_p2;
wire  signed [80:0] sext_ln712_4_fu_982_p1;
wire  signed [80:0] sext_ln1246_2_fu_985_p1;
wire   [0:0] icmp_ln777_3_fu_998_p2;
wire   [0:0] or_ln794_2_fu_1003_p2;
wire   [0:0] xor_ln794_4_fu_1008_p2;
wire   [0:0] icmp_ln795_2_fu_1024_p2;
wire   [0:0] xor_ln795_2_fu_1019_p2;
wire   [0:0] or_ln795_2_fu_1029_p2;
wire   [0:0] and_ln794_2_fu_1013_p2;
wire   [0:0] and_ln795_4_fu_1035_p2;
wire   [0:0] or_ln384_2_fu_1048_p2;
wire   [63:0] select_ln384_4_fu_1040_p3;
wire   [0:0] icmp_ln777_4_fu_1061_p2;
wire   [0:0] or_ln794_5_fu_1066_p2;
wire   [0:0] xor_ln794_7_fu_1071_p2;
wire   [0:0] icmp_ln795_3_fu_1087_p2;
wire   [0:0] xor_ln795_3_fu_1082_p2;
wire   [0:0] or_ln795_3_fu_1092_p2;
wire   [0:0] and_ln794_3_fu_1076_p2;
wire   [0:0] and_ln795_5_fu_1098_p2;
wire   [0:0] or_ln384_3_fu_1111_p2;
wire   [63:0] select_ln384_6_fu_1103_p3;
wire  signed [80:0] sext_ln712_5_fu_1124_p1;
wire   [80:0] add_ln1245_2_fu_1127_p2;
wire  signed [80:0] sext_ln1245_1_fu_1165_p1;
wire  signed [80:0] sext_ln712_6_fu_1162_p1;
wire   [80:0] add_ln1245_3_fu_1168_p2;
wire   [0:0] icmp_ln777_2_fu_1204_p2;
wire   [0:0] or_ln794_6_fu_1209_p2;
wire   [0:0] xor_ln794_8_fu_1214_p2;
wire   [0:0] icmp_ln795_4_fu_1230_p2;
wire   [0:0] xor_ln795_4_fu_1225_p2;
wire   [0:0] or_ln795_4_fu_1235_p2;
wire   [0:0] and_ln794_4_fu_1219_p2;
wire   [0:0] and_ln795_6_fu_1241_p2;
wire   [0:0] or_ln384_4_fu_1254_p2;
wire   [63:0] select_ln384_8_fu_1246_p3;
wire   [0:0] icmp_ln777_5_fu_1267_p2;
wire   [0:0] or_ln794_7_fu_1272_p2;
wire   [0:0] xor_ln794_9_fu_1277_p2;
wire   [0:0] icmp_ln795_5_fu_1293_p2;
wire   [0:0] xor_ln795_5_fu_1288_p2;
wire   [0:0] or_ln795_5_fu_1298_p2;
wire   [0:0] and_ln794_5_fu_1282_p2;
wire   [0:0] and_ln795_7_fu_1304_p2;
wire   [0:0] or_ln384_5_fu_1317_p2;
wire   [63:0] select_ln384_10_fu_1309_p3;
wire   [15:0] trunc_ln737_fu_1330_p1;
wire   [47:0] lhs_fu_1333_p3;
wire  signed [64:0] sext_ln1246_3_fu_1341_p1;
wire  signed [64:0] sext_ln712_7_fu_1345_p1;
wire   [15:0] tmp_13_fu_1376_p4;
wire   [47:0] lhs_2_fu_1385_p3;
wire  signed [64:0] sext_ln1246_4_fu_1393_p1;
wire  signed [64:0] sext_ln712_8_fu_1397_p1;
wire   [0:0] overflow_fu_1431_p2;
wire   [0:0] xor_ln340_fu_1435_p2;
wire   [63:0] select_ln384_12_fu_1439_p3;
wire   [63:0] p_Val2_1_fu_1428_p1;
wire   [0:0] overflow_1_fu_1458_p2;
wire   [0:0] xor_ln340_1_fu_1462_p2;
wire   [63:0] select_ln384_13_fu_1466_p3;
wire   [63:0] p_Val2_3_fu_1455_p1;
wire   [63:0] error_real_V_fu_1447_p3;
wire   [63:0] error_imag_V_fu_1474_p3;
wire  signed [63:0] grp_fu_1493_p0;
wire  signed [15:0] grp_fu_1493_p1;
wire  signed [63:0] grp_fu_1498_p0;
wire  signed [15:0] grp_fu_1498_p1;
wire  signed [63:0] grp_fu_1503_p0;
wire  signed [15:0] grp_fu_1503_p1;
wire  signed [63:0] grp_fu_1508_p0;
wire  signed [15:0] grp_fu_1508_p1;
wire  signed [63:0] grp_fu_1513_p0;
wire  signed [15:0] grp_fu_1513_p1;
wire  signed [63:0] grp_fu_1518_p0;
wire  signed [15:0] grp_fu_1518_p1;
wire  signed [63:0] grp_fu_1523_p0;
wire  signed [15:0] grp_fu_1523_p1;
wire  signed [63:0] grp_fu_1528_p0;
wire  signed [15:0] grp_fu_1528_p1;
wire   [30:0] trunc_ln727_fu_1533_p1;
wire   [30:0] trunc_ln727_1_fu_1542_p1;
wire   [0:0] p_Result_7_fu_1555_p3;
wire   [62:0] trunc_ln755_fu_1551_p1;
wire   [62:0] select_ln340_fu_1563_p3;
wire   [62:0] grp_fu_1578_p0;
wire   [31:0] grp_fu_1578_p1;
wire   [0:0] or_ln406_fu_1607_p2;
wire   [0:0] p_Result_8_fu_1593_p3;
wire   [0:0] and_ln406_fu_1611_p2;
wire   [15:0] p_Val2_5_fu_1584_p4;
wire   [15:0] zext_ln415_fu_1617_p1;
wire   [15:0] p_Val2_6_fu_1621_p2;
wire   [0:0] p_Result_10_fu_1627_p3;
wire   [0:0] p_Result_9_fu_1600_p3;
wire   [0:0] xor_ln416_fu_1635_p2;
wire   [15:0] p_Result_s_18_fu_1647_p4;
wire   [16:0] p_Result_1_fu_1662_p4;
wire   [0:0] carry_1_fu_1641_p2;
wire   [0:0] Range1_all_ones_fu_1671_p2;
wire   [0:0] Range1_all_zeros_fu_1677_p2;
wire   [0:0] tmp_42_fu_1691_p3;
wire   [0:0] Range2_all_ones_fu_1656_p2;
wire   [0:0] xor_ln789_fu_1698_p2;
wire   [0:0] and_ln789_fu_1704_p2;
wire   [0:0] deleted_zeros_fu_1683_p3;
wire   [0:0] xor_ln794_5_fu_1724_p2;
wire   [0:0] or_ln794_3_fu_1730_p2;
wire   [0:0] deleted_ones_fu_1710_p3;
wire   [0:0] and_ln790_fu_1718_p2;
wire   [0:0] and_ln795_fu_1741_p2;
wire   [0:0] or_ln795_10_fu_1747_p2;
wire   [0:0] xor_ln795_12_fu_1753_p2;
wire   [0:0] overflow_3_fu_1736_p2;
wire   [0:0] underflow_fu_1759_p2;
wire   [0:0] or_ln384_6_fu_1772_p2;
wire   [15:0] select_ln384_14_fu_1764_p3;
wire   [0:0] or_ln406_1_fu_1809_p2;
wire   [0:0] p_Result_11_fu_1795_p3;
wire   [0:0] and_ln406_1_fu_1813_p2;
wire   [15:0] p_Val2_8_fu_1786_p4;
wire   [15:0] zext_ln415_1_fu_1819_p1;
wire   [15:0] p_Val2_9_fu_1823_p2;
wire   [0:0] p_Result_13_fu_1829_p3;
wire   [0:0] p_Result_12_fu_1802_p3;
wire   [0:0] xor_ln416_1_fu_1837_p2;
wire   [15:0] p_Result_2_fu_1849_p4;
wire   [16:0] p_Result_3_fu_1864_p4;
wire   [0:0] carry_3_fu_1843_p2;
wire   [0:0] Range1_all_ones_3_fu_1873_p2;
wire   [0:0] Range1_all_zeros_1_fu_1879_p2;
wire   [0:0] tmp_46_fu_1893_p3;
wire   [0:0] Range2_all_ones_1_fu_1858_p2;
wire   [0:0] xor_ln789_1_fu_1900_p2;
wire   [0:0] and_ln789_1_fu_1906_p2;
wire   [0:0] deleted_zeros_1_fu_1885_p3;
wire   [0:0] xor_ln794_6_fu_1926_p2;
wire   [0:0] or_ln794_4_fu_1932_p2;
wire   [0:0] deleted_ones_3_fu_1912_p3;
wire   [0:0] and_ln790_1_fu_1920_p2;
wire   [0:0] and_ln795_2_fu_1943_p2;
wire   [0:0] or_ln795_11_fu_1949_p2;
wire   [0:0] xor_ln795_13_fu_1955_p2;
wire   [0:0] overflow_4_fu_1938_p2;
wire   [0:0] underflow_1_fu_1961_p2;
wire   [0:0] or_ln384_7_fu_1974_p2;
wire   [15:0] select_ln384_16_fu_1966_p3;
wire   [15:0] output_tmp_data_M_imag_V_fu_1980_p3;
wire   [15:0] output_tmp_data_M_real_V_fu_1778_p3;
wire  signed [80:0] sext_ln712_10_fu_2000_p1;
wire  signed [80:0] sext_ln712_9_fu_1997_p1;
wire  signed [80:0] sext_ln712_14_fu_2016_p1;
wire  signed [80:0] sext_ln712_13_fu_2013_p1;
wire   [94:0] grp_fu_2035_p0;
wire   [94:0] grp_fu_2044_p0;
wire   [94:0] grp_fu_2053_p0;
wire   [94:0] grp_fu_2062_p0;
wire   [127:0] shl_ln_fu_2068_p3;
wire  signed [174:0] grp_fu_2079_p0;
wire   [127:0] shl_ln737_1_fu_2084_p3;
wire  signed [174:0] grp_fu_2095_p0;
wire   [127:0] shl_ln737_2_fu_2100_p3;
wire  signed [174:0] grp_fu_2111_p0;
wire   [127:0] shl_ln737_3_fu_2116_p3;
wire  signed [174:0] grp_fu_2127_p0;
wire   [174:0] grp_fu_2079_p2;
wire   [174:0] grp_fu_2095_p2;
wire   [174:0] grp_fu_2111_p2;
wire   [174:0] grp_fu_2127_p2;
wire   [0:0] icmp_ln777_6_fu_2276_p2;
wire   [0:0] or_ln794_8_fu_2281_p2;
wire   [0:0] xor_ln794_10_fu_2286_p2;
wire   [0:0] icmp_ln795_6_fu_2302_p2;
wire   [0:0] xor_ln795_6_fu_2297_p2;
wire   [0:0] or_ln795_6_fu_2307_p2;
wire   [0:0] icmp_ln777_7_fu_2318_p2;
wire   [0:0] or_ln794_9_fu_2323_p2;
wire   [0:0] xor_ln794_11_fu_2328_p2;
wire   [0:0] icmp_ln795_7_fu_2344_p2;
wire   [0:0] xor_ln795_7_fu_2339_p2;
wire   [0:0] or_ln795_7_fu_2349_p2;
wire   [0:0] icmp_ln777_8_fu_2360_p2;
wire   [0:0] or_ln794_10_fu_2365_p2;
wire   [0:0] xor_ln794_12_fu_2370_p2;
wire   [0:0] icmp_ln795_8_fu_2386_p2;
wire   [0:0] xor_ln795_8_fu_2381_p2;
wire   [0:0] or_ln795_8_fu_2391_p2;
wire   [0:0] icmp_ln777_9_fu_2402_p2;
wire   [0:0] or_ln794_11_fu_2407_p2;
wire   [0:0] xor_ln794_13_fu_2412_p2;
wire   [0:0] icmp_ln795_9_fu_2428_p2;
wire   [0:0] xor_ln795_9_fu_2423_p2;
wire   [0:0] or_ln795_9_fu_2433_p2;
wire   [0:0] xor_ln340_2_fu_2448_p2;
wire   [0:0] or_ln340_fu_2444_p2;
wire   [0:0] or_ln340_4_fu_2453_p2;
wire   [63:0] select_ln340_3_fu_2458_p3;
wire   [63:0] select_ln388_fu_2465_p3;
wire   [0:0] xor_ln340_3_fu_2489_p2;
wire   [0:0] or_ln340_1_fu_2479_p2;
wire   [0:0] or_ln340_5_fu_2494_p2;
wire   [63:0] select_ln340_4_fu_2499_p3;
wire   [63:0] select_ln388_1_fu_2506_p3;
wire   [0:0] xor_ln340_4_fu_2530_p2;
wire   [0:0] or_ln340_2_fu_2520_p2;
wire   [0:0] or_ln340_6_fu_2535_p2;
wire   [63:0] select_ln340_5_fu_2540_p3;
wire   [63:0] select_ln388_2_fu_2547_p3;
wire   [0:0] xor_ln340_5_fu_2571_p2;
wire   [0:0] or_ln340_3_fu_2561_p2;
wire   [0:0] or_ln340_7_fu_2576_p2;
wire   [63:0] select_ln340_6_fu_2581_p3;
wire   [63:0] select_ln388_3_fu_2588_p3;
wire  signed [15:0] grp_fu_2608_p0;
wire  signed [15:0] grp_fu_2608_p1;
wire  signed [15:0] grp_fu_2614_p0;
wire  signed [15:0] grp_fu_2614_p1;
wire  signed [15:0] grp_fu_2620_p0;
wire  signed [15:0] grp_fu_2620_p1;
wire  signed [15:0] grp_fu_2628_p0;
wire  signed [15:0] grp_fu_2628_p1;
reg    grp_fu_281_ce;
reg    grp_fu_307_ce;
reg    grp_fu_313_ce;
reg    grp_fu_319_ce;
reg    grp_fu_749_ce;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_CS_iter0_fsm_state8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_CS_iter0_fsm_state9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_CS_iter0_fsm_state10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_CS_iter0_fsm_state11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_CS_iter0_fsm_state12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_CS_iter0_fsm_state13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_CS_iter0_fsm_state14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_CS_iter0_fsm_state15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_CS_iter0_fsm_state16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_CS_iter0_fsm_state17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_CS_iter0_fsm_state18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_CS_iter0_fsm_state19;
reg    grp_fu_773_ce;
reg    grp_fu_779_ce;
reg    grp_fu_793_ce;
reg    grp_fu_801_ce;
reg    grp_fu_818_ce;
reg    grp_fu_842_ce;
reg    grp_fu_848_ce;
reg    grp_fu_854_ce;
reg    grp_fu_1493_ce;
reg    grp_fu_1498_ce;
reg    grp_fu_1503_ce;
reg    grp_fu_1508_ce;
reg    grp_fu_1513_ce;
reg    grp_fu_1518_ce;
reg    grp_fu_1523_ce;
reg    grp_fu_1528_ce;
reg    grp_fu_1578_ce;
reg    grp_fu_2035_ce;
reg    grp_fu_2044_ce;
reg    grp_fu_2053_ce;
reg    grp_fu_2062_ce;
reg    grp_fu_2079_ce;
reg    grp_fu_2095_ce;
reg    grp_fu_2111_ce;
reg    grp_fu_2127_ce;
reg    grp_fu_2608_ce;
reg    grp_fu_2614_ce;
reg    grp_fu_2620_ce;
reg    grp_fu_2628_ce;
reg   [19:0] ap_NS_iter0_fsm;
reg   [20:0] ap_NS_iter1_fsm;
reg   [20:0] ap_NS_iter2_fsm;
reg   [20:0] ap_NS_iter3_fsm;
reg   [6:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter0_fsm_state2_blk;
wire    ap_ST_iter0_fsm_state3_blk;
wire    ap_ST_iter0_fsm_state4_blk;
wire    ap_ST_iter0_fsm_state5_blk;
wire    ap_ST_iter0_fsm_state6_blk;
wire    ap_ST_iter0_fsm_state7_blk;
wire    ap_ST_iter0_fsm_state8_blk;
wire    ap_ST_iter0_fsm_state9_blk;
wire    ap_ST_iter0_fsm_state10_blk;
wire    ap_ST_iter0_fsm_state11_blk;
wire    ap_ST_iter0_fsm_state12_blk;
wire    ap_ST_iter0_fsm_state13_blk;
wire    ap_ST_iter0_fsm_state14_blk;
wire    ap_ST_iter0_fsm_state15_blk;
wire    ap_ST_iter0_fsm_state16_blk;
wire    ap_ST_iter0_fsm_state17_blk;
wire    ap_ST_iter0_fsm_state18_blk;
wire    ap_ST_iter0_fsm_state19_blk;
wire    ap_ST_iter0_fsm_state20_blk;
wire    ap_ST_iter1_fsm_state21_blk;
wire    ap_ST_iter1_fsm_state22_blk;
wire    ap_ST_iter1_fsm_state23_blk;
wire    ap_ST_iter1_fsm_state24_blk;
wire    ap_ST_iter1_fsm_state25_blk;
wire    ap_ST_iter1_fsm_state26_blk;
wire    ap_ST_iter1_fsm_state27_blk;
wire    ap_ST_iter1_fsm_state28_blk;
wire    ap_ST_iter1_fsm_state29_blk;
wire    ap_ST_iter1_fsm_state30_blk;
wire    ap_ST_iter1_fsm_state31_blk;
wire    ap_ST_iter1_fsm_state32_blk;
wire    ap_ST_iter1_fsm_state33_blk;
wire    ap_ST_iter1_fsm_state34_blk;
wire    ap_ST_iter1_fsm_state35_blk;
wire    ap_ST_iter1_fsm_state36_blk;
wire    ap_ST_iter1_fsm_state37_blk;
wire    ap_ST_iter1_fsm_state38_blk;
wire    ap_ST_iter1_fsm_state39_blk;
wire    ap_ST_iter1_fsm_state40_blk;
wire    ap_ST_iter2_fsm_state41_blk;
wire    ap_ST_iter2_fsm_state42_blk;
wire    ap_ST_iter2_fsm_state43_blk;
wire    ap_ST_iter2_fsm_state44_blk;
wire    ap_ST_iter2_fsm_state45_blk;
wire    ap_ST_iter2_fsm_state46_blk;
wire    ap_ST_iter2_fsm_state47_blk;
wire    ap_ST_iter2_fsm_state48_blk;
wire    ap_ST_iter2_fsm_state49_blk;
wire    ap_ST_iter2_fsm_state50_blk;
wire    ap_ST_iter2_fsm_state51_blk;
wire    ap_ST_iter2_fsm_state52_blk;
wire    ap_ST_iter2_fsm_state53_blk;
wire    ap_ST_iter2_fsm_state54_blk;
wire    ap_ST_iter2_fsm_state55_blk;
wire    ap_ST_iter2_fsm_state56_blk;
wire    ap_ST_iter2_fsm_state57_blk;
wire    ap_ST_iter2_fsm_state58_blk;
wire    ap_ST_iter2_fsm_state59_blk;
wire    ap_ST_iter2_fsm_state60_blk;
wire    ap_ST_iter3_fsm_state61_blk;
wire    ap_ST_iter3_fsm_state62_blk;
wire    ap_ST_iter3_fsm_state63_blk;
wire    ap_ST_iter3_fsm_state64_blk;
wire    ap_ST_iter3_fsm_state65_blk;
wire    ap_ST_iter3_fsm_state66_blk;
wire    ap_ST_iter3_fsm_state67_blk;
wire    ap_ST_iter3_fsm_state68_blk;
wire    ap_ST_iter3_fsm_state69_blk;
wire    ap_ST_iter3_fsm_state70_blk;
wire    ap_ST_iter3_fsm_state71_blk;
wire    ap_ST_iter3_fsm_state72_blk;
wire    ap_ST_iter3_fsm_state73_blk;
wire    ap_ST_iter3_fsm_state74_blk;
wire    ap_ST_iter3_fsm_state75_blk;
wire    ap_ST_iter3_fsm_state76_blk;
reg    ap_ST_iter3_fsm_state77_blk;
reg    ap_ST_iter3_fsm_state78_blk;
wire    ap_ST_iter3_fsm_state79_blk;
wire    ap_ST_iter3_fsm_state80_blk;
wire    ap_ST_iter4_fsm_state81_blk;
wire    ap_ST_iter4_fsm_state82_blk;
wire    ap_ST_iter4_fsm_state83_blk;
wire    ap_ST_iter4_fsm_state84_blk;
wire    ap_ST_iter4_fsm_state85_blk;
reg    ap_ST_iter4_fsm_state86_blk;
wire    regslice_both_main_in_V_data_V_U_apdone_blk;
wire   [31:0] main_in_TDATA_int_regslice;
wire    main_in_TVALID_int_regslice;
reg    main_in_TREADY_int_regslice;
wire    regslice_both_main_in_V_data_V_U_ack_in;
wire    regslice_both_main_in_V_keep_V_U_apdone_blk;
wire   [3:0] main_in_TKEEP_int_regslice;
wire    regslice_both_main_in_V_keep_V_U_vld_out;
wire    regslice_both_main_in_V_keep_V_U_ack_in;
wire    regslice_both_main_in_V_strb_V_U_apdone_blk;
wire   [3:0] main_in_TSTRB_int_regslice;
wire    regslice_both_main_in_V_strb_V_U_vld_out;
wire    regslice_both_main_in_V_strb_V_U_ack_in;
wire    regslice_both_main_in_V_last_V_U_apdone_blk;
wire   [0:0] main_in_TLAST_int_regslice;
wire    regslice_both_main_in_V_last_V_U_vld_out;
wire    regslice_both_main_in_V_last_V_U_ack_in;
wire    regslice_both_aux_in_V_data_V_U_apdone_blk;
wire   [31:0] aux_in_TDATA_int_regslice;
wire    aux_in_TVALID_int_regslice;
reg    aux_in_TREADY_int_regslice;
wire    regslice_both_aux_in_V_data_V_U_ack_in;
wire    regslice_both_aux_in_V_keep_V_U_apdone_blk;
wire   [3:0] aux_in_TKEEP_int_regslice;
wire    regslice_both_aux_in_V_keep_V_U_vld_out;
wire    regslice_both_aux_in_V_keep_V_U_ack_in;
wire    regslice_both_aux_in_V_strb_V_U_apdone_blk;
wire   [3:0] aux_in_TSTRB_int_regslice;
wire    regslice_both_aux_in_V_strb_V_U_vld_out;
wire    regslice_both_aux_in_V_strb_V_U_ack_in;
wire    regslice_both_aux_in_V_last_V_U_apdone_blk;
wire   [0:0] aux_in_TLAST_int_regslice;
wire    regslice_both_aux_in_V_last_V_U_vld_out;
wire    regslice_both_aux_in_V_last_V_U_ack_in;
wire   [31:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_V_data_V_U_vld_out;
wire    regslice_both_output_V_keep_V_U_apdone_blk;
wire    regslice_both_output_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_V_keep_V_U_vld_out;
wire    regslice_both_output_V_strb_V_U_apdone_blk;
wire    regslice_both_output_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_V_strb_V_U_vld_out;
wire    regslice_both_output_V_last_V_U_apdone_blk;
wire    regslice_both_output_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_V_last_V_U_vld_out;
wire   [94:0] grp_fu_1578_p00;
wire   [94:0] grp_fu_1578_p10;
wire   [64:0] grp_fu_749_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 lms_aux_reg_M_real_V_1 = 16'd0;
#0 lms_aux_reg_M_imag_V_1 = 16'd0;
#0 lms_weights_real_V_2 = 64'd0;
#0 lms_weights_imag_V_2 = 64'd0;
#0 lms_aux_reg_M_real_V_0 = 16'd0;
#0 lms_aux_reg_M_imag_V_0 = 16'd0;
#0 lms_weights_real_V_1 = 64'd0;
#0 lms_weights_imag_V_1 = 64'd0;
#0 lms_weights_real_V_0 = 64'd0;
#0 lms_weights_imag_V_0 = 64'd0;
#0 ap_CS_iter0_fsm = 20'd1;
#0 ap_CS_iter1_fsm = 21'd1;
#0 ap_CS_iter2_fsm = 21'd1;
#0 ap_CS_iter3_fsm = 21'd1;
#0 ap_CS_iter4_fsm = 7'd1;
end

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_281_p0),
    .din1(grp_fu_281_p1),
    .ce(grp_fu_281_ce),
    .dout(grp_fu_281_p2)
);

nlms_module_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(lms_aux_reg_M_imag_V_1),
    .ce(grp_fu_307_ce),
    .dout(grp_fu_307_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(grp_fu_313_p1),
    .ce(grp_fu_313_ce),
    .dout(grp_fu_313_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_319_p0),
    .din1(lms_aux_reg_M_imag_V_1),
    .ce(grp_fu_319_ce),
    .dout(grp_fu_319_p2)
);

nlms_module_udiv_65s_64ns_64_69_1 #(
    .ID( 1 ),
    .NUM_STAGE( 69 ),
    .din0_WIDTH( 65 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
udiv_65s_64ns_64_69_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(65'd18446744073709551616),
    .din1(grp_fu_749_p1),
    .ce(grp_fu_749_ce),
    .dout(grp_fu_749_p2)
);

nlms_module_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_1_load),
    .din1(r_V_6_reg_2737_pp0_iter2_reg),
    .ce(grp_fu_773_ce),
    .dout(grp_fu_773_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_1_load),
    .din1(r_V_4_reg_2700_pp0_iter2_reg),
    .ce(grp_fu_779_ce),
    .dout(grp_fu_779_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_793_p0),
    .din1(grp_fu_793_p1),
    .ce(grp_fu_793_ce),
    .dout(grp_fu_793_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_801_p0),
    .din1(r_V_6_reg_2737_pp0_iter2_reg),
    .ce(grp_fu_801_ce),
    .dout(grp_fu_801_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_818_p0),
    .din1(grp_fu_818_p1),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

nlms_module_mul_64s_16s_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_3_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(aux_tmp_data_M_imag_V_reg_2654_pp0_iter2_reg),
    .ce(grp_fu_842_ce),
    .dout(grp_fu_842_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(grp_fu_848_p1),
    .ce(grp_fu_848_ce),
    .dout(grp_fu_848_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_854_p0),
    .din1(aux_tmp_data_M_imag_V_reg_2654_pp0_iter2_reg),
    .ce(grp_fu_854_ce),
    .dout(grp_fu_854_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1493_p0),
    .din1(grp_fu_1493_p1),
    .ce(grp_fu_1493_ce),
    .dout(grp_fu_1493_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1498_p0),
    .din1(grp_fu_1498_p1),
    .ce(grp_fu_1498_ce),
    .dout(grp_fu_1498_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1503_p0),
    .din1(grp_fu_1503_p1),
    .ce(grp_fu_1503_ce),
    .dout(grp_fu_1503_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1508_p0),
    .din1(grp_fu_1508_p1),
    .ce(grp_fu_1508_ce),
    .dout(grp_fu_1508_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1513_p0),
    .din1(grp_fu_1513_p1),
    .ce(grp_fu_1513_ce),
    .dout(grp_fu_1513_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1518_p0),
    .din1(grp_fu_1518_p1),
    .ce(grp_fu_1518_ce),
    .dout(grp_fu_1518_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1523_p0),
    .din1(grp_fu_1523_p1),
    .ce(grp_fu_1523_ce),
    .dout(grp_fu_1523_p2)
);

nlms_module_mul_64s_16s_80_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_3_1_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1528_p0),
    .din1(grp_fu_1528_p1),
    .ce(grp_fu_1528_ce),
    .dout(grp_fu_1528_p2)
);

nlms_module_mul_63ns_32ns_95_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 95 ))
mul_63ns_32ns_95_3_1_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1578_p0),
    .din1(grp_fu_1578_p1),
    .ce(grp_fu_1578_ce),
    .dout(grp_fu_1578_p2)
);

nlms_module_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2035_p0),
    .din1(add_ln1245_7_reg_3301),
    .ce(grp_fu_2035_ce),
    .dout(grp_fu_2035_p2)
);

nlms_module_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2044_p0),
    .din1(sub_ln1246_5_reg_3306),
    .ce(grp_fu_2044_ce),
    .dout(grp_fu_2044_p2)
);

nlms_module_mul_95ns_81s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_3_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2053_p0),
    .din1(add_ln1245_10_reg_3311),
    .ce(grp_fu_2053_ce),
    .dout(grp_fu_2053_p2)
);

nlms_module_mul_95ns_80s_175_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2062_p0),
    .din1(sub_ln1246_6_reg_3316),
    .ce(grp_fu_2062_ce),
    .dout(grp_fu_2062_p2)
);

nlms_module_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2079_p0),
    .din1(mul_ln1171_18_reg_3349),
    .ce(grp_fu_2079_ce),
    .dout(grp_fu_2079_p2)
);

nlms_module_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2095_p0),
    .din1(mul_ln1171_21_reg_3354),
    .ce(grp_fu_2095_ce),
    .dout(grp_fu_2095_p2)
);

nlms_module_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2111_p0),
    .din1(mul_ln1171_24_reg_3359),
    .ce(grp_fu_2111_ce),
    .dout(grp_fu_2111_p2)
);

nlms_module_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2127_p0),
    .din1(mul_ln1171_27_reg_3364),
    .ce(grp_fu_2127_ce),
    .dout(grp_fu_2127_p2)
);

nlms_module_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2608_p0),
    .din1(grp_fu_2608_p1),
    .ce(grp_fu_2608_ce),
    .dout(grp_fu_2608_p2)
);

nlms_module_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2614_p0),
    .din1(grp_fu_2614_p1),
    .ce(grp_fu_2614_ce),
    .dout(grp_fu_2614_p2)
);

nlms_module_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2620_p0),
    .din1(grp_fu_2620_p1),
    .din2(grp_fu_2608_p2),
    .ce(grp_fu_2620_ce),
    .dout(grp_fu_2620_p3)
);

nlms_module_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2628_p0),
    .din1(grp_fu_2628_p1),
    .din2(grp_fu_2614_p2),
    .ce(grp_fu_2628_ce),
    .dout(grp_fu_2628_p3)
);

nlms_module_regslice_both #(
    .DataWidth( 32 ))
regslice_both_main_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TDATA),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_data_V_U_ack_in),
    .data_out(main_in_TDATA_int_regslice),
    .vld_out(main_in_TVALID_int_regslice),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_data_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TKEEP),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_keep_V_U_ack_in),
    .data_out(main_in_TKEEP_int_regslice),
    .vld_out(regslice_both_main_in_V_keep_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_keep_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TSTRB),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_strb_V_U_ack_in),
    .data_out(main_in_TSTRB_int_regslice),
    .vld_out(regslice_both_main_in_V_strb_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_strb_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 1 ))
regslice_both_main_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TLAST),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_last_V_U_ack_in),
    .data_out(main_in_TLAST_int_regslice),
    .vld_out(regslice_both_main_in_V_last_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_last_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 32 ))
regslice_both_aux_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TDATA),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_data_V_U_ack_in),
    .data_out(aux_in_TDATA_int_regslice),
    .vld_out(aux_in_TVALID_int_regslice),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_data_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TKEEP),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_keep_V_U_ack_in),
    .data_out(aux_in_TKEEP_int_regslice),
    .vld_out(regslice_both_aux_in_V_keep_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_keep_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TSTRB),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_strb_V_U_ack_in),
    .data_out(aux_in_TSTRB_int_regslice),
    .vld_out(regslice_both_aux_in_V_strb_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_strb_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 1 ))
regslice_both_aux_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TLAST),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_last_V_U_ack_in),
    .data_out(aux_in_TLAST_int_regslice),
    .vld_out(regslice_both_aux_in_V_last_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_last_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 32 ))
regslice_both_output_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_data_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_keep_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_strb_V_U_apdone_blk)
);

nlms_module_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_s_reg_2643_pp0_iter2_reg),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (icmp_ln1551_reg_2833_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state76))) begin
        ap_phi_reg_pp0_iter3_p_Val2_4_reg_224 <= trunc_ln56_fu_1482_p1;
    end else if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state60))) begin
        ap_phi_reg_pp0_iter3_p_Val2_4_reg_224 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_224;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state79))) begin
        add_ln1245_10_reg_3311 <= add_ln1245_10_fu_2019_p2;
        add_ln1245_7_reg_3301 <= add_ln1245_7_fu_2003_p2;
        r_V_8_reg_3296 <= grp_fu_1578_p2;
        sub_ln1246_5_reg_3306 <= sub_ln1246_5_fu_2009_p2;
        sub_ln1246_6_reg_3316 <= sub_ln1246_6_fu_2025_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        add_ln1245_4_reg_2816 <= grp_fu_2620_p3;
        select_ln384_3_reg_2805 <= select_ln384_3_fu_654_p3;
        sub_ln1246_reg_2782 <= sub_ln1246_fu_563_p2;
        tmp_2_reg_2787 <= sub_ln1246_fu_563_p2[32'd80];
        tmp_3_reg_2793 <= sub_ln1246_fu_563_p2[32'd63];
        tmp_reg_2799 <= {{sub_ln1246_fu_563_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        add_ln1245_6_reg_2827 <= add_ln1245_6_fu_729_p2;
        select_ln384_1_reg_2821 <= select_ln384_1_fu_721_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state71))) begin
        add_ln712_1_reg_3048 <= add_ln712_1_fu_960_p2;
        add_ln712_reg_3025 <= add_ln712_fu_918_p2;
        sub_ln1246_2_reg_3065 <= sub_ln1246_2_fu_988_p2;
        tmp_14_reg_3019 <= add_ln1245_fu_905_p2[32'd80];
        tmp_15_reg_3030 <= add_ln712_fu_918_p2[32'd63];
        tmp_16_reg_3042 <= add_ln1245_1_fu_946_p2[32'd80];
        tmp_17_reg_3053 <= add_ln712_1_fu_960_p2[32'd63];
        tmp_4_reg_3036 <= {{add_ln1245_fu_905_p2[80:64]}};
        tmp_5_reg_3059 <= {{add_ln1245_1_fu_946_p2[80:64]}};
        trunc_ln1245_4_reg_3070 <= trunc_ln1245_4_fu_994_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state73))) begin
        add_ln712_2_reg_3093 <= add_ln712_2_fu_1140_p2;
        add_ln712_3_reg_3116 <= add_ln712_3_fu_1182_p2;
        tmp_18_reg_3087 <= add_ln1245_2_fu_1127_p2[32'd80];
        tmp_19_reg_3098 <= add_ln712_2_fu_1140_p2[32'd63];
        tmp_20_reg_3110 <= add_ln1245_3_fu_1168_p2[32'd80];
        tmp_21_reg_3121 <= add_ln712_3_fu_1182_p2[32'd63];
        tmp_6_reg_3104 <= {{add_ln1245_2_fu_1127_p2[80:64]}};
        tmp_7_reg_3127 <= {{add_ln1245_3_fu_1168_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter4_fsm_state85)) begin
        and_ln794_10_reg_3511 <= and_ln794_10_fu_2375_p2;
        and_ln794_11_reg_3524 <= and_ln794_11_fu_2417_p2;
        and_ln794_8_reg_3485 <= and_ln794_8_fu_2291_p2;
        and_ln794_9_reg_3498 <= and_ln794_9_fu_2333_p2;
        and_ln795_10_reg_3517 <= and_ln795_10_fu_2397_p2;
        and_ln795_11_reg_3530 <= and_ln795_11_fu_2439_p2;
        and_ln795_8_reg_3491 <= and_ln795_8_fu_2313_p2;
        and_ln795_9_reg_3504 <= and_ln795_9_fu_2355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_tmp_data_M_imag_V_reg_2654 <= {{aux_in_TDATA_int_regslice[31:16]}};
        aux_tmp_data_M_real_V_reg_2648 <= aux_tmp_data_M_real_V_fu_247_p1;
        lms_weights_imag_V_2 <= select_ln340_14_fu_467_p3;
        lms_weights_real_V_2 <= select_ln340_13_fu_391_p3;
        p_0_reg_2637 <= main_in_TDATA_int_regslice;
        p_s_reg_2643 <= main_in_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
        aux_tmp_data_M_imag_V_reg_2654_pp0_iter0_reg <= aux_tmp_data_M_imag_V_reg_2654;
        aux_tmp_data_M_real_V_reg_2648_pp0_iter0_reg <= aux_tmp_data_M_real_V_reg_2648;
        icmp_ln1551_reg_2833_pp0_iter0_reg <= icmp_ln1551_reg_2833;
        mu_read_reg_2842 <= mu;
        p_0_reg_2637_pp0_iter0_reg <= p_0_reg_2637;
        p_s_reg_2643_pp0_iter0_reg <= p_s_reg_2643;
        r_V_4_reg_2700_pp0_iter0_reg <= r_V_4_reg_2700;
        r_V_6_reg_2737_pp0_iter0_reg <= r_V_6_reg_2737;
        select_ln384_1_reg_2821_pp0_iter0_reg <= select_ln384_1_reg_2821;
        select_ln384_3_reg_2805_pp0_iter0_reg <= select_ln384_3_reg_2805;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state40))) begin
        aux_tmp_data_M_imag_V_reg_2654_pp0_iter1_reg <= aux_tmp_data_M_imag_V_reg_2654_pp0_iter0_reg;
        aux_tmp_data_M_real_V_reg_2648_pp0_iter1_reg <= aux_tmp_data_M_real_V_reg_2648_pp0_iter0_reg;
        icmp_ln1551_reg_2833_pp0_iter1_reg <= icmp_ln1551_reg_2833_pp0_iter0_reg;
        mu_read_reg_2842_pp0_iter1_reg <= mu_read_reg_2842;
        p_0_reg_2637_pp0_iter1_reg <= p_0_reg_2637_pp0_iter0_reg;
        p_s_reg_2643_pp0_iter1_reg <= p_s_reg_2643_pp0_iter0_reg;
        r_V_4_reg_2700_pp0_iter1_reg <= r_V_4_reg_2700_pp0_iter0_reg;
        r_V_6_reg_2737_pp0_iter1_reg <= r_V_6_reg_2737_pp0_iter0_reg;
        select_ln384_1_reg_2821_pp0_iter1_reg <= select_ln384_1_reg_2821_pp0_iter0_reg;
        select_ln384_3_reg_2805_pp0_iter1_reg <= select_ln384_3_reg_2805_pp0_iter0_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state60))) begin
        aux_tmp_data_M_imag_V_reg_2654_pp0_iter2_reg <= aux_tmp_data_M_imag_V_reg_2654_pp0_iter1_reg;
        aux_tmp_data_M_real_V_reg_2648_pp0_iter2_reg <= aux_tmp_data_M_real_V_reg_2648_pp0_iter1_reg;
        icmp_ln1551_reg_2833_pp0_iter2_reg <= icmp_ln1551_reg_2833_pp0_iter1_reg;
        mu_read_reg_2842_pp0_iter2_reg <= mu_read_reg_2842_pp0_iter1_reg;
        p_0_reg_2637_pp0_iter2_reg <= p_0_reg_2637_pp0_iter1_reg;
        p_s_reg_2643_pp0_iter2_reg <= p_s_reg_2643_pp0_iter1_reg;
        r_V_4_reg_2700_pp0_iter2_reg <= r_V_4_reg_2700_pp0_iter1_reg;
        r_V_6_reg_2737_pp0_iter2_reg <= r_V_6_reg_2737_pp0_iter1_reg;
        select_ln384_1_reg_2821_pp0_iter2_reg <= select_ln384_1_reg_2821_pp0_iter1_reg;
        select_ln384_3_reg_2805_pp0_iter2_reg <= select_ln384_3_reg_2805_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        icmp_ln1551_reg_2833 <= icmp_ln1551_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        lms_aux_reg_M_imag_V_0 <= aux_tmp_data_M_imag_V_reg_2654;
        lms_aux_reg_M_imag_V_1 <= lms_aux_reg_M_imag_V_0;
        mul_ln1171_1_reg_2722 <= grp_fu_307_p2;
        mul_ln1171_2_reg_2727 <= grp_fu_313_p2;
        mul_ln1171_3_reg_2732 <= grp_fu_319_p2;
        mul_ln1171_reg_2717 <= grp_fu_281_p2;
        r_V_6_reg_2737 <= lms_aux_reg_M_imag_V_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        lms_aux_reg_M_real_V_0 <= aux_tmp_data_M_real_V_reg_2648;
        lms_aux_reg_M_real_V_1 <= lms_aux_reg_M_real_V_0;
        r_V_4_reg_2700 <= lms_aux_reg_M_real_V_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b0))) begin
        lms_weights_imag_V_0 <= select_ln340_10_fu_2512_p3;
        lms_weights_imag_V_1 <= select_ln340_12_fu_2594_p3;
        lms_weights_real_V_0 <= select_ln340_9_fu_2471_p3;
        lms_weights_real_V_1 <= select_ln340_11_fu_2553_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67))) begin
        lms_weights_imag_V_0_load_reg_2912 <= lms_weights_imag_V_0;
        lms_weights_real_V_0_load_reg_2901 <= lms_weights_real_V_0;
        lms_weights_real_V_1_load_reg_2875 <= lms_weights_real_V_1;
        sext_ln1169_2_reg_2893 <= sext_ln1169_2_fu_807_p1;
        sext_ln1171_10_reg_2927 <= sext_ln1171_10_fu_836_p1;
        sext_ln1171_6_reg_2886 <= sext_ln1171_6_fu_798_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state80))) begin
        lms_weights_imag_V_0_load_reg_2912_pp0_iter3_reg <= lms_weights_imag_V_0_load_reg_2912;
        lms_weights_imag_V_1_load_reg_2855_pp0_iter3_reg <= lms_weights_imag_V_1_load_reg_2855;
        lms_weights_real_V_0_load_reg_2901_pp0_iter3_reg <= lms_weights_real_V_0_load_reg_2901;
        lms_weights_real_V_1_load_reg_2875_pp0_iter3_reg <= lms_weights_real_V_1_load_reg_2875;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state66))) begin
        lms_weights_imag_V_1_load_reg_2855 <= ap_sig_allocacmp_lms_weights_imag_V_1_load;
        sext_ln1169_1_reg_2847 <= sext_ln1169_1_fu_755_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69))) begin
        mul_ln1171_10_reg_2974 <= grp_fu_848_p2;
        mul_ln1171_11_reg_2979 <= grp_fu_854_p2;
        mul_ln1171_4_reg_2949 <= grp_fu_793_p2;
        mul_ln1171_7_reg_2959 <= grp_fu_801_p2;
        mul_ln1171_8_reg_2964 <= grp_fu_818_p2;
        mul_ln1171_9_reg_2969 <= grp_fu_842_p2;
        sub_ln1171_1_reg_2954 <= sub_ln1171_1_fu_860_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78))) begin
        mul_ln1171_16_reg_3256 <= grp_fu_1493_p2;
        mul_ln1171_17_reg_3261 <= grp_fu_1498_p2;
        mul_ln1171_19_reg_3266 <= grp_fu_1503_p2;
        mul_ln1171_20_reg_3271 <= grp_fu_1508_p2;
        mul_ln1171_22_reg_3276 <= grp_fu_1513_p2;
        mul_ln1171_23_reg_3281 <= grp_fu_1518_p2;
        mul_ln1171_25_reg_3286 <= grp_fu_1523_p2;
        mul_ln1171_26_reg_3291 <= grp_fu_1528_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter4_fsm_state82)) begin
        mul_ln1171_18_reg_3349 <= grp_fu_2035_p2;
        mul_ln1171_21_reg_3354 <= grp_fu_2044_p2;
        mul_ln1171_24_reg_3359 <= grp_fu_2053_p2;
        mul_ln1171_27_reg_3364 <= grp_fu_2062_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68))) begin
        mul_ln1171_5_reg_2939 <= grp_fu_773_p2;
        mul_ln1171_6_reg_2944 <= grp_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state75))) begin
        p_Result_4_reg_3162 <= ret_V_fu_1348_p2[32'd63];
        p_Result_5_reg_3186 <= ret_V_1_fu_1400_p2[32'd64];
        p_Result_6_reg_3193 <= ret_V_1_fu_1400_p2[32'd63];
        p_Result_s_reg_3155 <= ret_V_fu_1348_p2[32'd64];
        ret_V_1_reg_3174 <= ret_V_1_fu_1400_p2;
        ret_V_reg_3143 <= ret_V_fu_1348_p2;
        xor_ln794_1_reg_3199 <= xor_ln794_1_fu_1422_p2;
        xor_ln794_reg_3168 <= xor_ln794_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76))) begin
        r_1_reg_3236 <= r_1_fu_1545_p2;
        r_reg_3231 <= r_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state74))) begin
        rhs_1_reg_3138 <= rhs_1_fu_1323_p3;
        rhs_reg_3133 <= rhs_fu_1260_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state72))) begin
        select_ln384_5_reg_3075 <= select_ln384_5_fu_1054_p3;
        select_ln384_7_reg_3081 <= select_ln384_7_fu_1117_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state70))) begin
        sub_ln1171_2_reg_3004 <= sub_ln1171_2_fu_889_p2;
        sub_ln1245_1_reg_2994 <= sub_ln1245_1_fu_881_p2;
        sub_ln1245_2_reg_3009 <= sub_ln1245_2_fu_894_p2;
        sub_ln1246_1_reg_2984 <= sub_ln1246_1_fu_871_p2;
        trunc_ln1245_2_reg_2989 <= trunc_ln1245_2_fu_877_p1;
        trunc_ln1245_3_reg_2999 <= trunc_ln1245_3_fu_885_p1;
        trunc_ln1245_5_reg_3014 <= trunc_ln1245_5_fu_898_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        sub_ln1171_reg_2749 <= sub_ln1171_fu_522_p2;
        sub_ln1245_reg_2754 <= sub_ln1245_fu_527_p2;
        tmp_11_reg_2759 <= sub_ln1245_fu_527_p2[32'd79];
        tmp_12_reg_2765 <= sub_ln1245_fu_527_p2[32'd63];
        tmp_1_reg_2771 <= {{sub_ln1245_fu_527_p2[79:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter4_fsm_state84)) begin
        tmp_10_reg_3479 <= {{grp_fu_2127_p2[174:128]}};
        tmp_27_reg_3389 <= grp_fu_2079_p2[32'd174];
        tmp_28_reg_3401 <= grp_fu_2079_p2[32'd127];
        tmp_29_reg_3413 <= grp_fu_2095_p2[32'd174];
        tmp_30_reg_3425 <= grp_fu_2095_p2[32'd127];
        tmp_31_reg_3437 <= grp_fu_2111_p2[32'd174];
        tmp_32_reg_3449 <= grp_fu_2111_p2[32'd127];
        tmp_33_reg_3461 <= grp_fu_2127_p2[32'd174];
        tmp_34_reg_3473 <= grp_fu_2127_p2[32'd127];
        tmp_8_reg_3407 <= {{grp_fu_2079_p2[174:128]}};
        tmp_9_reg_3431 <= {{grp_fu_2095_p2[174:128]}};
        tmp_s_reg_3455 <= {{grp_fu_2111_p2[174:128]}};
        trunc_ln4_reg_3395 <= {{grp_fu_2079_p2[127:64]}};
        trunc_ln717_1_reg_3419 <= {{grp_fu_2095_p2[127:64]}};
        trunc_ln717_2_reg_3443 <= {{grp_fu_2111_p2[127:64]}};
        trunc_ln717_3_reg_3467 <= {{grp_fu_2127_p2[127:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (icmp_ln1551_reg_2833_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state75))) begin
        udiv_ln712_reg_3205 <= grp_fu_749_p2;
    end
end

assign ap_ST_iter0_fsm_state10_blk = 1'b0;

assign ap_ST_iter0_fsm_state11_blk = 1'b0;

assign ap_ST_iter0_fsm_state12_blk = 1'b0;

assign ap_ST_iter0_fsm_state13_blk = 1'b0;

assign ap_ST_iter0_fsm_state14_blk = 1'b0;

assign ap_ST_iter0_fsm_state15_blk = 1'b0;

assign ap_ST_iter0_fsm_state16_blk = 1'b0;

assign ap_ST_iter0_fsm_state17_blk = 1'b0;

assign ap_ST_iter0_fsm_state18_blk = 1'b0;

assign ap_ST_iter0_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter0_fsm_state20_blk = 1'b0;

assign ap_ST_iter0_fsm_state2_blk = 1'b0;

assign ap_ST_iter0_fsm_state3_blk = 1'b0;

assign ap_ST_iter0_fsm_state4_blk = 1'b0;

assign ap_ST_iter0_fsm_state5_blk = 1'b0;

assign ap_ST_iter0_fsm_state6_blk = 1'b0;

assign ap_ST_iter0_fsm_state7_blk = 1'b0;

assign ap_ST_iter0_fsm_state8_blk = 1'b0;

assign ap_ST_iter0_fsm_state9_blk = 1'b0;

assign ap_ST_iter1_fsm_state21_blk = 1'b0;

assign ap_ST_iter1_fsm_state22_blk = 1'b0;

assign ap_ST_iter1_fsm_state23_blk = 1'b0;

assign ap_ST_iter1_fsm_state24_blk = 1'b0;

assign ap_ST_iter1_fsm_state25_blk = 1'b0;

assign ap_ST_iter1_fsm_state26_blk = 1'b0;

assign ap_ST_iter1_fsm_state27_blk = 1'b0;

assign ap_ST_iter1_fsm_state28_blk = 1'b0;

assign ap_ST_iter1_fsm_state29_blk = 1'b0;

assign ap_ST_iter1_fsm_state30_blk = 1'b0;

assign ap_ST_iter1_fsm_state31_blk = 1'b0;

assign ap_ST_iter1_fsm_state32_blk = 1'b0;

assign ap_ST_iter1_fsm_state33_blk = 1'b0;

assign ap_ST_iter1_fsm_state34_blk = 1'b0;

assign ap_ST_iter1_fsm_state35_blk = 1'b0;

assign ap_ST_iter1_fsm_state36_blk = 1'b0;

assign ap_ST_iter1_fsm_state37_blk = 1'b0;

assign ap_ST_iter1_fsm_state38_blk = 1'b0;

assign ap_ST_iter1_fsm_state39_blk = 1'b0;

assign ap_ST_iter1_fsm_state40_blk = 1'b0;

assign ap_ST_iter2_fsm_state41_blk = 1'b0;

assign ap_ST_iter2_fsm_state42_blk = 1'b0;

assign ap_ST_iter2_fsm_state43_blk = 1'b0;

assign ap_ST_iter2_fsm_state44_blk = 1'b0;

assign ap_ST_iter2_fsm_state45_blk = 1'b0;

assign ap_ST_iter2_fsm_state46_blk = 1'b0;

assign ap_ST_iter2_fsm_state47_blk = 1'b0;

assign ap_ST_iter2_fsm_state48_blk = 1'b0;

assign ap_ST_iter2_fsm_state49_blk = 1'b0;

assign ap_ST_iter2_fsm_state50_blk = 1'b0;

assign ap_ST_iter2_fsm_state51_blk = 1'b0;

assign ap_ST_iter2_fsm_state52_blk = 1'b0;

assign ap_ST_iter2_fsm_state53_blk = 1'b0;

assign ap_ST_iter2_fsm_state54_blk = 1'b0;

assign ap_ST_iter2_fsm_state55_blk = 1'b0;

assign ap_ST_iter2_fsm_state56_blk = 1'b0;

assign ap_ST_iter2_fsm_state57_blk = 1'b0;

assign ap_ST_iter2_fsm_state58_blk = 1'b0;

assign ap_ST_iter2_fsm_state59_blk = 1'b0;

assign ap_ST_iter2_fsm_state60_blk = 1'b0;

assign ap_ST_iter3_fsm_state61_blk = 1'b0;

assign ap_ST_iter3_fsm_state62_blk = 1'b0;

assign ap_ST_iter3_fsm_state63_blk = 1'b0;

assign ap_ST_iter3_fsm_state64_blk = 1'b0;

assign ap_ST_iter3_fsm_state65_blk = 1'b0;

assign ap_ST_iter3_fsm_state66_blk = 1'b0;

assign ap_ST_iter3_fsm_state67_blk = 1'b0;

assign ap_ST_iter3_fsm_state68_blk = 1'b0;

assign ap_ST_iter3_fsm_state69_blk = 1'b0;

assign ap_ST_iter3_fsm_state70_blk = 1'b0;

assign ap_ST_iter3_fsm_state71_blk = 1'b0;

assign ap_ST_iter3_fsm_state72_blk = 1'b0;

assign ap_ST_iter3_fsm_state73_blk = 1'b0;

assign ap_ST_iter3_fsm_state74_blk = 1'b0;

assign ap_ST_iter3_fsm_state75_blk = 1'b0;

assign ap_ST_iter3_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter3_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter3_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_iter3_fsm_state79_blk = 1'b0;

assign ap_ST_iter3_fsm_state80_blk = 1'b0;

assign ap_ST_iter4_fsm_state81_blk = 1'b0;

assign ap_ST_iter4_fsm_state82_blk = 1'b0;

assign ap_ST_iter4_fsm_state83_blk = 1'b0;

assign ap_ST_iter4_fsm_state84_blk = 1'b0;

assign ap_ST_iter4_fsm_state85_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_iter4_fsm_state86_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state86_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter4_fsm_state86)) begin
        ap_sig_allocacmp_lms_weights_imag_V_1_load = select_ln340_12_fu_2594_p3;
    end else begin
        ap_sig_allocacmp_lms_weights_imag_V_1_load = lms_weights_imag_V_1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        aux_in_TDATA_blk_n = aux_in_TVALID_int_regslice;
    end else begin
        aux_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_in_TREADY_int_regslice = 1'b1;
    end else begin
        aux_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1493_ce = 1'b1;
    end else begin
        grp_fu_1493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1498_ce = 1'b1;
    end else begin
        grp_fu_1498_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1503_ce = 1'b1;
    end else begin
        grp_fu_1503_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1508_ce = 1'b1;
    end else begin
        grp_fu_1508_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1513_ce = 1'b1;
    end else begin
        grp_fu_1513_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1518_ce = 1'b1;
    end else begin
        grp_fu_1518_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1523_ce = 1'b1;
    end else begin
        grp_fu_1523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1528_ce = 1'b1;
    end else begin
        grp_fu_1528_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state79)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78)) | (~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77)))) begin
        grp_fu_1578_ce = 1'b1;
    end else begin
        grp_fu_1578_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state82) | (1'b1 == ap_CS_iter4_fsm_state81) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state80)))) begin
        grp_fu_2035_ce = 1'b1;
    end else begin
        grp_fu_2035_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state82) | (1'b1 == ap_CS_iter4_fsm_state81) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state80)))) begin
        grp_fu_2044_ce = 1'b1;
    end else begin
        grp_fu_2044_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state82) | (1'b1 == ap_CS_iter4_fsm_state81) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state80)))) begin
        grp_fu_2053_ce = 1'b1;
    end else begin
        grp_fu_2053_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state82) | (1'b1 == ap_CS_iter4_fsm_state81) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state80)))) begin
        grp_fu_2062_ce = 1'b1;
    end else begin
        grp_fu_2062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state84) | (1'b1 == ap_CS_iter4_fsm_state83))) begin
        grp_fu_2079_ce = 1'b1;
    end else begin
        grp_fu_2079_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state84) | (1'b1 == ap_CS_iter4_fsm_state83))) begin
        grp_fu_2095_ce = 1'b1;
    end else begin
        grp_fu_2095_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state84) | (1'b1 == ap_CS_iter4_fsm_state83))) begin
        grp_fu_2111_ce = 1'b1;
    end else begin
        grp_fu_2111_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state84) | (1'b1 == ap_CS_iter4_fsm_state83))) begin
        grp_fu_2127_ce = 1'b1;
    end else begin
        grp_fu_2127_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_2608_ce = 1'b1;
    end else begin
        grp_fu_2608_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_2614_ce = 1'b1;
    end else begin
        grp_fu_2614_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_2620_ce = 1'b1;
    end else begin
        grp_fu_2620_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        grp_fu_2628_ce = 1'b1;
    end else begin
        grp_fu_2628_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_281_ce = 1'b1;
    end else begin
        grp_fu_281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_307_ce = 1'b1;
    end else begin
        grp_fu_307_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_313_ce = 1'b1;
    end else begin
        grp_fu_313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_319_ce = 1'b1;
    end else begin
        grp_fu_319_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state75)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state74)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state73)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state72)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state71)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state70)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state66)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state65)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state64)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state63)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state62)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state61)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state60)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state59)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state58)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state57)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state56)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state55)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state54)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state53)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state52)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state51)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state50)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state49)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state48)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state47)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state46)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state45)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state44)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state43)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state42)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state41)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state40)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state39)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state38)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state37)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state36)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state35)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state34)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state33)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state32)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state31)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state30)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state29)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state28)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state27)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state26)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state25)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state24)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state23)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state22)) | (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state21)))) begin
        grp_fu_749_ce = 1'b1;
    end else begin
        grp_fu_749_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state66)))) begin
        grp_fu_773_ce = 1'b1;
    end else begin
        grp_fu_773_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state66)))) begin
        grp_fu_779_ce = 1'b1;
    end else begin
        grp_fu_779_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)))) begin
        grp_fu_793_ce = 1'b1;
    end else begin
        grp_fu_793_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)))) begin
        grp_fu_801_ce = 1'b1;
    end else begin
        grp_fu_801_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)))) begin
        grp_fu_818_ce = 1'b1;
    end else begin
        grp_fu_818_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)))) begin
        grp_fu_842_ce = 1'b1;
    end else begin
        grp_fu_842_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)))) begin
        grp_fu_848_ce = 1'b1;
    end else begin
        grp_fu_848_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68)) | (~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67)))) begin
        grp_fu_854_ce = 1'b1;
    end else begin
        grp_fu_854_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        main_in_TDATA_blk_n = main_in_TVALID_int_regslice;
    end else begin
        main_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        main_in_TREADY_int_regslice = 1'b1;
    end else begin
        main_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state78) | (1'b1 == ap_CS_iter3_fsm_state77))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end
        end
        ap_ST_iter0_fsm_state2 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end
        end
        ap_ST_iter0_fsm_state3 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end
        end
        ap_ST_iter0_fsm_state4 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end
        end
        ap_ST_iter0_fsm_state5 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end
        end
        ap_ST_iter0_fsm_state6 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end
        end
        ap_ST_iter0_fsm_state7 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end
        end
        ap_ST_iter0_fsm_state8 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end
        end
        ap_ST_iter0_fsm_state9 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end
        end
        ap_ST_iter0_fsm_state10 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end
        end
        ap_ST_iter0_fsm_state11 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end
        end
        ap_ST_iter0_fsm_state12 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end
        end
        ap_ST_iter0_fsm_state13 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end
        end
        ap_ST_iter0_fsm_state14 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end
        end
        ap_ST_iter0_fsm_state15 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end
        end
        ap_ST_iter0_fsm_state16 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end
        end
        ap_ST_iter0_fsm_state17 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end
        end
        ap_ST_iter0_fsm_state18 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end
        end
        ap_ST_iter0_fsm_state19 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end
        end
        ap_ST_iter0_fsm_state20 : begin
            if (~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0)))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state21 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state21))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state22;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state21;
            end
        end
        ap_ST_iter1_fsm_state22 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state22))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state23;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state22;
            end
        end
        ap_ST_iter1_fsm_state23 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state23))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state23;
            end
        end
        ap_ST_iter1_fsm_state24 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state24))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state25;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state24;
            end
        end
        ap_ST_iter1_fsm_state25 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state25))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state26;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state25;
            end
        end
        ap_ST_iter1_fsm_state26 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state26))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state27;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state26;
            end
        end
        ap_ST_iter1_fsm_state27 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state27))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state27;
            end
        end
        ap_ST_iter1_fsm_state28 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state28))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end
        end
        ap_ST_iter1_fsm_state29 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state29))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state30;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end
        end
        ap_ST_iter1_fsm_state30 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state30))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state31;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state30;
            end
        end
        ap_ST_iter1_fsm_state31 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state31))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state32;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state31;
            end
        end
        ap_ST_iter1_fsm_state32 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state32))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state33;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state32;
            end
        end
        ap_ST_iter1_fsm_state33 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state33))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state34;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state33;
            end
        end
        ap_ST_iter1_fsm_state34 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state34))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state35;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state34;
            end
        end
        ap_ST_iter1_fsm_state35 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state35))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state36;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state35;
            end
        end
        ap_ST_iter1_fsm_state36 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state36))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state37;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state36;
            end
        end
        ap_ST_iter1_fsm_state37 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state37))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state37;
            end
        end
        ap_ST_iter1_fsm_state38 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state38))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state39;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end
        end
        ap_ST_iter1_fsm_state39 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state39))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state40;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state39;
            end
        end
        ap_ST_iter1_fsm_state40 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state21;
            end else if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter0_fsm_state20))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state40;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state21;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state41 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state41))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state42;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state41;
            end
        end
        ap_ST_iter2_fsm_state42 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state42))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state43;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state42;
            end
        end
        ap_ST_iter2_fsm_state43 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state43))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state44;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state43;
            end
        end
        ap_ST_iter2_fsm_state44 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state44))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state45;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state44;
            end
        end
        ap_ST_iter2_fsm_state45 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state45))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state46;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state45;
            end
        end
        ap_ST_iter2_fsm_state46 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state46))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state47;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state46;
            end
        end
        ap_ST_iter2_fsm_state47 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state47))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state48;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state47;
            end
        end
        ap_ST_iter2_fsm_state48 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state48))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state49;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state48;
            end
        end
        ap_ST_iter2_fsm_state49 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state49))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state50;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state49;
            end
        end
        ap_ST_iter2_fsm_state50 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state50))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state51;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state50;
            end
        end
        ap_ST_iter2_fsm_state51 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state51))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state52;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state51;
            end
        end
        ap_ST_iter2_fsm_state52 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state52))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state53;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state52;
            end
        end
        ap_ST_iter2_fsm_state53 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state53))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state54;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state53;
            end
        end
        ap_ST_iter2_fsm_state54 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state54))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state55;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state54;
            end
        end
        ap_ST_iter2_fsm_state55 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state55))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state56;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state55;
            end
        end
        ap_ST_iter2_fsm_state56 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state56))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state57;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state56;
            end
        end
        ap_ST_iter2_fsm_state57 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state57))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state58;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state57;
            end
        end
        ap_ST_iter2_fsm_state58 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state58))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state59;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state58;
            end
        end
        ap_ST_iter2_fsm_state59 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state59))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state60;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state59;
            end
        end
        ap_ST_iter2_fsm_state60 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state40))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state41;
            end else if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter1_fsm_state40))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state60;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state40))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state41;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state61 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state61))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state62;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state61;
            end
        end
        ap_ST_iter3_fsm_state62 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state62))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state63;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state62;
            end
        end
        ap_ST_iter3_fsm_state63 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state63))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state64;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state63;
            end
        end
        ap_ST_iter3_fsm_state64 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state64))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state65;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state64;
            end
        end
        ap_ST_iter3_fsm_state65 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state65))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state66;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state65;
            end
        end
        ap_ST_iter3_fsm_state66 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state66))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state67;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state66;
            end
        end
        ap_ST_iter3_fsm_state67 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state67))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state68;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state67;
            end
        end
        ap_ST_iter3_fsm_state68 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state68))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state69;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state68;
            end
        end
        ap_ST_iter3_fsm_state69 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state69))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state70;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state69;
            end
        end
        ap_ST_iter3_fsm_state70 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state70))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state71;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state70;
            end
        end
        ap_ST_iter3_fsm_state71 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state71))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state72;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state71;
            end
        end
        ap_ST_iter3_fsm_state72 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state72))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state73;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state72;
            end
        end
        ap_ST_iter3_fsm_state73 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state73))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state74;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state73;
            end
        end
        ap_ST_iter3_fsm_state74 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state74))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state75;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state74;
            end
        end
        ap_ST_iter3_fsm_state75 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state75))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state76;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state75;
            end
        end
        ap_ST_iter3_fsm_state76 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state76))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state77;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state76;
            end
        end
        ap_ST_iter3_fsm_state77 : begin
            if ((~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state77))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state78;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state77;
            end
        end
        ap_ST_iter3_fsm_state78 : begin
            if ((~((output_r_TREADY_int_regslice == 1'b0) | ((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state78))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state79;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state78;
            end
        end
        ap_ST_iter3_fsm_state79 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state79))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state80;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state79;
            end
        end
        ap_ST_iter3_fsm_state80 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state60))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state61;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b0 == ap_CS_iter2_fsm_state60))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state80;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) | ((1'b1 == ap_CS_iter3_fsm_state78) & (output_r_TREADY_int_regslice == 1'b0)) | ((1'b1 == ap_CS_iter3_fsm_state77) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state60))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state61;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state81 : begin
            ap_NS_iter4_fsm = ap_ST_iter4_fsm_state82;
        end
        ap_ST_iter4_fsm_state82 : begin
            ap_NS_iter4_fsm = ap_ST_iter4_fsm_state83;
        end
        ap_ST_iter4_fsm_state83 : begin
            ap_NS_iter4_fsm = ap_ST_iter4_fsm_state84;
        end
        ap_ST_iter4_fsm_state84 : begin
            ap_NS_iter4_fsm = ap_ST_iter4_fsm_state85;
        end
        ap_ST_iter4_fsm_state85 : begin
            ap_NS_iter4_fsm = ap_ST_iter4_fsm_state86;
        end
        ap_ST_iter4_fsm_state86 : begin
            if (((1'b1 == ap_CS_iter3_fsm_state80) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state81;
            end else if (((1'b0 == ap_CS_iter3_fsm_state80) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state86;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state86) & (regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_iter3_fsm_state80))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state81;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_1873_p2 = ((p_Result_3_fu_1864_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1671_p2 = ((p_Result_1_fu_1662_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1879_p2 = ((p_Result_3_fu_1864_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1677_p2 = ((p_Result_1_fu_1662_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_1858_p2 = ((p_Result_2_fu_1849_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_1656_p2 = ((p_Result_s_18_fu_1647_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign add_ln1245_10_fu_2019_p2 = ($signed(sext_ln712_14_fu_2016_p1) + $signed(sext_ln712_13_fu_2013_p1));

assign add_ln1245_1_fu_946_p2 = ($signed(sext_ln1245_fu_943_p1) + $signed(sext_ln712_3_fu_940_p1));

assign add_ln1245_2_fu_1127_p2 = ($signed(sub_ln1246_2_reg_3065) + $signed(sext_ln712_5_fu_1124_p1));

assign add_ln1245_3_fu_1168_p2 = ($signed(sext_ln1245_1_fu_1165_p1) + $signed(sext_ln712_6_fu_1162_p1));

assign add_ln1245_6_fu_729_p2 = ($signed(grp_fu_2628_p3) + $signed(add_ln1245_4_reg_2816));

assign add_ln1245_7_fu_2003_p2 = ($signed(sext_ln712_10_fu_2000_p1) + $signed(sext_ln712_9_fu_1997_p1));

assign add_ln1245_fu_905_p2 = ($signed(sub_ln1246_1_reg_2984) + $signed(sext_ln712_2_fu_902_p1));

assign add_ln712_1_fu_960_p2 = ($signed(trunc_ln1245_3_reg_2999) + $signed(select_ln384_3_reg_2805_pp0_iter2_reg));

assign add_ln712_2_fu_1140_p2 = ($signed(trunc_ln1245_4_reg_3070) + $signed(select_ln384_5_reg_3075));

assign add_ln712_3_fu_1182_p2 = ($signed(trunc_ln1245_5_reg_3014) + $signed(select_ln384_7_reg_3081));

assign add_ln712_fu_918_p2 = ($signed(trunc_ln1245_2_reg_2989) + $signed(select_ln384_1_reg_2821_pp0_iter2_reg));

assign and_ln406_1_fu_1813_p2 = (p_Result_11_fu_1795_p3 & or_ln406_1_fu_1809_p2);

assign and_ln406_fu_1611_p2 = (p_Result_8_fu_1593_p3 & or_ln406_fu_1607_p2);

assign and_ln789_1_fu_1906_p2 = (xor_ln789_1_fu_1900_p2 & Range2_all_ones_1_fu_1858_p2);

assign and_ln789_fu_1704_p2 = (xor_ln789_fu_1698_p2 & Range2_all_ones_fu_1656_p2);

assign and_ln790_1_fu_1920_p2 = (carry_3_fu_1843_p2 & Range1_all_ones_3_fu_1873_p2);

assign and_ln790_fu_1718_p2 = (carry_1_fu_1641_p2 & Range1_all_ones_fu_1671_p2);

assign and_ln794_10_fu_2375_p2 = (xor_ln794_12_fu_2370_p2 & or_ln794_10_fu_2365_p2);

assign and_ln794_11_fu_2417_p2 = (xor_ln794_13_fu_2412_p2 & or_ln794_11_fu_2407_p2);

assign and_ln794_1_fu_613_p2 = (xor_ln794_3_fu_608_p2 & or_ln794_1_fu_603_p2);

assign and_ln794_2_fu_1013_p2 = (xor_ln794_4_fu_1008_p2 & or_ln794_2_fu_1003_p2);

assign and_ln794_3_fu_1076_p2 = (xor_ln794_7_fu_1071_p2 & or_ln794_5_fu_1066_p2);

assign and_ln794_4_fu_1219_p2 = (xor_ln794_8_fu_1214_p2 & or_ln794_6_fu_1209_p2);

assign and_ln794_5_fu_1282_p2 = (xor_ln794_9_fu_1277_p2 & or_ln794_7_fu_1272_p2);

assign and_ln794_8_fu_2291_p2 = (xor_ln794_10_fu_2286_p2 & or_ln794_8_fu_2281_p2);

assign and_ln794_9_fu_2333_p2 = (xor_ln794_11_fu_2328_p2 & or_ln794_9_fu_2323_p2);

assign and_ln794_fu_680_p2 = (xor_ln794_2_fu_675_p2 & or_ln794_fu_670_p2);

assign and_ln795_10_fu_2397_p2 = (tmp_31_reg_3437 & or_ln795_8_fu_2391_p2);

assign and_ln795_11_fu_2439_p2 = (tmp_33_reg_3461 & or_ln795_9_fu_2433_p2);

assign and_ln795_12_fu_357_p2 = (xor_ln795_10_fu_351_p2 & tmp_35_fu_329_p3);

assign and_ln795_13_fu_427_p2 = (xor_ln795_11_fu_421_p2 & tmp_37_fu_399_p3);

assign and_ln795_1_fu_702_p2 = (tmp_2_reg_2787 & or_ln795_fu_696_p2);

assign and_ln795_2_fu_1943_p2 = (p_Result_13_fu_1829_p3 & deleted_ones_3_fu_1912_p3);

assign and_ln795_3_fu_635_p2 = (tmp_11_reg_2759 & or_ln795_1_fu_629_p2);

assign and_ln795_4_fu_1035_p2 = (tmp_14_reg_3019 & or_ln795_2_fu_1029_p2);

assign and_ln795_5_fu_1098_p2 = (tmp_16_reg_3042 & or_ln795_3_fu_1092_p2);

assign and_ln795_6_fu_1241_p2 = (tmp_18_reg_3087 & or_ln795_4_fu_1235_p2);

assign and_ln795_7_fu_1304_p2 = (tmp_20_reg_3110 & or_ln795_5_fu_1298_p2);

assign and_ln795_8_fu_2313_p2 = (tmp_27_reg_3389 & or_ln795_6_fu_2307_p2);

assign and_ln795_9_fu_2355_p2 = (tmp_29_reg_3413 & or_ln795_7_fu_2349_p2);

assign and_ln795_fu_1741_p2 = (p_Result_10_fu_1627_p3 & deleted_ones_fu_1710_p3);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter0_fsm_state10 = ap_CS_iter0_fsm[32'd9];

assign ap_CS_iter0_fsm_state11 = ap_CS_iter0_fsm[32'd10];

assign ap_CS_iter0_fsm_state12 = ap_CS_iter0_fsm[32'd11];

assign ap_CS_iter0_fsm_state13 = ap_CS_iter0_fsm[32'd12];

assign ap_CS_iter0_fsm_state14 = ap_CS_iter0_fsm[32'd13];

assign ap_CS_iter0_fsm_state15 = ap_CS_iter0_fsm[32'd14];

assign ap_CS_iter0_fsm_state16 = ap_CS_iter0_fsm[32'd15];

assign ap_CS_iter0_fsm_state17 = ap_CS_iter0_fsm[32'd16];

assign ap_CS_iter0_fsm_state18 = ap_CS_iter0_fsm[32'd17];

assign ap_CS_iter0_fsm_state19 = ap_CS_iter0_fsm[32'd18];

assign ap_CS_iter0_fsm_state2 = ap_CS_iter0_fsm[32'd1];

assign ap_CS_iter0_fsm_state20 = ap_CS_iter0_fsm[32'd19];

assign ap_CS_iter0_fsm_state3 = ap_CS_iter0_fsm[32'd2];

assign ap_CS_iter0_fsm_state4 = ap_CS_iter0_fsm[32'd3];

assign ap_CS_iter0_fsm_state5 = ap_CS_iter0_fsm[32'd4];

assign ap_CS_iter0_fsm_state6 = ap_CS_iter0_fsm[32'd5];

assign ap_CS_iter0_fsm_state7 = ap_CS_iter0_fsm[32'd6];

assign ap_CS_iter0_fsm_state8 = ap_CS_iter0_fsm[32'd7];

assign ap_CS_iter0_fsm_state9 = ap_CS_iter0_fsm[32'd8];

assign ap_CS_iter1_fsm_state21 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter1_fsm_state22 = ap_CS_iter1_fsm[32'd2];

assign ap_CS_iter1_fsm_state23 = ap_CS_iter1_fsm[32'd3];

assign ap_CS_iter1_fsm_state24 = ap_CS_iter1_fsm[32'd4];

assign ap_CS_iter1_fsm_state25 = ap_CS_iter1_fsm[32'd5];

assign ap_CS_iter1_fsm_state26 = ap_CS_iter1_fsm[32'd6];

assign ap_CS_iter1_fsm_state27 = ap_CS_iter1_fsm[32'd7];

assign ap_CS_iter1_fsm_state28 = ap_CS_iter1_fsm[32'd8];

assign ap_CS_iter1_fsm_state29 = ap_CS_iter1_fsm[32'd9];

assign ap_CS_iter1_fsm_state30 = ap_CS_iter1_fsm[32'd10];

assign ap_CS_iter1_fsm_state31 = ap_CS_iter1_fsm[32'd11];

assign ap_CS_iter1_fsm_state32 = ap_CS_iter1_fsm[32'd12];

assign ap_CS_iter1_fsm_state33 = ap_CS_iter1_fsm[32'd13];

assign ap_CS_iter1_fsm_state34 = ap_CS_iter1_fsm[32'd14];

assign ap_CS_iter1_fsm_state35 = ap_CS_iter1_fsm[32'd15];

assign ap_CS_iter1_fsm_state36 = ap_CS_iter1_fsm[32'd16];

assign ap_CS_iter1_fsm_state37 = ap_CS_iter1_fsm[32'd17];

assign ap_CS_iter1_fsm_state38 = ap_CS_iter1_fsm[32'd18];

assign ap_CS_iter1_fsm_state39 = ap_CS_iter1_fsm[32'd19];

assign ap_CS_iter1_fsm_state40 = ap_CS_iter1_fsm[32'd20];

assign ap_CS_iter2_fsm_state41 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter2_fsm_state42 = ap_CS_iter2_fsm[32'd2];

assign ap_CS_iter2_fsm_state43 = ap_CS_iter2_fsm[32'd3];

assign ap_CS_iter2_fsm_state44 = ap_CS_iter2_fsm[32'd4];

assign ap_CS_iter2_fsm_state45 = ap_CS_iter2_fsm[32'd5];

assign ap_CS_iter2_fsm_state46 = ap_CS_iter2_fsm[32'd6];

assign ap_CS_iter2_fsm_state47 = ap_CS_iter2_fsm[32'd7];

assign ap_CS_iter2_fsm_state48 = ap_CS_iter2_fsm[32'd8];

assign ap_CS_iter2_fsm_state49 = ap_CS_iter2_fsm[32'd9];

assign ap_CS_iter2_fsm_state50 = ap_CS_iter2_fsm[32'd10];

assign ap_CS_iter2_fsm_state51 = ap_CS_iter2_fsm[32'd11];

assign ap_CS_iter2_fsm_state52 = ap_CS_iter2_fsm[32'd12];

assign ap_CS_iter2_fsm_state53 = ap_CS_iter2_fsm[32'd13];

assign ap_CS_iter2_fsm_state54 = ap_CS_iter2_fsm[32'd14];

assign ap_CS_iter2_fsm_state55 = ap_CS_iter2_fsm[32'd15];

assign ap_CS_iter2_fsm_state56 = ap_CS_iter2_fsm[32'd16];

assign ap_CS_iter2_fsm_state57 = ap_CS_iter2_fsm[32'd17];

assign ap_CS_iter2_fsm_state58 = ap_CS_iter2_fsm[32'd18];

assign ap_CS_iter2_fsm_state59 = ap_CS_iter2_fsm[32'd19];

assign ap_CS_iter2_fsm_state60 = ap_CS_iter2_fsm[32'd20];

assign ap_CS_iter3_fsm_state61 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter3_fsm_state62 = ap_CS_iter3_fsm[32'd2];

assign ap_CS_iter3_fsm_state63 = ap_CS_iter3_fsm[32'd3];

assign ap_CS_iter3_fsm_state64 = ap_CS_iter3_fsm[32'd4];

assign ap_CS_iter3_fsm_state65 = ap_CS_iter3_fsm[32'd5];

assign ap_CS_iter3_fsm_state66 = ap_CS_iter3_fsm[32'd6];

assign ap_CS_iter3_fsm_state67 = ap_CS_iter3_fsm[32'd7];

assign ap_CS_iter3_fsm_state68 = ap_CS_iter3_fsm[32'd8];

assign ap_CS_iter3_fsm_state69 = ap_CS_iter3_fsm[32'd9];

assign ap_CS_iter3_fsm_state70 = ap_CS_iter3_fsm[32'd10];

assign ap_CS_iter3_fsm_state71 = ap_CS_iter3_fsm[32'd11];

assign ap_CS_iter3_fsm_state72 = ap_CS_iter3_fsm[32'd12];

assign ap_CS_iter3_fsm_state73 = ap_CS_iter3_fsm[32'd13];

assign ap_CS_iter3_fsm_state74 = ap_CS_iter3_fsm[32'd14];

assign ap_CS_iter3_fsm_state75 = ap_CS_iter3_fsm[32'd15];

assign ap_CS_iter3_fsm_state76 = ap_CS_iter3_fsm[32'd16];

assign ap_CS_iter3_fsm_state77 = ap_CS_iter3_fsm[32'd17];

assign ap_CS_iter3_fsm_state78 = ap_CS_iter3_fsm[32'd18];

assign ap_CS_iter3_fsm_state79 = ap_CS_iter3_fsm[32'd19];

assign ap_CS_iter3_fsm_state80 = ap_CS_iter3_fsm[32'd20];

assign ap_CS_iter4_fsm_state81 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter4_fsm_state82 = ap_CS_iter4_fsm[32'd2];

assign ap_CS_iter4_fsm_state83 = ap_CS_iter4_fsm[32'd3];

assign ap_CS_iter4_fsm_state84 = ap_CS_iter4_fsm[32'd4];

assign ap_CS_iter4_fsm_state85 = ap_CS_iter4_fsm[32'd5];

assign ap_CS_iter4_fsm_state86 = ap_CS_iter4_fsm[32'd6];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state77_pp0_stage16_iter3 = (output_r_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state78_pp0_stage17_iter3 = (output_r_TREADY_int_regslice == 1'b0);
end

assign ap_block_state79_pp0_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state86_pp0_stage5_iter4 = (regslice_both_output_V_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter2_p_Val2_4_reg_224 = 64'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign aux_in_TREADY = regslice_both_aux_in_V_data_V_U_ack_in;

assign aux_tmp_data_M_real_V_fu_247_p1 = aux_in_TDATA_int_regslice[15:0];

assign carry_1_fu_1641_p2 = (xor_ln416_fu_1635_p2 & p_Result_9_fu_1600_p3);

assign carry_3_fu_1843_p2 = (xor_ln416_1_fu_1837_p2 & p_Result_12_fu_1802_p3);

assign conv7_i205_i_fu_1489_p1 = $signed(error_imag_V_fu_1474_p3);

assign conv7_i221_i_fu_1485_p1 = $signed(error_real_V_fu_1447_p3);

assign deleted_ones_3_fu_1912_p3 = ((carry_3_fu_1843_p2[0:0] == 1'b1) ? and_ln789_1_fu_1906_p2 : Range1_all_ones_3_fu_1873_p2);

assign deleted_ones_fu_1710_p3 = ((carry_1_fu_1641_p2[0:0] == 1'b1) ? and_ln789_fu_1704_p2 : Range1_all_ones_fu_1671_p2);

assign deleted_zeros_1_fu_1885_p3 = ((carry_3_fu_1843_p2[0:0] == 1'b1) ? Range1_all_ones_3_fu_1873_p2 : Range1_all_zeros_1_fu_1879_p2);

assign deleted_zeros_fu_1683_p3 = ((carry_1_fu_1641_p2[0:0] == 1'b1) ? Range1_all_ones_fu_1671_p2 : Range1_all_zeros_fu_1677_p2);

assign error_imag_V_fu_1474_p3 = ((xor_ln340_1_fu_1462_p2[0:0] == 1'b1) ? select_ln384_13_fu_1466_p3 : p_Val2_3_fu_1455_p1);

assign error_real_V_fu_1447_p3 = ((xor_ln340_fu_1435_p2[0:0] == 1'b1) ? select_ln384_12_fu_1439_p3 : p_Val2_1_fu_1428_p1);

assign grp_fu_1493_p0 = conv7_i221_i_fu_1485_p1;

assign grp_fu_1493_p1 = sext_ln1169_2_reg_2893;

assign grp_fu_1498_p0 = conv7_i205_i_fu_1489_p1;

assign grp_fu_1498_p1 = sext_ln1171_10_reg_2927;

assign grp_fu_1503_p0 = conv7_i221_i_fu_1485_p1;

assign grp_fu_1503_p1 = sext_ln1171_10_reg_2927;

assign grp_fu_1508_p0 = conv7_i205_i_fu_1489_p1;

assign grp_fu_1508_p1 = sext_ln1169_2_reg_2893;

assign grp_fu_1513_p0 = conv7_i221_i_fu_1485_p1;

assign grp_fu_1513_p1 = sext_ln1169_1_reg_2847;

assign grp_fu_1518_p0 = conv7_i205_i_fu_1489_p1;

assign grp_fu_1518_p1 = sext_ln1171_6_reg_2886;

assign grp_fu_1523_p0 = conv7_i221_i_fu_1485_p1;

assign grp_fu_1523_p1 = sext_ln1171_6_reg_2886;

assign grp_fu_1528_p0 = conv7_i205_i_fu_1489_p1;

assign grp_fu_1528_p1 = sext_ln1169_1_reg_2847;

assign grp_fu_1578_p0 = grp_fu_1578_p00;

assign grp_fu_1578_p00 = select_ln340_fu_1563_p3;

assign grp_fu_1578_p1 = grp_fu_1578_p10;

assign grp_fu_1578_p10 = mu_read_reg_2842_pp0_iter2_reg;

assign grp_fu_2035_p0 = zext_ln1171_fu_2029_p1;

assign grp_fu_2044_p0 = zext_ln1171_fu_2029_p1;

assign grp_fu_2053_p0 = zext_ln1171_fu_2029_p1;

assign grp_fu_2062_p0 = zext_ln1171_fu_2029_p1;

assign grp_fu_2079_p0 = $signed(shl_ln_fu_2068_p3);

assign grp_fu_2095_p0 = $signed(shl_ln737_1_fu_2084_p3);

assign grp_fu_2111_p0 = $signed(shl_ln737_2_fu_2100_p3);

assign grp_fu_2127_p0 = $signed(shl_ln737_3_fu_2116_p3);

assign grp_fu_2608_p0 = sext_ln1169_3_fu_325_p1;

assign grp_fu_2608_p1 = sext_ln1169_3_fu_325_p1;

assign grp_fu_2614_p0 = sext_ln1169_4_fu_496_p1;

assign grp_fu_2614_p1 = sext_ln1169_4_fu_496_p1;

assign grp_fu_2620_p0 = sext_ln1169_5_fu_499_p1;

assign grp_fu_2620_p1 = sext_ln1169_5_fu_499_p1;

assign grp_fu_2628_p0 = sext_ln1169_6_fu_518_p1;

assign grp_fu_2628_p1 = sext_ln1169_6_fu_518_p1;

assign grp_fu_281_p0 = sext_ln1171_fu_277_p1;

assign grp_fu_281_p1 = sext_ln1169_fu_269_p1;

assign grp_fu_313_p1 = sext_ln1169_fu_269_p1;

assign grp_fu_319_p0 = sext_ln1171_fu_277_p1;

assign grp_fu_749_p1 = grp_fu_749_p10;

assign grp_fu_749_p10 = innerP_V_fu_733_p3;

assign grp_fu_793_p0 = sext_ln1171_1_fu_789_p1;

assign grp_fu_793_p1 = sext_ln1169_1_reg_2847;

assign grp_fu_801_p0 = sext_ln1171_1_fu_789_p1;

assign grp_fu_818_p0 = sext_ln1171_8_fu_814_p1;

assign grp_fu_818_p1 = sext_ln1169_2_fu_807_p1;

assign grp_fu_848_p1 = sext_ln1169_2_fu_807_p1;

assign grp_fu_854_p0 = sext_ln1171_8_fu_814_p1;

assign icmp_ln1551_fu_740_p2 = ((add_ln1245_6_reg_2827 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_598_p2 = ((tmp_1_reg_2771 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_1204_p2 = ((tmp_6_reg_3104 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_998_p2 = ((tmp_4_reg_3036 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_1061_p2 = ((tmp_5_reg_3059 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_1267_p2 = ((tmp_7_reg_3127 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_6_fu_2276_p2 = ((tmp_8_reg_3407 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_7_fu_2318_p2 = ((tmp_9_reg_3431 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_8_fu_2360_p2 = ((tmp_s_reg_3455 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_9_fu_2402_p2 = ((tmp_10_reg_3479 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_665_p2 = ((tmp_reg_2799 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln795_1_fu_624_p2 = ((tmp_1_reg_2771 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln795_2_fu_1024_p2 = ((tmp_4_reg_3036 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_3_fu_1087_p2 = ((tmp_5_reg_3059 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_4_fu_1230_p2 = ((tmp_6_reg_3104 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_5_fu_1293_p2 = ((tmp_7_reg_3127 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_6_fu_2302_p2 = ((tmp_8_reg_3407 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_7_fu_2344_p2 = ((tmp_9_reg_3431 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_8_fu_2386_p2 = ((tmp_s_reg_3455 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_9_fu_2428_p2 = ((tmp_10_reg_3479 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_fu_691_p2 = ((tmp_reg_2799 != 17'd131071) ? 1'b1 : 1'b0);

assign innerP_V_fu_733_p3 = {{add_ln1245_6_reg_2827}, {32'd0}};

assign lhs_2_fu_1385_p3 = {{tmp_13_fu_1376_p4}, {32'd0}};

assign lhs_fu_1333_p3 = {{trunc_ln737_fu_1330_p1}, {32'd0}};

assign main_in_TREADY = regslice_both_main_in_V_data_V_U_ack_in;

assign or_ln340_1_fu_2479_p2 = (and_ln795_9_reg_3504 | and_ln794_9_reg_3498);

assign or_ln340_2_fu_2520_p2 = (and_ln795_10_reg_3517 | and_ln794_10_reg_3511);

assign or_ln340_3_fu_2561_p2 = (and_ln795_11_reg_3530 | and_ln794_11_reg_3524);

assign or_ln340_4_fu_2453_p2 = (xor_ln340_2_fu_2448_p2 | and_ln794_8_reg_3485);

assign or_ln340_5_fu_2494_p2 = (xor_ln340_3_fu_2489_p2 | and_ln794_9_reg_3498);

assign or_ln340_6_fu_2535_p2 = (xor_ln340_4_fu_2530_p2 | and_ln794_10_reg_3511);

assign or_ln340_7_fu_2576_p2 = (xor_ln340_5_fu_2571_p2 | and_ln794_11_reg_3524);

assign or_ln340_8_fu_369_p2 = (xor_ln794_14_fu_345_p2 | tmp_36_fu_337_p3);

assign or_ln340_9_fu_445_p2 = (xor_ln794_15_fu_415_p2 | tmp_38_fu_407_p3);

assign or_ln340_fu_2444_p2 = (and_ln795_8_reg_3491 | and_ln794_8_reg_3485);

assign or_ln384_1_fu_648_p2 = (and_ln795_3_fu_635_p2 | and_ln794_1_fu_613_p2);

assign or_ln384_2_fu_1048_p2 = (and_ln795_4_fu_1035_p2 | and_ln794_2_fu_1013_p2);

assign or_ln384_3_fu_1111_p2 = (and_ln795_5_fu_1098_p2 | and_ln794_3_fu_1076_p2);

assign or_ln384_4_fu_1254_p2 = (and_ln795_6_fu_1241_p2 | and_ln794_4_fu_1219_p2);

assign or_ln384_5_fu_1317_p2 = (and_ln795_7_fu_1304_p2 | and_ln794_5_fu_1282_p2);

assign or_ln384_6_fu_1772_p2 = (underflow_fu_1759_p2 | overflow_3_fu_1736_p2);

assign or_ln384_7_fu_1974_p2 = (underflow_1_fu_1961_p2 | overflow_4_fu_1938_p2);

assign or_ln384_fu_715_p2 = (and_ln795_1_fu_702_p2 | and_ln794_fu_680_p2);

assign or_ln406_1_fu_1809_p2 = (r_1_reg_3236 | p_Result_5_reg_3186);

assign or_ln406_fu_1607_p2 = (r_reg_3231 | p_Result_s_reg_3155);

assign or_ln794_10_fu_2365_p2 = (tmp_32_reg_3449 | icmp_ln777_8_fu_2360_p2);

assign or_ln794_11_fu_2407_p2 = (tmp_34_reg_3473 | icmp_ln777_9_fu_2402_p2);

assign or_ln794_1_fu_603_p2 = (tmp_12_reg_2765 | icmp_ln777_1_fu_598_p2);

assign or_ln794_2_fu_1003_p2 = (tmp_15_reg_3030 | icmp_ln777_3_fu_998_p2);

assign or_ln794_3_fu_1730_p2 = (xor_ln794_5_fu_1724_p2 | p_Result_10_fu_1627_p3);

assign or_ln794_4_fu_1932_p2 = (xor_ln794_6_fu_1926_p2 | p_Result_13_fu_1829_p3);

assign or_ln794_5_fu_1066_p2 = (tmp_17_reg_3053 | icmp_ln777_4_fu_1061_p2);

assign or_ln794_6_fu_1209_p2 = (tmp_19_reg_3098 | icmp_ln777_2_fu_1204_p2);

assign or_ln794_7_fu_1272_p2 = (tmp_21_reg_3121 | icmp_ln777_5_fu_1267_p2);

assign or_ln794_8_fu_2281_p2 = (tmp_28_reg_3401 | icmp_ln777_6_fu_2276_p2);

assign or_ln794_9_fu_2323_p2 = (tmp_30_reg_3425 | icmp_ln777_7_fu_2318_p2);

assign or_ln794_fu_670_p2 = (tmp_3_reg_2793 | icmp_ln777_fu_665_p2);

assign or_ln795_10_fu_1747_p2 = (and_ln795_fu_1741_p2 | and_ln790_fu_1718_p2);

assign or_ln795_11_fu_1949_p2 = (and_ln795_2_fu_1943_p2 | and_ln790_1_fu_1920_p2);

assign or_ln795_1_fu_629_p2 = (xor_ln795_1_fu_619_p2 | icmp_ln795_1_fu_624_p2);

assign or_ln795_2_fu_1029_p2 = (xor_ln795_2_fu_1019_p2 | icmp_ln795_2_fu_1024_p2);

assign or_ln795_3_fu_1092_p2 = (xor_ln795_3_fu_1082_p2 | icmp_ln795_3_fu_1087_p2);

assign or_ln795_4_fu_1235_p2 = (xor_ln795_4_fu_1225_p2 | icmp_ln795_4_fu_1230_p2);

assign or_ln795_5_fu_1298_p2 = (xor_ln795_5_fu_1288_p2 | icmp_ln795_5_fu_1293_p2);

assign or_ln795_6_fu_2307_p2 = (xor_ln795_6_fu_2297_p2 | icmp_ln795_6_fu_2302_p2);

assign or_ln795_7_fu_2349_p2 = (xor_ln795_7_fu_2339_p2 | icmp_ln795_7_fu_2344_p2);

assign or_ln795_8_fu_2391_p2 = (xor_ln795_8_fu_2381_p2 | icmp_ln795_8_fu_2386_p2);

assign or_ln795_9_fu_2433_p2 = (xor_ln795_9_fu_2423_p2 | icmp_ln795_9_fu_2428_p2);

assign or_ln795_fu_696_p2 = (xor_ln795_fu_686_p2 | icmp_ln795_fu_691_p2);

assign output_r_TDATA_int_regslice = {{output_tmp_data_M_imag_V_fu_1980_p3}, {output_tmp_data_M_real_V_fu_1778_p3}};

assign output_r_TVALID = regslice_both_output_V_data_V_U_vld_out;

assign output_tmp_data_M_imag_V_fu_1980_p3 = ((or_ln384_7_fu_1974_p2[0:0] == 1'b1) ? select_ln384_16_fu_1966_p3 : p_Val2_9_fu_1823_p2);

assign output_tmp_data_M_real_V_fu_1778_p3 = ((or_ln384_6_fu_1772_p2[0:0] == 1'b1) ? select_ln384_14_fu_1764_p3 : p_Val2_6_fu_1621_p2);

assign overflow_1_fu_1458_p2 = (xor_ln794_1_reg_3199 & p_Result_6_reg_3193);

assign overflow_3_fu_1736_p2 = (xor_ln794_reg_3168 & or_ln794_3_fu_1730_p2);

assign overflow_4_fu_1938_p2 = (xor_ln794_1_reg_3199 & or_ln794_4_fu_1932_p2);

assign overflow_fu_1431_p2 = (xor_ln794_reg_3168 & p_Result_4_reg_3162);

assign p_Result_10_fu_1627_p3 = p_Val2_6_fu_1621_p2[32'd15];

assign p_Result_11_fu_1795_p3 = ret_V_1_reg_3174[32'd31];

assign p_Result_12_fu_1802_p3 = ret_V_1_reg_3174[32'd47];

assign p_Result_13_fu_1829_p3 = p_Val2_9_fu_1823_p2[32'd15];

assign p_Result_1_fu_1662_p4 = {{ret_V_reg_3143[64:48]}};

assign p_Result_2_fu_1849_p4 = {{ret_V_1_reg_3174[64:49]}};

assign p_Result_3_fu_1864_p4 = {{ret_V_1_reg_3174[64:48]}};

assign p_Result_5_fu_1406_p3 = ret_V_1_fu_1400_p2[32'd64];

assign p_Result_7_fu_1555_p3 = ap_phi_reg_pp0_iter3_p_Val2_4_reg_224[32'd63];

assign p_Result_8_fu_1593_p3 = ret_V_reg_3143[32'd31];

assign p_Result_9_fu_1600_p3 = ret_V_reg_3143[32'd47];

assign p_Result_s_18_fu_1647_p4 = {{ret_V_reg_3143[64:49]}};

assign p_Result_s_fu_1354_p3 = ret_V_fu_1348_p2[32'd64];

assign p_Val2_1_fu_1428_p1 = ret_V_reg_3143[63:0];

assign p_Val2_3_fu_1455_p1 = ret_V_1_reg_3174[63:0];

assign p_Val2_5_fu_1584_p4 = {{ret_V_reg_3143[47:32]}};

assign p_Val2_6_fu_1621_p2 = (p_Val2_5_fu_1584_p4 + zext_ln415_fu_1617_p1);

assign p_Val2_8_fu_1786_p4 = {{ret_V_1_reg_3174[47:32]}};

assign p_Val2_9_fu_1823_p2 = (p_Val2_8_fu_1786_p4 + zext_ln415_1_fu_1819_p1);

assign r_1_fu_1545_p2 = ((trunc_ln727_1_fu_1542_p1 != 31'd0) ? 1'b1 : 1'b0);

assign r_fu_1536_p2 = ((trunc_ln727_fu_1533_p1 != 31'd0) ? 1'b1 : 1'b0);

assign ret_V_1_fu_1400_p2 = ($signed(sext_ln1246_4_fu_1393_p1) - $signed(sext_ln712_8_fu_1397_p1));

assign ret_V_fu_1348_p2 = ($signed(sext_ln1246_3_fu_1341_p1) - $signed(sext_ln712_7_fu_1345_p1));

assign rhs_1_fu_1323_p3 = ((or_ln384_5_fu_1317_p2[0:0] == 1'b1) ? select_ln384_10_fu_1309_p3 : add_ln712_3_reg_3116);

assign rhs_fu_1260_p3 = ((or_ln384_4_fu_1254_p2[0:0] == 1'b1) ? select_ln384_8_fu_1246_p3 : add_ln712_2_reg_3093);

assign select_ln340_10_fu_2512_p3 = ((or_ln340_5_fu_2494_p2[0:0] == 1'b1) ? select_ln340_4_fu_2499_p3 : select_ln388_1_fu_2506_p3);

assign select_ln340_11_fu_2553_p3 = ((or_ln340_6_fu_2535_p2[0:0] == 1'b1) ? select_ln340_5_fu_2540_p3 : select_ln388_2_fu_2547_p3);

assign select_ln340_12_fu_2594_p3 = ((or_ln340_7_fu_2576_p2[0:0] == 1'b1) ? select_ln340_6_fu_2581_p3 : select_ln388_3_fu_2588_p3);

assign select_ln340_13_fu_391_p3 = ((or_ln340_8_fu_369_p2[0:0] == 1'b1) ? select_ln340_7_fu_375_p3 : select_ln388_4_fu_383_p3);

assign select_ln340_14_fu_467_p3 = ((or_ln340_9_fu_445_p2[0:0] == 1'b1) ? select_ln340_8_fu_451_p3 : select_ln388_5_fu_459_p3);

assign select_ln340_3_fu_2458_p3 = ((or_ln340_fu_2444_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln4_reg_3395);

assign select_ln340_4_fu_2499_p3 = ((or_ln340_1_fu_2479_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_1_reg_3419);

assign select_ln340_5_fu_2540_p3 = ((or_ln340_2_fu_2520_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_2_reg_3443);

assign select_ln340_6_fu_2581_p3 = ((or_ln340_3_fu_2561_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_3_reg_3467);

assign select_ln340_7_fu_375_p2 = lms_weights_real_V_2;

assign select_ln340_7_fu_375_p3 = ((xor_ln340_6_fu_363_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_7_fu_375_p2);

assign select_ln340_8_fu_451_p2 = lms_weights_imag_V_2;

assign select_ln340_8_fu_451_p3 = ((xor_ln340_7_fu_433_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_8_fu_451_p2);

assign select_ln340_9_fu_2471_p3 = ((or_ln340_4_fu_2453_p2[0:0] == 1'b1) ? select_ln340_3_fu_2458_p3 : select_ln388_fu_2465_p3);

assign select_ln340_fu_1563_p3 = ((p_Result_7_fu_1555_p3[0:0] == 1'b1) ? 63'd9223372036854775807 : trunc_ln755_fu_1551_p1);

assign select_ln384_10_fu_1309_p3 = ((and_ln794_5_fu_1282_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_12_fu_1439_p3 = ((overflow_fu_1431_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_13_fu_1466_p3 = ((overflow_1_fu_1458_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_14_fu_1764_p3 = ((overflow_3_fu_1736_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_16_fu_1966_p3 = ((overflow_4_fu_1938_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_1_fu_721_p3 = ((or_ln384_fu_715_p2[0:0] == 1'b1) ? select_ln384_fu_707_p3 : trunc_ln1245_fu_662_p1);

assign select_ln384_2_fu_640_p3 = ((and_ln794_1_fu_613_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_3_fu_654_p3 = ((or_ln384_1_fu_648_p2[0:0] == 1'b1) ? select_ln384_2_fu_640_p3 : trunc_ln1245_1_fu_595_p1);

assign select_ln384_4_fu_1040_p3 = ((and_ln794_2_fu_1013_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_5_fu_1054_p3 = ((or_ln384_2_fu_1048_p2[0:0] == 1'b1) ? select_ln384_4_fu_1040_p3 : add_ln712_reg_3025);

assign select_ln384_6_fu_1103_p3 = ((and_ln794_3_fu_1076_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_7_fu_1117_p3 = ((or_ln384_3_fu_1111_p2[0:0] == 1'b1) ? select_ln384_6_fu_1103_p3 : add_ln712_1_reg_3048);

assign select_ln384_8_fu_1246_p3 = ((and_ln794_4_fu_1219_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_fu_707_p3 = ((and_ln794_fu_680_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln388_1_fu_2506_p3 = ((and_ln795_9_reg_3504[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_1_reg_3419);

assign select_ln388_2_fu_2547_p3 = ((and_ln795_10_reg_3517[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_2_reg_3443);

assign select_ln388_3_fu_2588_p3 = ((and_ln795_11_reg_3530[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_3_reg_3467);

assign select_ln388_4_fu_383_p2 = lms_weights_real_V_2;

assign select_ln388_4_fu_383_p3 = ((and_ln795_12_fu_357_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_4_fu_383_p2);

assign select_ln388_5_fu_459_p2 = lms_weights_imag_V_2;

assign select_ln388_5_fu_459_p3 = ((and_ln795_13_fu_427_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_5_fu_459_p2);

assign select_ln388_fu_2465_p3 = ((and_ln795_8_reg_3491[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln4_reg_3395);

assign sext_ln1169_1_fu_755_p1 = r_V_4_reg_2700_pp0_iter2_reg;

assign sext_ln1169_2_fu_807_p1 = aux_tmp_data_M_real_V_reg_2648_pp0_iter2_reg;

assign sext_ln1169_3_fu_325_p1 = aux_tmp_data_M_real_V_fu_247_p1;

assign sext_ln1169_4_fu_496_p1 = aux_tmp_data_M_imag_V_reg_2654;

assign sext_ln1169_5_fu_499_p0 = lms_aux_reg_M_real_V_0;

assign sext_ln1169_5_fu_499_p1 = sext_ln1169_5_fu_499_p0;

assign sext_ln1169_6_fu_518_p0 = lms_aux_reg_M_imag_V_0;

assign sext_ln1169_6_fu_518_p1 = sext_ln1169_6_fu_518_p0;

assign sext_ln1169_fu_269_p0 = lms_aux_reg_M_real_V_1;

assign sext_ln1169_fu_269_p1 = sext_ln1169_fu_269_p0;

assign sext_ln1171_10_fu_836_p1 = aux_tmp_data_M_imag_V_reg_2654_pp0_iter2_reg;

assign sext_ln1171_1_fu_789_p0 = lms_weights_real_V_1;

assign sext_ln1171_1_fu_789_p1 = sext_ln1171_1_fu_789_p0;

assign sext_ln1171_6_fu_798_p1 = r_V_6_reg_2737_pp0_iter2_reg;

assign sext_ln1171_8_fu_814_p0 = lms_weights_real_V_0;

assign sext_ln1171_8_fu_814_p1 = sext_ln1171_8_fu_814_p0;

assign sext_ln1171_fu_277_p0 = lms_weights_real_V_2;

assign sext_ln1171_fu_277_p1 = sext_ln1171_fu_277_p0;

assign sext_ln1245_1_fu_1165_p1 = sub_ln1245_2_reg_3009;

assign sext_ln1245_fu_943_p1 = sub_ln1245_1_reg_2994;

assign sext_ln1246_1_fu_868_p1 = $signed(sub_ln1171_1_reg_2954);

assign sext_ln1246_2_fu_985_p1 = $signed(sub_ln1171_2_reg_3004);

assign sext_ln1246_3_fu_1341_p1 = $signed(lhs_fu_1333_p3);

assign sext_ln1246_4_fu_1393_p1 = $signed(lhs_2_fu_1385_p3);

assign sext_ln1246_fu_560_p1 = $signed(sub_ln1171_reg_2749);

assign sext_ln712_10_fu_2000_p1 = $signed(mul_ln1171_17_reg_3261);

assign sext_ln712_13_fu_2013_p1 = $signed(mul_ln1171_22_reg_3276);

assign sext_ln712_14_fu_2016_p1 = $signed(mul_ln1171_23_reg_3281);

assign sext_ln712_1_fu_865_p1 = $signed(mul_ln1171_4_reg_2949);

assign sext_ln712_2_fu_902_p1 = select_ln384_1_reg_2821_pp0_iter2_reg;

assign sext_ln712_3_fu_940_p1 = select_ln384_3_reg_2805_pp0_iter2_reg;

assign sext_ln712_4_fu_982_p1 = $signed(mul_ln1171_8_reg_2964);

assign sext_ln712_5_fu_1124_p1 = select_ln384_5_reg_3075;

assign sext_ln712_6_fu_1162_p1 = select_ln384_7_reg_3081;

assign sext_ln712_7_fu_1345_p1 = $signed(rhs_reg_3133);

assign sext_ln712_8_fu_1397_p1 = $signed(rhs_1_reg_3138);

assign sext_ln712_9_fu_1997_p1 = $signed(mul_ln1171_16_reg_3256);

assign sext_ln712_fu_557_p1 = $signed(mul_ln1171_reg_2717);

assign shl_ln737_1_fu_2084_p3 = {{lms_weights_imag_V_0_load_reg_2912_pp0_iter3_reg}, {64'd0}};

assign shl_ln737_2_fu_2100_p3 = {{lms_weights_real_V_1_load_reg_2875_pp0_iter3_reg}, {64'd0}};

assign shl_ln737_3_fu_2116_p3 = {{lms_weights_imag_V_1_load_reg_2855_pp0_iter3_reg}, {64'd0}};

assign shl_ln_fu_2068_p3 = {{lms_weights_real_V_0_load_reg_2901_pp0_iter3_reg}, {64'd0}};

assign sub_ln1171_1_fu_860_p2 = (79'd0 - mul_ln1171_5_reg_2939);

assign sub_ln1171_2_fu_889_p2 = (79'd0 - mul_ln1171_9_reg_2969);

assign sub_ln1171_fu_522_p2 = (79'd0 - mul_ln1171_1_reg_2722);

assign sub_ln1245_1_fu_881_p2 = (mul_ln1171_7_reg_2959 - mul_ln1171_6_reg_2944);

assign sub_ln1245_2_fu_894_p2 = (mul_ln1171_11_reg_2979 - mul_ln1171_10_reg_2974);

assign sub_ln1245_fu_527_p2 = (mul_ln1171_3_reg_2732 - mul_ln1171_2_reg_2727);

assign sub_ln1246_1_fu_871_p2 = ($signed(sext_ln712_1_fu_865_p1) - $signed(sext_ln1246_1_fu_868_p1));

assign sub_ln1246_2_fu_988_p2 = ($signed(sext_ln712_4_fu_982_p1) - $signed(sext_ln1246_2_fu_985_p1));

assign sub_ln1246_5_fu_2009_p2 = (mul_ln1171_19_reg_3266 - mul_ln1171_20_reg_3271);

assign sub_ln1246_6_fu_2025_p2 = (mul_ln1171_25_reg_3286 - mul_ln1171_26_reg_3291);

assign sub_ln1246_fu_563_p2 = ($signed(sext_ln712_fu_557_p1) - $signed(sext_ln1246_fu_560_p1));

assign tmp_13_fu_1376_p4 = {{p_0_reg_2637_pp0_iter2_reg[31:16]}};

assign tmp_35_fu_329_p1 = lms_weights_real_V_2;

assign tmp_35_fu_329_p3 = tmp_35_fu_329_p1[32'd63];

assign tmp_36_fu_337_p1 = lms_weights_real_V_2;

assign tmp_36_fu_337_p3 = tmp_36_fu_337_p1[32'd63];

assign tmp_37_fu_399_p1 = lms_weights_imag_V_2;

assign tmp_37_fu_399_p3 = tmp_37_fu_399_p1[32'd63];

assign tmp_38_fu_407_p1 = lms_weights_imag_V_2;

assign tmp_38_fu_407_p3 = tmp_38_fu_407_p1[32'd63];

assign tmp_42_fu_1691_p3 = ret_V_reg_3143[32'd48];

assign tmp_46_fu_1893_p3 = ret_V_1_reg_3174[32'd48];

assign trunc_ln1245_1_fu_595_p1 = sub_ln1245_reg_2754[63:0];

assign trunc_ln1245_2_fu_877_p1 = sub_ln1246_1_fu_871_p2[63:0];

assign trunc_ln1245_3_fu_885_p1 = sub_ln1245_1_fu_881_p2[63:0];

assign trunc_ln1245_4_fu_994_p1 = sub_ln1246_2_fu_988_p2[63:0];

assign trunc_ln1245_5_fu_898_p1 = sub_ln1245_2_fu_894_p2[63:0];

assign trunc_ln1245_fu_662_p1 = sub_ln1246_reg_2782[63:0];

assign trunc_ln56_fu_1482_p1 = udiv_ln712_reg_3205[63:0];

assign trunc_ln727_1_fu_1542_p1 = ret_V_1_reg_3174[30:0];

assign trunc_ln727_fu_1533_p1 = ret_V_reg_3143[30:0];

assign trunc_ln737_fu_1330_p1 = p_0_reg_2637_pp0_iter2_reg[15:0];

assign trunc_ln755_fu_1551_p1 = ap_phi_reg_pp0_iter3_p_Val2_4_reg_224[62:0];

assign underflow_1_fu_1961_p2 = (xor_ln795_13_fu_1955_p2 & p_Result_5_reg_3186);

assign underflow_fu_1759_p2 = (xor_ln795_12_fu_1753_p2 & p_Result_s_reg_3155);

assign xor_ln340_1_fu_1462_p2 = (p_Result_6_reg_3193 ^ p_Result_5_reg_3186);

assign xor_ln340_2_fu_2448_p2 = (1'd1 ^ and_ln795_8_reg_3491);

assign xor_ln340_3_fu_2489_p2 = (1'd1 ^ and_ln795_9_reg_3504);

assign xor_ln340_4_fu_2530_p2 = (1'd1 ^ and_ln795_10_reg_3517);

assign xor_ln340_5_fu_2571_p2 = (1'd1 ^ and_ln795_11_reg_3530);

assign xor_ln340_6_fu_363_p2 = (tmp_36_fu_337_p3 ^ tmp_35_fu_329_p3);

assign xor_ln340_7_fu_433_p2 = (tmp_38_fu_407_p3 ^ tmp_37_fu_399_p3);

assign xor_ln340_fu_1435_p2 = (p_Result_s_reg_3155 ^ p_Result_4_reg_3162);

assign xor_ln416_1_fu_1837_p2 = (p_Result_13_fu_1829_p3 ^ 1'd1);

assign xor_ln416_fu_1635_p2 = (p_Result_10_fu_1627_p3 ^ 1'd1);

assign xor_ln789_1_fu_1900_p2 = (tmp_46_fu_1893_p3 ^ 1'd1);

assign xor_ln789_fu_1698_p2 = (tmp_42_fu_1691_p3 ^ 1'd1);

assign xor_ln794_10_fu_2286_p2 = (tmp_27_reg_3389 ^ 1'd1);

assign xor_ln794_11_fu_2328_p2 = (tmp_29_reg_3413 ^ 1'd1);

assign xor_ln794_12_fu_2370_p2 = (tmp_31_reg_3437 ^ 1'd1);

assign xor_ln794_13_fu_2412_p2 = (tmp_33_reg_3461 ^ 1'd1);

assign xor_ln794_14_fu_345_p2 = (tmp_35_fu_329_p3 ^ 1'd1);

assign xor_ln794_15_fu_415_p2 = (tmp_37_fu_399_p3 ^ 1'd1);

assign xor_ln794_1_fu_1422_p2 = (p_Result_5_fu_1406_p3 ^ 1'd1);

assign xor_ln794_2_fu_675_p2 = (tmp_2_reg_2787 ^ 1'd1);

assign xor_ln794_3_fu_608_p2 = (tmp_11_reg_2759 ^ 1'd1);

assign xor_ln794_4_fu_1008_p2 = (tmp_14_reg_3019 ^ 1'd1);

assign xor_ln794_5_fu_1724_p2 = (deleted_zeros_fu_1683_p3 ^ 1'd1);

assign xor_ln794_6_fu_1926_p2 = (deleted_zeros_1_fu_1885_p3 ^ 1'd1);

assign xor_ln794_7_fu_1071_p2 = (tmp_16_reg_3042 ^ 1'd1);

assign xor_ln794_8_fu_1214_p2 = (tmp_18_reg_3087 ^ 1'd1);

assign xor_ln794_9_fu_1277_p2 = (tmp_20_reg_3110 ^ 1'd1);

assign xor_ln794_fu_1370_p2 = (p_Result_s_fu_1354_p3 ^ 1'd1);

assign xor_ln795_10_fu_351_p2 = (tmp_36_fu_337_p3 ^ 1'd1);

assign xor_ln795_11_fu_421_p2 = (tmp_38_fu_407_p3 ^ 1'd1);

assign xor_ln795_12_fu_1753_p2 = (or_ln795_10_fu_1747_p2 ^ 1'd1);

assign xor_ln795_13_fu_1955_p2 = (or_ln795_11_fu_1949_p2 ^ 1'd1);

assign xor_ln795_1_fu_619_p2 = (tmp_12_reg_2765 ^ 1'd1);

assign xor_ln795_2_fu_1019_p2 = (tmp_15_reg_3030 ^ 1'd1);

assign xor_ln795_3_fu_1082_p2 = (tmp_17_reg_3053 ^ 1'd1);

assign xor_ln795_4_fu_1225_p2 = (tmp_19_reg_3098 ^ 1'd1);

assign xor_ln795_5_fu_1288_p2 = (tmp_21_reg_3121 ^ 1'd1);

assign xor_ln795_6_fu_2297_p2 = (tmp_28_reg_3401 ^ 1'd1);

assign xor_ln795_7_fu_2339_p2 = (tmp_30_reg_3425 ^ 1'd1);

assign xor_ln795_8_fu_2381_p2 = (tmp_32_reg_3449 ^ 1'd1);

assign xor_ln795_9_fu_2423_p2 = (tmp_34_reg_3473 ^ 1'd1);

assign xor_ln795_fu_686_p2 = (tmp_3_reg_2793 ^ 1'd1);

assign zext_ln1171_fu_2029_p1 = r_V_8_reg_3296;

assign zext_ln415_1_fu_1819_p1 = and_ln406_1_fu_1813_p2;

assign zext_ln415_fu_1617_p1 = and_ln406_fu_1611_p2;

endmodule //nlms_module
