# Verilog HDL â€“ Digital Design

This repository showcases my structured self-training in **Verilog HDL** through practical digital design and verification projects.

It represents **7+ days of disciplined RTL development**, covering combinational logic, sequential logic, FSMs, and communication protocols.

The focus is on:
* Clean RTL coding
* Strong testbenches
* Functional verification
* Modular design
* Recruiter-readable structure

---

## ğŸ“‚ Repository Structure

* **01_combinational** â†’ Logic gates, adders, mux, ALU
* **02_sequential** â†’ Flip-flops, counters, shift registers
* **03_fsm** â†’ Moore/Mealy FSMs, traffic controller
* **04_communication** â†’ UART TX, RX, baud generator
* **05_mini_projects** â†’ Integrated system-level designs

**Each folder contains:**

* Verilog RTL files
* Testbench files
* VCD waveform outputs
* Folder-level README.md explaining the designs

---

## ğŸ§  Skills Demonstrated

* **Verilog HDL** (RTL design)
* **Combinational & Sequential** logic
* **Finite State Machine** modeling
* **UART** serial communication
* **Testbench** development
* **Waveform-based debugging**
* **Modular & reusable** coding style

---

## ğŸ›  Tools Used

* **Icarus Verilog (iverilog)** â€“ simulation
* **GTKWave** â€“ waveform visualization
* **Windows Command Line** â€“ build & run
* **GitHub** â€“ version control and documentation

---

## â–¶ï¸ How to Run Any Module

1. **Compile:**
```bash
iverilog -o sim design_file.v testbench_file.v

```


2. **Run:**
```bash
vvp sim

```


3. **View waveform:**
```bash
gtkwave wave.vcd

```



---

## ğŸ¯ Purpose of This Repository

This repository is built to:

* Demonstrate RTL fundamentals clearly
* Show verification capability
* Prove discipline & consistency
* Serve as a technical portfolio for entry-level VLSI/RTL roles

> **Note:** This is not copied coursework â€” it is a self-driven training project with daily progress and structured outcomes.

---

## ğŸ‘¤ Author

* **Kishore Vanapalli** 
* *Diploma & B.Tech (ECE)* 
* **Aspiring RTL / Digital Design Engineer**
* LinkedIn: [kishorevanapalli5258](https://www.linkedin.com/in/kishorevanapalli5258/)
* ğŸ“§ [kishorevanapalli2@gmail.com](mailto:kishorevanapalli2@gmail.com)
* ğŸ“ 9494525837

---

## ğŸš€ Next Steps

Future additions:

* Parameterized designs
* Synthesis-ready coding style
* Timing-aware constraints
* Advanced testbench practices

---

â­ *If you are a recruiter or mentor, this repository reflects my practical learning journey and readiness for entry-level hardware design roles.*

---
