@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":291:145:291:149|Expecting )
@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":488:0:488:8|Expecting endmodule

