Module name: intra_border.
Module specification: The 'intra_border' module in Verilog is designed for determining border conditions and positional offsets relevant to intra-frame processing within video coding, focusing specifically on Coding Tree Units (CTUs). It processes various inputs such as the coordinates (`xTb`, `yTb`) of the current CTU, the picture dimensions (`pic_width_in_samples`, `pic_height_in_samples`), coordinates of the first and last CTU in a slice or tile (`first_ctu_in_slice_x`, `first_ctu_in_slice_y`, `first_ctu_in_tile_x`, `first_ctu_in_tile_y`, `last_ctu_in_tile_x`, `last_ctu_in_tile_y`), and parameters defining block sizes (`nMaxCUlog2`, `tuSize`). The module outputs boolean flags indicating the presence of the CTU near or at the borders (`isAbove`, `isLeft`, `isTopLeft`, `isRtBorder`, `isLtBorder`, `isBtBorder`) and positional offsets in border divisions (`posBtBorderIn4`, `posRtBorderIn4`). Internal signals include adjusted coordinates for CTUs considering the maximum CU size (`first_ctb_in_slice_x`, `first_ctb_in_slice_y`, etc.), and calculated values for block sizes and coordinates overflow (`nMaxCB`, `nTB`, `xTbPlusTB`, `yTbPlusTB`, etc.). The Verilog code mainly operates within an always block that dynamically evaluates these conditions and sets output flags and values accordingly, managing the intricate boundary conditions needed for optimal video encoding processes.