#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 12 01:14:29 2020
# Process ID: 7820
# Current directory: D:/BaiduNetdiskDownload/P10_SD_VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7476 D:\BaiduNetdiskDownload\P10_SD_VGA\SD_VGA.xpr
# Log file: D:/BaiduNetdiskDownload/P10_SD_VGA/vivado.log
# Journal file: D:/BaiduNetdiskDownload/P10_SD_VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.xpr
INFO: [Project 1-313] Project file moved from 'D:/BaiduNetdiskDownload/FPGA开发板资料/转接板配套工程/P10_SD_VGA/P10_SD_VGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/P10_SD_VGA/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 812.340 ; gain = 117.238
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 12 01:14:50 2020] Launched synth_1...
Run output will be captured here: D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Sun Apr 12 01:35:04 2020] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 12 01:36:48 2020] Launched impl_1...
Run output will be captured here: D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.runs/impl_1/runme.log
open_bd_design {D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.srcs/sources_1/bd/zynq_sys/zynq_sys.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- deng:user:VGA_OUT:1.0 - VGA_OUT_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_OUT_0/vid_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vga_clk_0(clk) and /VGA_OUT_0/vga_clk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_sys> from BD file <D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.srcs/sources_1/bd/zynq_sys/zynq_sys.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1500.066 ; gain = 88.949
file copy -force D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.runs/impl_1/zynq_sys_wrapper.sysdef D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.sdk/zynq_sys_wrapper.hdf

launch_sdk -workspace D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.sdk -hwspec D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.sdk/zynq_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.sdk -hwspec D:/BaiduNetdiskDownload/P10_SD_VGA/SD_VGA.sdk/zynq_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 12 01:48:46 2020...
