

================================================================
== Vitis HLS Report for 'fast_accel'
================================================================
* Date:           Mon Aug  8 18:35:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fast_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1_VITIS_LOOP_16_2  |        ?|        ?|        52|         20|         20|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 52


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 20, D = 52, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 56 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 4 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols" [fast_hls/sources/fast.cpp:3]   --->   Operation 57 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows" [fast_hls/sources/fast.cpp:3]   --->   Operation 58 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%img_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_out" [fast_hls/sources/fast.cpp:3]   --->   Operation 59 'read' 'img_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %threshold" [fast_hls/sources/fast.cpp:3]   --->   Operation 60 'read' 'threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%img_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_in" [fast_hls/sources/fast.cpp:3]   --->   Operation 61 'read' 'img_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln14 = add i32 %cols_read, i32 4294967293" [fast_hls/sources/fast.cpp:14]   --->   Operation 62 'add' 'add_ln14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln14_1 = add i32 %rows_read, i32 4294967293" [fast_hls/sources/fast.cpp:14]   --->   Operation 63 'add' 'add_ln14_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln14_1, i32 2, i32 31" [fast_hls/sources/fast.cpp:14]   --->   Operation 64 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.46ns)   --->   "%icmp = icmp_ne  i30 %tmp_1, i30 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 65 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln14_2 = add i32 %rows_read, i32 4294967290" [fast_hls/sources/fast.cpp:14]   --->   Operation 66 'add' 'add_ln14_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp, i32 %add_ln14_2, i32 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 67 'select' 'select_ln14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln14, i32 2, i32 31" [fast_hls/sources/fast.cpp:14]   --->   Operation 68 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.46ns)   --->   "%icmp169 = icmp_ne  i30 %tmp_2, i30 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 69 'icmp' 'icmp169' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln14_3 = add i32 %cols_read, i32 4294967290" [fast_hls/sources/fast.cpp:14]   --->   Operation 70 'add' 'add_ln14_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln14_1 = select i1 %icmp169, i32 %add_ln14_3, i32 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 71 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%cast = zext i32 %select_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 72 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%cast58 = zext i32 %select_ln14_1" [fast_hls/sources/fast.cpp:14]   --->   Operation 73 'zext' 'cast58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast58" [fast_hls/sources/fast.cpp:14]   --->   Operation 74 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 75 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %threshold"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %cols_read" [fast_hls/sources/fast.cpp:14]   --->   Operation 92 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %cols_read" [fast_hls/sources/fast.cpp:14]   --->   Operation 93 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %cols_read, i2 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i34 %shl_ln" [fast_hls/sources/fast.cpp:14]   --->   Operation 95 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.63ns)   --->   "%sub_ln14 = sub i35 %sext_ln14_2, i35 %sext_ln14_1" [fast_hls/sources/fast.cpp:14]   --->   Operation 96 'sub' 'sub_ln14' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i35 %sub_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 97 'sext' 'sext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %cols_read, i3 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 98 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln14_4 = sext i35 %shl_ln14_1" [fast_hls/sources/fast.cpp:14]   --->   Operation 99 'sext' 'sext_ln14_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %cols_read, i1 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 100 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln14_5 = sext i33 %shl_ln14_2" [fast_hls/sources/fast.cpp:14]   --->   Operation 101 'sext' 'sext_ln14_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.67ns)   --->   "%sub_ln14_1 = sub i36 %sext_ln14_4, i36 %sext_ln14_5" [fast_hls/sources/fast.cpp:14]   --->   Operation 102 'sub' 'sub_ln14_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sub_ln14_1_cast = sext i36 %sub_ln14_1" [fast_hls/sources/fast.cpp:14]   --->   Operation 103 'sext' 'sub_ln14_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.52ns)   --->   "%empty = add i64 %img_in_read, i64 12" [fast_hls/sources/fast.cpp:3]   --->   Operation 104 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln52 = add i64 %img_in_read, i64 4" [fast_hls/sources/fast.cpp:52]   --->   Operation 105 'add' 'add_ln52' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (3.52ns)   --->   "%add_ln53 = add i64 %img_in_read, i64 8" [fast_hls/sources/fast.cpp:53]   --->   Operation 106 'add' 'add_ln53' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (3.52ns)   --->   "%add_ln58 = add i64 %img_in_read, i64 18446744073709551612" [fast_hls/sources/fast.cpp:58]   --->   Operation 107 'add' 'add_ln58' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (3.52ns)   --->   "%add_ln59 = add i64 %img_in_read, i64 18446744073709551608" [fast_hls/sources/fast.cpp:59]   --->   Operation 108 'add' 'add_ln59' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln60 = add i64 %img_in_read, i64 18446744073709551604" [fast_hls/sources/fast.cpp:60]   --->   Operation 109 'add' 'add_ln60' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast58" [fast_hls/sources/fast.cpp:14]   --->   Operation 110 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln14 = br void %_Z11check_thresiii.exit.i" [fast_hls/sources/fast.cpp:14]   --->   Operation 111 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph38, i64 %add_ln14_4, void" [fast_hls/sources/fast.cpp:14]   --->   Operation 112 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%indvar = phi i32 0, void %.lr.ph38, i32 %select_ln14_10, void" [fast_hls/sources/fast.cpp:14]   --->   Operation 113 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%y = phi i32 3, void %.lr.ph38, i32 %select_ln14_6, void" [fast_hls/sources/fast.cpp:14]   --->   Operation 114 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%indvar93 = phi i32 0, void %.lr.ph38, i32 %add_ln16_1, void" [fast_hls/sources/fast.cpp:16]   --->   Operation 115 'phi' 'indvar93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%x = phi i32 3, void %.lr.ph38, i32 %add_ln16, void" [fast_hls/sources/fast.cpp:16]   --->   Operation 116 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i32 %y" [fast_hls/sources/fast.cpp:14]   --->   Operation 117 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (6.91ns)   --->   "%empty_20 = mul i62 %zext_ln14, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 118 'mul' 'empty_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (2.77ns)   --->   "%icmp_ln14 = icmp_eq  i64 %indvar_flatten, i64 %bound" [fast_hls/sources/fast.cpp:14]   --->   Operation 119 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %._crit_edge.loopexit, void %._crit_edge39.loopexit" [fast_hls/sources/fast.cpp:14]   --->   Operation 120 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp_ult  i32 %x, i32 %add_ln14" [fast_hls/sources/fast.cpp:16]   --->   Operation 121 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.69ns)   --->   "%select_ln14_2 = select i1 %icmp_ln16, i32 %indvar93, i32 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 122 'select' 'select_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.69ns)   --->   "%select_ln14_3 = select i1 %icmp_ln16, i32 %x, i32 3" [fast_hls/sources/fast.cpp:14]   --->   Operation 123 'select' 'select_ln14_3' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln14_20 = add i32 %indvar, i32 1" [fast_hls/sources/fast.cpp:14]   --->   Operation 124 'add' 'add_ln14_20' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.69ns)   --->   "%select_ln14_10 = select i1 %icmp_ln16, i32 %indvar, i32 %add_ln14_20" [fast_hls/sources/fast.cpp:14]   --->   Operation 125 'select' 'select_ln14_10' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln14_18)   --->   "%select_ln14_11 = select i1 %icmp_ln16, i32 3, i32 4" [fast_hls/sources/fast.cpp:14]   --->   Operation 126 'select' 'select_ln14_11' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln14_18 = add i32 %indvar, i32 %select_ln14_11" [fast_hls/sources/fast.cpp:14]   --->   Operation 127 'add' 'add_ln14_18' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 128 [1/2] (6.91ns)   --->   "%empty_20 = mul i62 %zext_ln14, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 128 'mul' 'empty_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i32 %select_ln14_10" [fast_hls/sources/fast.cpp:14]   --->   Operation 129 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (6.91ns)   --->   "%mul_ln14_4 = mul i62 %zext_ln14_6, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 130 'mul' 'mul_ln14_4' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln14_5)   --->   "%select_ln14_5 = select i1 %icmp_ln16, i32 4294967293, i32 4294967294" [fast_hls/sources/fast.cpp:14]   --->   Operation 131 'select' 'select_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln14_5 = add i32 %y, i32 %select_ln14_5" [fast_hls/sources/fast.cpp:14]   --->   Operation 132 'add' 'add_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (6.91ns)   --->   "%mul_ln14_4 = mul i62 %zext_ln14_6, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 133 'mul' 'mul_ln14_4' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i32 %add_ln14_18" [fast_hls/sources/fast.cpp:14]   --->   Operation 134 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (6.91ns)   --->   "%mul_ln14_5 = mul i62 %zext_ln14_7, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 135 'mul' 'mul_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.93>
ST_7 : Operation 136 [1/1] (2.55ns)   --->   "%empty_21 = add i32 %y, i32 4294967295" [fast_hls/sources/fast.cpp:14]   --->   Operation 136 'add' 'empty_21' <Predicate = (icmp_ln16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i32 %add_ln14_5" [fast_hls/sources/fast.cpp:14]   --->   Operation 137 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 138 [2/2] (6.91ns)   --->   "%mul_ln14 = mul i62 %zext_ln14_1, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 138 'mul' 'mul_ln14' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (3.46ns)   --->   "%add_ln14_9 = add i62 %mul_ln14_4, i62 3" [fast_hls/sources/fast.cpp:14]   --->   Operation 139 'add' 'add_ln14_9' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (3.46ns)   --->   "%add_ln14_10 = add i62 %add_ln14_9, i62 %sext_ln14_3" [fast_hls/sources/fast.cpp:14]   --->   Operation 140 'add' 'add_ln14_10' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_13 = add i62 %mul_ln14_4, i62 6" [fast_hls/sources/fast.cpp:14]   --->   Operation 141 'add' 'add_ln14_13' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 142 [1/1] (5.25ns) (root node of TernaryAdder)   --->   "%add_ln14_14 = add i62 %add_ln14_13, i62 %sext_ln14_3" [fast_hls/sources/fast.cpp:14]   --->   Operation 142 'add' 'add_ln14_14' <Predicate = (!icmp_ln14)> <Delay = 5.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 143 [1/1] (3.46ns)   --->   "%add_ln14_16 = add i62 %add_ln14_9, i62 %sub_ln14_1_cast" [fast_hls/sources/fast.cpp:14]   --->   Operation 143 'add' 'add_ln14_16' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/2] (6.91ns)   --->   "%mul_ln14_5 = mul i62 %zext_ln14_7, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 144 'mul' 'mul_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%p_cast23 = zext i32 %empty_21" [fast_hls/sources/fast.cpp:14]   --->   Operation 145 'zext' 'p_cast23' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 146 [2/2] (6.91ns)   --->   "%empty_22 = mul i62 %p_cast23, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 146 'mul' 'empty_22' <Predicate = (icmp_ln16)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/2] (6.91ns)   --->   "%mul_ln14 = mul i62 %zext_ln14_1, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 147 'mul' 'mul_ln14' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln14_7)   --->   "%select_ln14_7 = select i1 %icmp_ln16, i32 4294967294, i32 4294967295" [fast_hls/sources/fast.cpp:14]   --->   Operation 148 'select' 'select_ln14_7' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln14_7 = add i32 %y, i32 %select_ln14_7" [fast_hls/sources/fast.cpp:14]   --->   Operation 149 'add' 'add_ln14_7' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln16_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln14_10, i2 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 150 'bitconcatenate' 'sext_ln16_mid2_v_v_v_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (3.52ns)   --->   "%add_ln14_11 = add i64 %sext_ln16_mid2_v_v_v_v, i64 %img_in_read" [fast_hls/sources/fast.cpp:14]   --->   Operation 151 'add' 'add_ln14_11' <Predicate = (!icmp_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln16_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln14_11, i32 2, i32 63" [fast_hls/sources/fast.cpp:14]   --->   Operation 152 'partselect' 'sext_ln16_mid2_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln14_6 = sext i62 %sext_ln16_mid2_v" [fast_hls/sources/fast.cpp:14]   --->   Operation 153 'sext' 'sext_ln14_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln16_1_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln14_4, i2 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 154 'bitconcatenate' 'sext_ln16_1_mid2_v_v_v_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (3.52ns)   --->   "%add_ln14_12 = add i64 %sext_ln16_1_mid2_v_v_v_v, i64 %empty" [fast_hls/sources/fast.cpp:14]   --->   Operation 155 'add' 'add_ln14_12' <Predicate = (!icmp_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln16_1_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln14_12, i32 2, i32 63" [fast_hls/sources/fast.cpp:14]   --->   Operation 156 'partselect' 'sext_ln16_1_mid2_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln14_7 = sext i62 %sext_ln16_1_mid2_v" [fast_hls/sources/fast.cpp:14]   --->   Operation 157 'sext' 'sext_ln14_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln16_2_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln14_14, i2 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 158 'bitconcatenate' 'sext_ln16_2_mid2_v_v_v_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (3.52ns)   --->   "%add_ln14_15 = add i64 %sext_ln16_2_mid2_v_v_v_v, i64 %img_in_read" [fast_hls/sources/fast.cpp:14]   --->   Operation 159 'add' 'add_ln14_15' <Predicate = (!icmp_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln16_2_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln14_15, i32 2, i32 63" [fast_hls/sources/fast.cpp:14]   --->   Operation 160 'partselect' 'sext_ln16_2_mid2_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln14_8 = sext i62 %sext_ln16_2_mid2_v" [fast_hls/sources/fast.cpp:14]   --->   Operation 161 'sext' 'sext_ln14_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln16_3_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln14_16, i2 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 162 'bitconcatenate' 'sext_ln16_3_mid2_v_v_v_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (3.52ns)   --->   "%add_ln14_17 = add i64 %sext_ln16_3_mid2_v_v_v_v, i64 %img_in_read" [fast_hls/sources/fast.cpp:14]   --->   Operation 163 'add' 'add_ln14_17' <Predicate = (!icmp_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln16_3_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln14_17, i32 2, i32 63" [fast_hls/sources/fast.cpp:14]   --->   Operation 164 'partselect' 'sext_ln16_3_mid2_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln14_9 = sext i62 %sext_ln16_3_mid2_v" [fast_hls/sources/fast.cpp:14]   --->   Operation 165 'sext' 'sext_ln14_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln16_4_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln14_5, i2 0" [fast_hls/sources/fast.cpp:14]   --->   Operation 166 'bitconcatenate' 'sext_ln16_4_mid2_v_v_v_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (3.52ns)   --->   "%add_ln14_19 = add i64 %sext_ln16_4_mid2_v_v_v_v, i64 %img_in_read" [fast_hls/sources/fast.cpp:14]   --->   Operation 167 'add' 'add_ln14_19' <Predicate = (!icmp_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln16_4_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln14_19, i32 2, i32 63" [fast_hls/sources/fast.cpp:14]   --->   Operation 168 'partselect' 'sext_ln16_4_mid2_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln14_10 = sext i62 %sext_ln16_4_mid2_v" [fast_hls/sources/fast.cpp:14]   --->   Operation 169 'sext' 'sext_ln14_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %select_ln14_2" [fast_hls/sources/fast.cpp:16]   --->   Operation 170 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (3.46ns)   --->   "%add_ln39_1 = add i63 %zext_ln16, i63 %sext_ln14_6" [fast_hls/sources/fast.cpp:39]   --->   Operation 171 'add' 'add_ln39_1' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i63 %add_ln39_1" [fast_hls/sources/fast.cpp:39]   --->   Operation 172 'sext' 'sext_ln39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln39" [fast_hls/sources/fast.cpp:39]   --->   Operation 173 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (3.46ns)   --->   "%add_ln40 = add i63 %zext_ln16, i63 %sext_ln14_7" [fast_hls/sources/fast.cpp:40]   --->   Operation 174 'add' 'add_ln40' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i63 %add_ln40" [fast_hls/sources/fast.cpp:40]   --->   Operation 175 'sext' 'sext_ln40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40" [fast_hls/sources/fast.cpp:40]   --->   Operation 176 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (3.46ns)   --->   "%add_ln41 = add i63 %zext_ln16, i63 %sext_ln14_8" [fast_hls/sources/fast.cpp:41]   --->   Operation 177 'add' 'add_ln41' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i63 %add_ln41" [fast_hls/sources/fast.cpp:41]   --->   Operation 178 'sext' 'sext_ln41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln41" [fast_hls/sources/fast.cpp:41]   --->   Operation 179 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (3.46ns)   --->   "%add_ln42 = add i63 %zext_ln16, i63 %sext_ln14_9" [fast_hls/sources/fast.cpp:42]   --->   Operation 180 'add' 'add_ln42' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i63 %add_ln42" [fast_hls/sources/fast.cpp:42]   --->   Operation 181 'sext' 'sext_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln42" [fast_hls/sources/fast.cpp:42]   --->   Operation 182 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (3.46ns)   --->   "%add_ln43 = add i63 %zext_ln16, i63 %sext_ln14_10" [fast_hls/sources/fast.cpp:43]   --->   Operation 183 'add' 'add_ln43' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i63 %add_ln43" [fast_hls/sources/fast.cpp:43]   --->   Operation 184 'sext' 'sext_ln43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln43" [fast_hls/sources/fast.cpp:43]   --->   Operation 185 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 186 [1/2] (6.91ns)   --->   "%empty_22 = mul i62 %p_cast23, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 186 'mul' 'empty_22' <Predicate = (icmp_ln16)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (2.55ns)   --->   "%indvars_iv_next77 = add i32 %y, i32 1" [fast_hls/sources/fast.cpp:14]   --->   Operation 187 'add' 'indvars_iv_next77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i32 %add_ln14_7" [fast_hls/sources/fast.cpp:14]   --->   Operation 188 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 189 [2/2] (6.91ns)   --->   "%mul_ln14_2 = mul i62 %zext_ln14_4, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 189 'mul' 'mul_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.55ns)   --->   "%indvars_iv_next77_mid1 = add i32 %y, i32 2" [fast_hls/sources/fast.cpp:14]   --->   Operation 190 'add' 'indvars_iv_next77_mid1' <Predicate = (!icmp_ln14 & !icmp_ln16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [7/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 191 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%indvars_iv_next77_cast = zext i32 %indvars_iv_next77" [fast_hls/sources/fast.cpp:14]   --->   Operation 192 'zext' 'indvars_iv_next77_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [2/2] (6.91ns)   --->   "%empty_23 = mul i62 %indvars_iv_next77_cast, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 193 'mul' 'empty_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.69ns)   --->   "%select_ln14_6 = select i1 %icmp_ln16, i32 %y, i32 %indvars_iv_next77" [fast_hls/sources/fast.cpp:14]   --->   Operation 194 'select' 'select_ln14_6' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln14_2 = mul i62 %zext_ln14_4, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 195 'mul' 'mul_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [6/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 196 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 197 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 197 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 198 [1/1] (3.52ns)   --->   "%add_ln14_4 = add i64 %indvar_flatten, i64 1" [fast_hls/sources/fast.cpp:14]   --->   Operation 198 'add' 'add_ln14_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 20, i32 0, i32 0, i32 0, void @empty_0" [fast_hls/sources/fast.cpp:14]   --->   Operation 199 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/2] (6.91ns)   --->   "%empty_23 = mul i62 %indvars_iv_next77_cast, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 200 'mul' 'empty_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i32 %select_ln14_6" [fast_hls/sources/fast.cpp:14]   --->   Operation 201 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%indvars_iv_next77_cast_mid1 = zext i32 %indvars_iv_next77_mid1" [fast_hls/sources/fast.cpp:14]   --->   Operation 202 'zext' 'indvars_iv_next77_cast_mid1' <Predicate = (!icmp_ln14 & !icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (6.91ns)   --->   "%p_mid1134 = mul i62 %indvars_iv_next77_cast_mid1, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 203 'mul' 'p_mid1134' <Predicate = (!icmp_ln14 & !icmp_ln16)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (2.55ns)   --->   "%add_ln14_8 = add i33 %zext_ln14_2, i33 2" [fast_hls/sources/fast.cpp:14]   --->   Operation 204 'add' 'add_ln14_8' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [5/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 205 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 206 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 206 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 207 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 207 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 208 [1/1] (2.55ns)   --->   "%add_ln14_6 = add i33 %zext_ln14_2, i33 3" [fast_hls/sources/fast.cpp:14]   --->   Operation 208 'add' 'add_ln14_6' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/2] (6.91ns)   --->   "%p_mid1134 = mul i62 %indvars_iv_next77_cast_mid1, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 209 'mul' 'p_mid1134' <Predicate = (!icmp_ln14 & !icmp_ln16)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i33 %add_ln14_8" [fast_hls/sources/fast.cpp:14]   --->   Operation 210 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (6.91ns)   --->   "%mul_ln14_3 = mul i62 %zext_ln14_5, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 211 'mul' 'mul_ln14_3' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [4/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 212 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 213 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 214 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 214 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 215 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%select_ln14_4 = select i1 %icmp_ln16, i62 %empty_20, i62 %empty_23" [fast_hls/sources/fast.cpp:14]   --->   Operation 216 'select' 'select_ln14_4' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i33 %add_ln14_6" [fast_hls/sources/fast.cpp:14]   --->   Operation 217 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 218 [2/2] (6.91ns)   --->   "%mul_ln14_1 = mul i62 %zext_ln14_3, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 218 'mul' 'mul_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (1.34ns)   --->   "%select_ln14_8 = select i1 %icmp_ln16, i62 %empty_22, i62 %empty_20" [fast_hls/sources/fast.cpp:14]   --->   Operation 219 'select' 'select_ln14_8' <Predicate = (!icmp_ln14)> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (1.34ns)   --->   "%select_ln14_9 = select i1 %icmp_ln16, i62 %empty_23, i62 %p_mid1134" [fast_hls/sources/fast.cpp:14]   --->   Operation 220 'select' 'select_ln14_9' <Predicate = (!icmp_ln14)> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 221 [1/2] (6.91ns)   --->   "%mul_ln14_3 = mul i62 %zext_ln14_5, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 221 'mul' 'mul_ln14_3' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i32 %select_ln14_3" [fast_hls/sources/fast.cpp:16]   --->   Operation 222 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (3.46ns) (out node of the LUT)   --->   "%add_ln39 = add i62 %zext_ln16_1, i62 %select_ln14_4" [fast_hls/sources/fast.cpp:39]   --->   Operation 223 'add' 'add_ln39' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [3/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 224 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 225 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 225 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 226 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 226 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 227 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 227 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 228 [7/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 228 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 229 [1/1] (2.55ns)   --->   "%add_ln16 = add i32 %select_ln14_3, i32 1" [fast_hls/sources/fast.cpp:16]   --->   Operation 229 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (2.55ns)   --->   "%add_ln16_1 = add i32 %select_ln14_2, i32 1" [fast_hls/sources/fast.cpp:16]   --->   Operation 230 'add' 'add_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11check_thresiii.exit.i"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 232 [1/2] (6.91ns)   --->   "%mul_ln14_1 = mul i62 %zext_ln14_3, i62 %sext_ln14" [fast_hls/sources/fast.cpp:14]   --->   Operation 232 'mul' 'mul_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [2/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 233 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 234 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 234 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 235 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 235 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 236 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 236 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 237 [6/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 237 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 238 [1/7] (7.30ns)   --->   "%center_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [fast_hls/sources/fast.cpp:39]   --->   Operation 238 'readreq' 'center_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 239 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 240 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [1/1] (3.46ns)   --->   "%add_ln57_1 = add i62 %zext_ln16_1, i62 %mul_ln14_1" [fast_hls/sources/fast.cpp:57]   --->   Operation 241 'add' 'add_ln57_1' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 242 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 243 [5/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 243 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 244 [1/1] (7.30ns)   --->   "%center = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [fast_hls/sources/fast.cpp:39]   --->   Operation 244 'read' 'center' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 245 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [fast_hls/sources/fast.cpp:40]   --->   Operation 245 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 246 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 246 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 247 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 247 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 248 [4/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 248 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 249 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [fast_hls/sources/fast.cpp:40]   --->   Operation 249 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 250 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [fast_hls/sources/fast.cpp:41]   --->   Operation 250 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 251 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 251 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 252 [3/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 252 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 253 [1/1] (2.55ns)   --->   "%sub_ln70 = sub i32 %gmem_addr_1_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 253 'sub' 'sub_ln70' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_sgt  i32 %sub_ln70, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 254 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (2.55ns)   --->   "%sub_ln70_1 = sub i32 %center, i32 %gmem_addr_1_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 255 'sub' 'sub_ln70_1' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (2.47ns)   --->   "%icmp_ln70_1 = icmp_sgt  i32 %sub_ln70_1, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 256 'icmp' 'icmp_ln70_1' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [fast_hls/sources/fast.cpp:41]   --->   Operation 257 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 258 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [fast_hls/sources/fast.cpp:42]   --->   Operation 258 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 259 [2/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 259 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 260 [1/1] (2.55ns)   --->   "%sub_ln70_2 = sub i32 %gmem_addr_2_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 260 'sub' 'sub_ln70_2' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (2.47ns)   --->   "%icmp_ln70_2 = icmp_sgt  i32 %sub_ln70_2, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 261 'icmp' 'icmp_ln70_2' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (2.55ns)   --->   "%sub_ln70_3 = sub i32 %center, i32 %gmem_addr_2_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 262 'sub' 'sub_ln70_3' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (2.47ns)   --->   "%icmp_ln70_3 = icmp_sgt  i32 %sub_ln70_3, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 263 'icmp' 'icmp_ln70_3' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [fast_hls/sources/fast.cpp:42]   --->   Operation 264 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 265 [1/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [fast_hls/sources/fast.cpp:43]   --->   Operation 265 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_1)   --->   "%count_pre = or i1 %icmp_ln70, i1 %icmp_ln70_1" [fast_hls/sources/fast.cpp:70]   --->   Operation 266 'or' 'count_pre' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_1)   --->   "%zext_ln40 = zext i1 %count_pre" [fast_hls/sources/fast.cpp:40]   --->   Operation 267 'zext' 'zext_ln40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (2.55ns)   --->   "%sub_ln70_4 = sub i32 %gmem_addr_3_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 268 'sub' 'sub_ln70_4' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (2.47ns)   --->   "%icmp_ln70_4 = icmp_sgt  i32 %sub_ln70_4, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 269 'icmp' 'icmp_ln70_4' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (2.55ns)   --->   "%sub_ln70_5 = sub i32 %center, i32 %gmem_addr_3_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 270 'sub' 'sub_ln70_5' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (2.47ns)   --->   "%icmp_ln70_5 = icmp_sgt  i32 %sub_ln70_5, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 271 'icmp' 'icmp_ln70_5' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_1)   --->   "%or_ln70_1 = or i1 %icmp_ln70_4, i1 %icmp_ln70_5" [fast_hls/sources/fast.cpp:70]   --->   Operation 272 'or' 'or_ln70_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_1)   --->   "%zext_ln43 = zext i1 %or_ln70_1" [fast_hls/sources/fast.cpp:43]   --->   Operation 273 'zext' 'zext_ln43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [fast_hls/sources/fast.cpp:43]   --->   Operation 274 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 275 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln43_1 = add i2 %zext_ln40, i2 %zext_ln43" [fast_hls/sources/fast.cpp:43]   --->   Operation 275 'add' 'add_ln43_1' <Predicate = (!icmp_ln14)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.59>
ST_21 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_2)   --->   "%or_ln70 = or i1 %icmp_ln70_2, i1 %icmp_ln70_3" [fast_hls/sources/fast.cpp:70]   --->   Operation 276 'or' 'or_ln70' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_2)   --->   "%zext_ln42 = zext i1 %or_ln70" [fast_hls/sources/fast.cpp:42]   --->   Operation 277 'zext' 'zext_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (2.55ns)   --->   "%sub_ln70_6 = sub i32 %gmem_addr_4_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 278 'sub' 'sub_ln70_6' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (2.47ns)   --->   "%icmp_ln70_6 = icmp_sgt  i32 %sub_ln70_6, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 279 'icmp' 'icmp_ln70_6' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (2.55ns)   --->   "%sub_ln70_7 = sub i32 %center, i32 %gmem_addr_4_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 280 'sub' 'sub_ln70_7' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (2.47ns)   --->   "%icmp_ln70_7 = icmp_sgt  i32 %sub_ln70_7, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 281 'icmp' 'icmp_ln70_7' <Predicate = (!icmp_ln14)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_2)   --->   "%or_ln70_2 = or i1 %icmp_ln70_6, i1 %icmp_ln70_7" [fast_hls/sources/fast.cpp:70]   --->   Operation 282 'or' 'or_ln70_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_2)   --->   "%zext_ln43_1 = zext i1 %or_ln70_2" [fast_hls/sources/fast.cpp:43]   --->   Operation 283 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln43_2 = add i2 %zext_ln42, i2 %zext_ln43_1" [fast_hls/sources/fast.cpp:43]   --->   Operation 284 'add' 'add_ln43_2' <Predicate = (!icmp_ln14)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.98>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 20, i32 0, i32 0, i32 0, void @empty_0" [fast_hls/sources/fast.cpp:14]   --->   Operation 285 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_VITIS_LOOP_16_2_str"   --->   Operation 286 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 20, i32 0, i32 0, i32 0, void @empty_0" [fast_hls/sources/fast.cpp:14]   --->   Operation 287 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 20, i32 0, i32 0, i32 0, void @empty_0" [fast_hls/sources/fast.cpp:16]   --->   Operation 288 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fast_hls/sources/fast.cpp:16]   --->   Operation 289 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (3.46ns)   --->   "%add_ln52_2 = add i62 %zext_ln16_1, i62 %mul_ln14" [fast_hls/sources/fast.cpp:52]   --->   Operation 290 'add' 'add_ln52_2' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i2 %add_ln43_1" [fast_hls/sources/fast.cpp:43]   --->   Operation 291 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i2 %add_ln43_2" [fast_hls/sources/fast.cpp:43]   --->   Operation 292 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (1.56ns)   --->   "%count_pre_2 = add i3 %zext_ln43_3, i3 %zext_ln43_2" [fast_hls/sources/fast.cpp:43]   --->   Operation 293 'add' 'count_pre_2' <Predicate = (!icmp_ln14)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [1/1] (1.13ns)   --->   "%icmp_ln21 = icmp_ult  i3 %count_pre_2, i3 3" [fast_hls/sources/fast.cpp:21]   --->   Operation 294 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln14)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %_Z11check_thresiii.exit.i13, void" [fast_hls/sources/fast.cpp:21]   --->   Operation 295 'br' 'br_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln52_2, i2 0" [fast_hls/sources/fast.cpp:52]   --->   Operation 296 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (3.52ns)   --->   "%add_ln52_1 = add i64 %shl_ln2, i64 %add_ln52" [fast_hls/sources/fast.cpp:52]   --->   Operation 297 'add' 'add_ln52_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:52]   --->   Operation 298 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %trunc_ln1" [fast_hls/sources/fast.cpp:52]   --->   Operation 299 'sext' 'sext_ln52' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln52" [fast_hls/sources/fast.cpp:52]   --->   Operation 300 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (3.46ns)   --->   "%add_ln53_1 = add i62 %zext_ln16_1, i62 %mul_ln14_2" [fast_hls/sources/fast.cpp:53]   --->   Operation 301 'add' 'add_ln53_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln53_1, i2 0" [fast_hls/sources/fast.cpp:53]   --->   Operation 302 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (3.52ns)   --->   "%add_ln53_2 = add i64 %shl_ln3, i64 %add_ln53" [fast_hls/sources/fast.cpp:53]   --->   Operation 303 'add' 'add_ln53_2' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_2, i32 2, i32 63" [fast_hls/sources/fast.cpp:53]   --->   Operation 304 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln2" [fast_hls/sources/fast.cpp:53]   --->   Operation 305 'sext' 'sext_ln53' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln53" [fast_hls/sources/fast.cpp:53]   --->   Operation 306 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (3.46ns)   --->   "%add_ln54 = add i62 %zext_ln16_1, i62 %select_ln14_8" [fast_hls/sources/fast.cpp:54]   --->   Operation 307 'add' 'add_ln54' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln54, i2 0" [fast_hls/sources/fast.cpp:54]   --->   Operation 308 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (3.52ns)   --->   "%add_ln54_1 = add i64 %shl_ln4, i64 %empty" [fast_hls/sources/fast.cpp:54]   --->   Operation 309 'add' 'add_ln54_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:54]   --->   Operation 310 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln3" [fast_hls/sources/fast.cpp:54]   --->   Operation 311 'sext' 'sext_ln54' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln54" [fast_hls/sources/fast.cpp:54]   --->   Operation 312 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (3.46ns)   --->   "%add_ln55 = add i62 %zext_ln16_1, i62 %select_ln14_9" [fast_hls/sources/fast.cpp:55]   --->   Operation 313 'add' 'add_ln55' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln55, i2 0" [fast_hls/sources/fast.cpp:55]   --->   Operation 314 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (3.52ns)   --->   "%add_ln55_1 = add i64 %shl_ln5, i64 %empty" [fast_hls/sources/fast.cpp:55]   --->   Operation 315 'add' 'add_ln55_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:55]   --->   Operation 316 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i62 %trunc_ln4" [fast_hls/sources/fast.cpp:55]   --->   Operation 317 'sext' 'sext_ln55' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln55" [fast_hls/sources/fast.cpp:55]   --->   Operation 318 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (3.46ns)   --->   "%add_ln56 = add i62 %zext_ln16_1, i62 %mul_ln14_3" [fast_hls/sources/fast.cpp:56]   --->   Operation 319 'add' 'add_ln56' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln56, i2 0" [fast_hls/sources/fast.cpp:56]   --->   Operation 320 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (3.52ns)   --->   "%add_ln56_1 = add i64 %shl_ln6, i64 %add_ln53" [fast_hls/sources/fast.cpp:56]   --->   Operation 321 'add' 'add_ln56_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln56_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:56]   --->   Operation 322 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln5" [fast_hls/sources/fast.cpp:56]   --->   Operation 323 'sext' 'sext_ln56' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln56" [fast_hls/sources/fast.cpp:56]   --->   Operation 324 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln57_1, i2 0" [fast_hls/sources/fast.cpp:57]   --->   Operation 325 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (3.52ns)   --->   "%add_ln57 = add i64 %shl_ln7, i64 %add_ln52" [fast_hls/sources/fast.cpp:57]   --->   Operation 326 'add' 'add_ln57' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57, i32 2, i32 63" [fast_hls/sources/fast.cpp:57]   --->   Operation 327 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln6" [fast_hls/sources/fast.cpp:57]   --->   Operation 328 'sext' 'sext_ln57' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln57" [fast_hls/sources/fast.cpp:57]   --->   Operation 329 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (3.52ns)   --->   "%add_ln58_1 = add i64 %shl_ln7, i64 %add_ln58" [fast_hls/sources/fast.cpp:58]   --->   Operation 330 'add' 'add_ln58_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln58_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:58]   --->   Operation 331 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln7" [fast_hls/sources/fast.cpp:58]   --->   Operation 332 'sext' 'sext_ln58' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln58" [fast_hls/sources/fast.cpp:58]   --->   Operation 333 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (3.52ns)   --->   "%add_ln59_1 = add i64 %shl_ln6, i64 %add_ln59" [fast_hls/sources/fast.cpp:59]   --->   Operation 334 'add' 'add_ln59_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln59_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:59]   --->   Operation 335 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i62 %trunc_ln8" [fast_hls/sources/fast.cpp:59]   --->   Operation 336 'sext' 'sext_ln59' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln59" [fast_hls/sources/fast.cpp:59]   --->   Operation 337 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (3.52ns)   --->   "%add_ln60_1 = add i64 %shl_ln5, i64 %add_ln60" [fast_hls/sources/fast.cpp:60]   --->   Operation 338 'add' 'add_ln60_1' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_1, i32 2, i32 63" [fast_hls/sources/fast.cpp:60]   --->   Operation 339 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln9" [fast_hls/sources/fast.cpp:60]   --->   Operation 340 'sext' 'sext_ln60' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln60" [fast_hls/sources/fast.cpp:60]   --->   Operation 341 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (3.52ns)   --->   "%add_ln61 = add i64 %shl_ln4, i64 %add_ln60" [fast_hls/sources/fast.cpp:61]   --->   Operation 342 'add' 'add_ln61' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln61, i32 2, i32 63" [fast_hls/sources/fast.cpp:61]   --->   Operation 343 'partselect' 'trunc_ln10' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i62 %trunc_ln10" [fast_hls/sources/fast.cpp:61]   --->   Operation 344 'sext' 'sext_ln61' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln61" [fast_hls/sources/fast.cpp:61]   --->   Operation 345 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (3.52ns)   --->   "%add_ln62 = add i64 %shl_ln3, i64 %add_ln59" [fast_hls/sources/fast.cpp:62]   --->   Operation 346 'add' 'add_ln62' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [fast_hls/sources/fast.cpp:62]   --->   Operation 347 'partselect' 'trunc_ln11' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln11" [fast_hls/sources/fast.cpp:62]   --->   Operation 348 'sext' 'sext_ln62' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln62" [fast_hls/sources/fast.cpp:62]   --->   Operation 349 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (3.52ns)   --->   "%add_ln63 = add i64 %shl_ln2, i64 %add_ln58" [fast_hls/sources/fast.cpp:63]   --->   Operation 350 'add' 'add_ln63' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63, i32 2, i32 63" [fast_hls/sources/fast.cpp:63]   --->   Operation 351 'partselect' 'trunc_ln12' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i62 %trunc_ln12" [fast_hls/sources/fast.cpp:63]   --->   Operation 352 'sext' 'sext_ln63' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln63" [fast_hls/sources/fast.cpp:63]   --->   Operation 353 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln39, i2 0" [fast_hls/sources/fast.cpp:39]   --->   Operation 354 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (3.52ns)   --->   "%empty_24 = add i64 %tmp, i64 %img_out_read" [fast_hls/sources/fast.cpp:39]   --->   Operation 355 'add' 'empty_24' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_24, i32 2, i32 63" [fast_hls/sources/fast.cpp:29]   --->   Operation 356 'partselect' 'trunc_ln13' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln13" [fast_hls/sources/fast.cpp:29]   --->   Operation 357 'sext' 'sext_ln29' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln29" [fast_hls/sources/fast.cpp:29]   --->   Operation 358 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln39, i2 0" [fast_hls/sources/fast.cpp:23]   --->   Operation 359 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln14 & icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %shl_ln1, i64 %img_out_read" [fast_hls/sources/fast.cpp:23]   --->   Operation 360 'add' 'add_ln23' <Predicate = (!icmp_ln14 & icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [fast_hls/sources/fast.cpp:23]   --->   Operation 361 'partselect' 'trunc_ln' <Predicate = (!icmp_ln14 & icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i62 %trunc_ln" [fast_hls/sources/fast.cpp:23]   --->   Operation 362 'sext' 'sext_ln23' <Predicate = (!icmp_ln14 & icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln23" [fast_hls/sources/fast.cpp:23]   --->   Operation 363 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln14 & icmp_ln21)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 364 [7/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 364 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 365 [1/1] (7.30ns)   --->   "%gmem_addr_18_req165 = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [fast_hls/sources/fast.cpp:29]   --->   Operation 365 'writereq' 'gmem_addr_18_req165' <Predicate = (!icmp_ln14 & !icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 366 [1/1] (7.30ns)   --->   "%gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [fast_hls/sources/fast.cpp:23]   --->   Operation 366 'writereq' 'gmem_addr_5_req' <Predicate = (!icmp_ln14 & icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 367 [6/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 367 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 368 [7/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 368 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 369 [1/1] (7.30ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_5, i32 0, i4 15" [fast_hls/sources/fast.cpp:23]   --->   Operation 369 'write' 'write_ln23' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 370 [5/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 370 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 371 [6/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 371 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 372 [7/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 372 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 373 [5/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [fast_hls/sources/fast.cpp:23]   --->   Operation 373 'writeresp' 'gmem_addr_5_resp' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 374 [4/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 374 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 375 [5/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 375 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 376 [6/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 376 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 377 [7/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 377 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 378 [4/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [fast_hls/sources/fast.cpp:23]   --->   Operation 378 'writeresp' 'gmem_addr_5_resp' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 379 [3/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 379 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 380 [4/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 380 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 381 [5/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 381 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 382 [6/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 382 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 383 [7/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 383 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 384 [3/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [fast_hls/sources/fast.cpp:23]   --->   Operation 384 'writeresp' 'gmem_addr_5_resp' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 385 [2/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 385 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 386 [3/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 386 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 387 [4/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 387 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 388 [5/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 388 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 389 [6/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 389 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 390 [7/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 390 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 391 [2/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [fast_hls/sources/fast.cpp:23]   --->   Operation 391 'writeresp' 'gmem_addr_5_resp' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 392 [1/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [fast_hls/sources/fast.cpp:52]   --->   Operation 392 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 393 [2/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 393 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 394 [3/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 394 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 395 [4/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 395 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 396 [5/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 396 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 397 [6/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 397 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 398 [1/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [fast_hls/sources/fast.cpp:23]   --->   Operation 398 'writeresp' 'gmem_addr_5_resp' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [fast_hls/sources/fast.cpp:24]   --->   Operation 399 'br' 'br_ln24' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 400 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [fast_hls/sources/fast.cpp:52]   --->   Operation 400 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 401 [1/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [fast_hls/sources/fast.cpp:53]   --->   Operation 401 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 402 [2/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 402 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 403 [3/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 403 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 404 [4/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 404 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 405 [5/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 405 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 406 [1/1] (2.55ns)   --->   "%sub_ln70_8 = sub i32 %gmem_addr_6_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 406 'sub' 'sub_ln70_8' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 407 [1/1] (2.47ns)   --->   "%icmp_ln70_8 = icmp_sgt  i32 %sub_ln70_8, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 407 'icmp' 'icmp_ln70_8' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 408 [1/1] (2.55ns)   --->   "%sub_ln70_9 = sub i32 %center, i32 %gmem_addr_6_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 408 'sub' 'sub_ln70_9' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [1/1] (2.47ns)   --->   "%icmp_ln70_9 = icmp_sgt  i32 %sub_ln70_9, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 409 'icmp' 'icmp_ln70_9' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 410 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [fast_hls/sources/fast.cpp:53]   --->   Operation 410 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 411 [1/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [fast_hls/sources/fast.cpp:54]   --->   Operation 411 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 412 [2/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 412 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 413 [3/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 413 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 414 [4/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 414 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%count_for = or i1 %icmp_ln70_8, i1 %icmp_ln70_9" [fast_hls/sources/fast.cpp:70]   --->   Operation 415 'or' 'count_for' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%zext_ln52 = zext i1 %count_for" [fast_hls/sources/fast.cpp:52]   --->   Operation 416 'zext' 'zext_ln52' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (2.55ns)   --->   "%sub_ln70_10 = sub i32 %gmem_addr_7_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 417 'sub' 'sub_ln70_10' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 418 [1/1] (2.47ns)   --->   "%icmp_ln70_10 = icmp_sgt  i32 %sub_ln70_10, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 418 'icmp' 'icmp_ln70_10' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 419 [1/1] (2.55ns)   --->   "%sub_ln70_11 = sub i32 %center, i32 %gmem_addr_7_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 419 'sub' 'sub_ln70_11' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 420 [1/1] (2.47ns)   --->   "%icmp_ln70_11 = icmp_sgt  i32 %sub_ln70_11, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 420 'icmp' 'icmp_ln70_11' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%or_ln70_4 = or i1 %icmp_ln70_10, i1 %icmp_ln70_11" [fast_hls/sources/fast.cpp:70]   --->   Operation 421 'or' 'or_ln70_4' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%zext_ln54 = zext i1 %or_ln70_4" [fast_hls/sources/fast.cpp:54]   --->   Operation 422 'zext' 'zext_ln54' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [fast_hls/sources/fast.cpp:54]   --->   Operation 423 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 424 [1/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [fast_hls/sources/fast.cpp:55]   --->   Operation 424 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 425 [2/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 425 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 426 [3/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 426 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 427 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln27 = add i2 %zext_ln52, i2 %zext_ln54" [fast_hls/sources/fast.cpp:27]   --->   Operation 427 'add' 'add_ln27' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 428 [1/1] (2.55ns)   --->   "%sub_ln70_12 = sub i32 %gmem_addr_8_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 428 'sub' 'sub_ln70_12' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 429 [1/1] (2.47ns)   --->   "%icmp_ln70_12 = icmp_sgt  i32 %sub_ln70_12, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 429 'icmp' 'icmp_ln70_12' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 430 [1/1] (2.55ns)   --->   "%sub_ln70_13 = sub i32 %center, i32 %gmem_addr_8_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 430 'sub' 'sub_ln70_13' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 431 [1/1] (2.47ns)   --->   "%icmp_ln70_13 = icmp_sgt  i32 %sub_ln70_13, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 431 'icmp' 'icmp_ln70_13' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 432 [1/1] (0.97ns)   --->   "%or_ln70_5 = or i1 %icmp_ln70_12, i1 %icmp_ln70_13" [fast_hls/sources/fast.cpp:70]   --->   Operation 432 'or' 'or_ln70_5' <Predicate = (!icmp_ln21)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [fast_hls/sources/fast.cpp:55]   --->   Operation 433 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 434 [1/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [fast_hls/sources/fast.cpp:56]   --->   Operation 434 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 435 [2/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 435 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i2 %add_ln27" [fast_hls/sources/fast.cpp:27]   --->   Operation 436 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_33 : Operation 437 [1/1] (1.65ns)   --->   "%add_ln27_1 = add i3 %zext_ln27_1, i3 %count_pre_2" [fast_hls/sources/fast.cpp:27]   --->   Operation 437 'add' 'add_ln27_1' <Predicate = (!icmp_ln21)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 438 [1/1] (2.55ns)   --->   "%sub_ln70_14 = sub i32 %gmem_addr_9_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 438 'sub' 'sub_ln70_14' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 439 [1/1] (2.47ns)   --->   "%icmp_ln70_14 = icmp_sgt  i32 %sub_ln70_14, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 439 'icmp' 'icmp_ln70_14' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [1/1] (2.55ns)   --->   "%sub_ln70_15 = sub i32 %center, i32 %gmem_addr_9_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 440 'sub' 'sub_ln70_15' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 441 [1/1] (2.47ns)   --->   "%icmp_ln70_15 = icmp_sgt  i32 %sub_ln70_15, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 441 'icmp' 'icmp_ln70_15' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 442 [1/1] (0.97ns)   --->   "%or_ln70_6 = or i1 %icmp_ln70_14, i1 %icmp_ln70_15" [fast_hls/sources/fast.cpp:70]   --->   Operation 442 'or' 'or_ln70_6' <Predicate = (!icmp_ln21)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 443 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [fast_hls/sources/fast.cpp:56]   --->   Operation 443 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 444 [1/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [fast_hls/sources/fast.cpp:57]   --->   Operation 444 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 445 [7/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 445 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 446 [1/1] (2.55ns)   --->   "%sub_ln70_16 = sub i32 %gmem_addr_10_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 446 'sub' 'sub_ln70_16' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 447 [1/1] (2.47ns)   --->   "%icmp_ln70_16 = icmp_sgt  i32 %sub_ln70_16, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 447 'icmp' 'icmp_ln70_16' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 448 [1/1] (2.55ns)   --->   "%sub_ln70_17 = sub i32 %center, i32 %gmem_addr_10_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 448 'sub' 'sub_ln70_17' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [1/1] (2.47ns)   --->   "%icmp_ln70_17 = icmp_sgt  i32 %sub_ln70_17, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 449 'icmp' 'icmp_ln70_17' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 450 [1/1] (0.97ns)   --->   "%or_ln70_7 = or i1 %icmp_ln70_16, i1 %icmp_ln70_17" [fast_hls/sources/fast.cpp:70]   --->   Operation 450 'or' 'or_ln70_7' <Predicate = (!icmp_ln21)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [fast_hls/sources/fast.cpp:57]   --->   Operation 451 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 452 [6/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 452 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 453 [7/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 453 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i1 %or_ln70_5" [fast_hls/sources/fast.cpp:55]   --->   Operation 454 'zext' 'zext_ln55' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i1 %or_ln70_6" [fast_hls/sources/fast.cpp:56]   --->   Operation 455 'zext' 'zext_ln56' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i1 %or_ln70_7" [fast_hls/sources/fast.cpp:57]   --->   Operation 456 'zext' 'zext_ln57' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 457 [1/1] (2.55ns)   --->   "%sub_ln70_18 = sub i32 %gmem_addr_11_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 457 'sub' 'sub_ln70_18' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 458 [1/1] (2.47ns)   --->   "%icmp_ln70_18 = icmp_sgt  i32 %sub_ln70_18, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 458 'icmp' 'icmp_ln70_18' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 459 [1/1] (2.55ns)   --->   "%sub_ln70_19 = sub i32 %center, i32 %gmem_addr_11_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 459 'sub' 'sub_ln70_19' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 460 [1/1] (2.47ns)   --->   "%icmp_ln70_19 = icmp_sgt  i32 %sub_ln70_19, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 460 'icmp' 'icmp_ln70_19' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 461 [1/1] (0.97ns)   --->   "%or_ln70_8 = or i1 %icmp_ln70_18, i1 %icmp_ln70_19" [fast_hls/sources/fast.cpp:70]   --->   Operation 461 'or' 'or_ln70_8' <Predicate = (!icmp_ln21)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 462 [5/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 462 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 463 [6/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 463 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 464 [7/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 464 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i3 %add_ln27_1" [fast_hls/sources/fast.cpp:27]   --->   Operation 465 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_2 = add i2 %zext_ln56, i2 %zext_ln57" [fast_hls/sources/fast.cpp:27]   --->   Operation 466 'add' 'add_ln27_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 467 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln27_3 = add i2 %add_ln27_2, i2 %zext_ln55" [fast_hls/sources/fast.cpp:27]   --->   Operation 467 'add' 'add_ln27_3' <Predicate = (!icmp_ln21)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_36 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i2 %add_ln27_3" [fast_hls/sources/fast.cpp:27]   --->   Operation 468 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 469 [1/1] (1.65ns)   --->   "%add_ln27_4 = add i4 %zext_ln27_3, i4 %zext_ln27_2" [fast_hls/sources/fast.cpp:27]   --->   Operation 469 'add' 'add_ln27_4' <Predicate = (!icmp_ln21)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 470 [4/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 470 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 471 [5/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 471 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 472 [6/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 472 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 473 [7/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 473 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 474 [3/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 474 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 475 [4/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 475 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 476 [5/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 476 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 477 [6/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 477 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 478 [7/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 478 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 479 [2/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 479 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 480 [3/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 480 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 481 [4/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 481 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 482 [5/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 482 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 483 [6/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 483 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 484 [7/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 484 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 485 [1/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [fast_hls/sources/fast.cpp:58]   --->   Operation 485 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 486 [2/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 486 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 487 [3/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 487 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 488 [4/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 488 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 489 [5/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 489 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 490 [6/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 490 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 491 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [fast_hls/sources/fast.cpp:58]   --->   Operation 491 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 492 [1/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [fast_hls/sources/fast.cpp:59]   --->   Operation 492 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 493 [2/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 493 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 494 [3/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 494 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 495 [4/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 495 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 496 [5/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 496 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 497 [1/1] (2.55ns)   --->   "%sub_ln70_20 = sub i32 %gmem_addr_12_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 497 'sub' 'sub_ln70_20' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 498 [1/1] (2.47ns)   --->   "%icmp_ln70_20 = icmp_sgt  i32 %sub_ln70_20, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 498 'icmp' 'icmp_ln70_20' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 499 [1/1] (2.55ns)   --->   "%sub_ln70_21 = sub i32 %center, i32 %gmem_addr_12_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 499 'sub' 'sub_ln70_21' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 500 [1/1] (2.47ns)   --->   "%icmp_ln70_21 = icmp_sgt  i32 %sub_ln70_21, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 500 'icmp' 'icmp_ln70_21' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 501 [1/1] (0.97ns)   --->   "%or_ln70_9 = or i1 %icmp_ln70_20, i1 %icmp_ln70_21" [fast_hls/sources/fast.cpp:70]   --->   Operation 501 'or' 'or_ln70_9' <Predicate = (!icmp_ln21)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 502 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [fast_hls/sources/fast.cpp:59]   --->   Operation 502 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 503 [1/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [fast_hls/sources/fast.cpp:60]   --->   Operation 503 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 504 [2/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 504 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 505 [3/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 505 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 506 [4/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 506 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 507 [1/1] (2.55ns)   --->   "%sub_ln70_22 = sub i32 %gmem_addr_13_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 507 'sub' 'sub_ln70_22' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 508 [1/1] (2.47ns)   --->   "%icmp_ln70_22 = icmp_sgt  i32 %sub_ln70_22, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 508 'icmp' 'icmp_ln70_22' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 509 [1/1] (2.55ns)   --->   "%sub_ln70_23 = sub i32 %center, i32 %gmem_addr_13_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 509 'sub' 'sub_ln70_23' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 510 [1/1] (2.47ns)   --->   "%icmp_ln70_23 = icmp_sgt  i32 %sub_ln70_23, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 510 'icmp' 'icmp_ln70_23' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 511 [1/1] (0.97ns)   --->   "%or_ln70_10 = or i1 %icmp_ln70_22, i1 %icmp_ln70_23" [fast_hls/sources/fast.cpp:70]   --->   Operation 511 'or' 'or_ln70_10' <Predicate = (!icmp_ln21)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 512 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [fast_hls/sources/fast.cpp:60]   --->   Operation 512 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 513 [1/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [fast_hls/sources/fast.cpp:61]   --->   Operation 513 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 514 [2/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 514 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 515 [3/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 515 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i1 %or_ln70_8" [fast_hls/sources/fast.cpp:58]   --->   Operation 516 'zext' 'zext_ln58' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_44 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i1 %or_ln70_9" [fast_hls/sources/fast.cpp:59]   --->   Operation 517 'zext' 'zext_ln59' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_44 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i1 %or_ln70_10" [fast_hls/sources/fast.cpp:60]   --->   Operation 518 'zext' 'zext_ln60' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_44 : Operation 519 [1/1] (2.55ns)   --->   "%sub_ln70_24 = sub i32 %gmem_addr_14_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 519 'sub' 'sub_ln70_24' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 520 [1/1] (2.47ns)   --->   "%icmp_ln70_24 = icmp_sgt  i32 %sub_ln70_24, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 520 'icmp' 'icmp_ln70_24' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 521 [1/1] (2.55ns)   --->   "%sub_ln70_25 = sub i32 %center, i32 %gmem_addr_14_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 521 'sub' 'sub_ln70_25' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 522 [1/1] (2.47ns)   --->   "%icmp_ln70_25 = icmp_sgt  i32 %sub_ln70_25, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 522 'icmp' 'icmp_ln70_25' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 523 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [fast_hls/sources/fast.cpp:61]   --->   Operation 523 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 524 [1/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [fast_hls/sources/fast.cpp:62]   --->   Operation 524 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 525 [2/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 525 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_5 = add i2 %zext_ln59, i2 %zext_ln60" [fast_hls/sources/fast.cpp:27]   --->   Operation 526 'add' 'add_ln27_5' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_44 : Operation 527 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln27_6 = add i2 %add_ln27_5, i2 %zext_ln58" [fast_hls/sources/fast.cpp:27]   --->   Operation 527 'add' 'add_ln27_6' <Predicate = (!icmp_ln21)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_7)   --->   "%or_ln70_11 = or i1 %icmp_ln70_24, i1 %icmp_ln70_25" [fast_hls/sources/fast.cpp:70]   --->   Operation 528 'or' 'or_ln70_11' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_7)   --->   "%zext_ln61 = zext i1 %or_ln70_11" [fast_hls/sources/fast.cpp:61]   --->   Operation 529 'zext' 'zext_ln61' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_45 : Operation 530 [1/1] (2.55ns)   --->   "%sub_ln70_26 = sub i32 %gmem_addr_15_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 530 'sub' 'sub_ln70_26' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 531 [1/1] (2.47ns)   --->   "%icmp_ln70_26 = icmp_sgt  i32 %sub_ln70_26, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 531 'icmp' 'icmp_ln70_26' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 532 [1/1] (2.55ns)   --->   "%sub_ln70_27 = sub i32 %center, i32 %gmem_addr_15_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 532 'sub' 'sub_ln70_27' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 533 [1/1] (2.47ns)   --->   "%icmp_ln70_27 = icmp_sgt  i32 %sub_ln70_27, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 533 'icmp' 'icmp_ln70_27' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_7)   --->   "%or_ln70_12 = or i1 %icmp_ln70_26, i1 %icmp_ln70_27" [fast_hls/sources/fast.cpp:70]   --->   Operation 534 'or' 'or_ln70_12' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_7)   --->   "%zext_ln62 = zext i1 %or_ln70_12" [fast_hls/sources/fast.cpp:62]   --->   Operation 535 'zext' 'zext_ln62' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_45 : Operation 536 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [fast_hls/sources/fast.cpp:62]   --->   Operation 536 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 537 [1/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [fast_hls/sources/fast.cpp:63]   --->   Operation 537 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 538 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln27_7 = add i2 %zext_ln61, i2 %zext_ln62" [fast_hls/sources/fast.cpp:27]   --->   Operation 538 'add' 'add_ln27_7' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 539 [1/1] (2.55ns)   --->   "%sub_ln70_28 = sub i32 %gmem_addr_16_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 539 'sub' 'sub_ln70_28' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 540 [1/1] (2.47ns)   --->   "%icmp_ln70_28 = icmp_sgt  i32 %sub_ln70_28, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 540 'icmp' 'icmp_ln70_28' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 541 [1/1] (2.55ns)   --->   "%sub_ln70_29 = sub i32 %center, i32 %gmem_addr_16_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 541 'sub' 'sub_ln70_29' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 542 [1/1] (2.47ns)   --->   "%icmp_ln70_29 = icmp_sgt  i32 %sub_ln70_29, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 542 'icmp' 'icmp_ln70_29' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 543 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [fast_hls/sources/fast.cpp:63]   --->   Operation 543 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 6.59>
ST_47 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_8)   --->   "%or_ln70_13 = or i1 %icmp_ln70_28, i1 %icmp_ln70_29" [fast_hls/sources/fast.cpp:70]   --->   Operation 544 'or' 'or_ln70_13' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_8)   --->   "%zext_ln63 = zext i1 %or_ln70_13" [fast_hls/sources/fast.cpp:63]   --->   Operation 545 'zext' 'zext_ln63' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_47 : Operation 546 [1/1] (2.55ns)   --->   "%sub_ln70_30 = sub i32 %gmem_addr_17_read, i32 %center" [fast_hls/sources/fast.cpp:70]   --->   Operation 546 'sub' 'sub_ln70_30' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 547 [1/1] (2.47ns)   --->   "%icmp_ln70_30 = icmp_sgt  i32 %sub_ln70_30, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 547 'icmp' 'icmp_ln70_30' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 548 [1/1] (2.55ns)   --->   "%sub_ln70_31 = sub i32 %center, i32 %gmem_addr_17_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 548 'sub' 'sub_ln70_31' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 549 [1/1] (2.47ns)   --->   "%icmp_ln70_31 = icmp_sgt  i32 %sub_ln70_31, i32 %threshold_read" [fast_hls/sources/fast.cpp:70]   --->   Operation 549 'icmp' 'icmp_ln70_31' <Predicate = (!icmp_ln21)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_8)   --->   "%or_ln70_14 = or i1 %icmp_ln70_30, i1 %icmp_ln70_31" [fast_hls/sources/fast.cpp:70]   --->   Operation 550 'or' 'or_ln70_14' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_8)   --->   "%zext_ln27 = zext i1 %or_ln70_14" [fast_hls/sources/fast.cpp:27]   --->   Operation 551 'zext' 'zext_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_47 : Operation 552 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln27_8 = add i2 %zext_ln63, i2 %zext_ln27" [fast_hls/sources/fast.cpp:27]   --->   Operation 552 'add' 'add_ln27_8' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.79>
ST_48 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %add_ln27_4" [fast_hls/sources/fast.cpp:27]   --->   Operation 553 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_48 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i2 %add_ln27_6" [fast_hls/sources/fast.cpp:27]   --->   Operation 554 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_48 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i2 %add_ln27_7" [fast_hls/sources/fast.cpp:27]   --->   Operation 555 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_48 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i2 %add_ln27_8" [fast_hls/sources/fast.cpp:27]   --->   Operation 556 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_48 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_9 = add i3 %zext_ln27_7, i3 %zext_ln27_6" [fast_hls/sources/fast.cpp:27]   --->   Operation 557 'add' 'add_ln27_9' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_48 : Operation 558 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln27_10 = add i3 %add_ln27_9, i3 %zext_ln27_5" [fast_hls/sources/fast.cpp:27]   --->   Operation 558 'add' 'add_ln27_10' <Predicate = (!icmp_ln21)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_48 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i3 %add_ln27_10" [fast_hls/sources/fast.cpp:27]   --->   Operation 559 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_48 : Operation 560 [1/1] (1.73ns)   --->   "%count_1 = add i5 %zext_ln27_8, i5 %zext_ln27_4" [fast_hls/sources/fast.cpp:27]   --->   Operation 560 'add' 'count_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 561 [1/1] (1.36ns)   --->   "%icmp_ln28 = icmp_ugt  i5 %count_1, i5 11" [fast_hls/sources/fast.cpp:28]   --->   Operation 561 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void, void" [fast_hls/sources/fast.cpp:28]   --->   Operation 562 'br' 'br_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 563 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_18, i32 0, i4 15" [fast_hls/sources/fast.cpp:31]   --->   Operation 563 'write' 'write_ln31' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 564 [5/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:31]   --->   Operation 564 'writeresp' 'gmem_addr_18_resp' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 565 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_18, i32 255, i4 15" [fast_hls/sources/fast.cpp:29]   --->   Operation 565 'write' 'write_ln29' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 566 [4/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:31]   --->   Operation 566 'writeresp' 'gmem_addr_18_resp' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 567 [5/5] (7.30ns)   --->   "%gmem_addr_18_resp166 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:29]   --->   Operation 567 'writeresp' 'gmem_addr_18_resp166' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 568 [3/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:31]   --->   Operation 568 'writeresp' 'gmem_addr_18_resp' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 569 [4/5] (7.30ns)   --->   "%gmem_addr_18_resp166 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:29]   --->   Operation 569 'writeresp' 'gmem_addr_18_resp166' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 570 [2/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:31]   --->   Operation 570 'writeresp' 'gmem_addr_18_resp' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 571 [3/5] (7.30ns)   --->   "%gmem_addr_18_resp166 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:29]   --->   Operation 571 'writeresp' 'gmem_addr_18_resp166' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 572 [1/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:31]   --->   Operation 572 'writeresp' 'gmem_addr_18_resp' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 573 'br' 'br_ln0' <Predicate = (!icmp_ln21 & !icmp_ln28)> <Delay = 0.00>
ST_54 : Operation 574 [2/5] (7.30ns)   --->   "%gmem_addr_18_resp166 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:29]   --->   Operation 574 'writeresp' 'gmem_addr_18_resp166' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 575 [1/5] (7.30ns)   --->   "%gmem_addr_18_resp166 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18" [fast_hls/sources/fast.cpp:29]   --->   Operation 575 'writeresp' 'gmem_addr_18_resp166' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [fast_hls/sources/fast.cpp:29]   --->   Operation 576 'br' 'br_ln29' <Predicate = (!icmp_ln21 & icmp_ln28)> <Delay = 0.00>

State 56 <SV = 11> <Delay = 0.00>
ST_56 : Operation 577 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [fast_hls/sources/fast.cpp:33]   --->   Operation 577 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.72ns
The critical path consists of the following:
	s_axi read on port 'rows' (fast_hls/sources/fast.cpp:3) [25]  (1 ns)
	'add' operation ('add_ln14_1', fast_hls/sources/fast.cpp:14) [32]  (2.55 ns)
	'icmp' operation ('icmp', fast_hls/sources/fast.cpp:14) [50]  (2.47 ns)
	'select' operation ('select_ln14', fast_hls/sources/fast.cpp:14) [52]  (0.698 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', fast_hls/sources/fast.cpp:14) [59]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', fast_hls/sources/fast.cpp:14) [59]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'phi' operation ('y', fast_hls/sources/fast.cpp:14) with incoming values : ('select_ln14_6', fast_hls/sources/fast.cpp:14) [64]  (0 ns)
	'mul' operation ('empty_20', fast_hls/sources/fast.cpp:14) [70]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_20', fast_hls/sources/fast.cpp:14) [70]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln14_4', fast_hls/sources/fast.cpp:14) [111]  (6.91 ns)

 <State 7>: 6.94ns
The critical path consists of the following:
	'add' operation ('add_ln14_9', fast_hls/sources/fast.cpp:14) [112]  (3.47 ns)
	'add' operation ('add_ln14_10', fast_hls/sources/fast.cpp:14) [113]  (3.47 ns)

 <State 8>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln14_11', fast_hls/sources/fast.cpp:14) [115]  (3.52 ns)
	'add' operation ('add_ln39_1', fast_hls/sources/fast.cpp:39) [146]  (3.47 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:39) [149]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:39) [150]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:40) [156]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:41) [167]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:42) [179]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:43) [190]  (7.3 ns)

 <State 21>: 6.59ns
The critical path consists of the following:
	'sub' operation ('sub_ln70_6', fast_hls/sources/fast.cpp:70) [191]  (2.55 ns)
	'icmp' operation ('icmp_ln70_6', fast_hls/sources/fast.cpp:70) [192]  (2.47 ns)
	'or' operation ('or_ln70_2', fast_hls/sources/fast.cpp:70) [195]  (0 ns)
	'add' operation ('add_ln43_2', fast_hls/sources/fast.cpp:43) [199]  (1.56 ns)

 <State 22>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln52_2', fast_hls/sources/fast.cpp:52) [151]  (3.47 ns)
	'add' operation ('add_ln52_1', fast_hls/sources/fast.cpp:52) [206]  (3.52 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:52) [210]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:52) [211]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:53) [225]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:54) [239]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:55) [253]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:56) [267]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:57) [280]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:58) [291]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:58) [291]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:58) [291]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:58) [291]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fast_hls/sources/fast.cpp:58) [291]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:58) [292]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:59) [304]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:60) [316]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:61) [328]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:62) [340]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fast_hls/sources/fast.cpp:63) [352]  (7.3 ns)

 <State 47>: 6.59ns
The critical path consists of the following:
	'sub' operation ('sub_ln70_30', fast_hls/sources/fast.cpp:70) [353]  (2.55 ns)
	'icmp' operation ('icmp_ln70_30', fast_hls/sources/fast.cpp:70) [354]  (2.47 ns)
	'or' operation ('or_ln70_14', fast_hls/sources/fast.cpp:70) [357]  (0 ns)
	'add' operation ('add_ln27_8', fast_hls/sources/fast.cpp:27) [373]  (1.56 ns)

 <State 48>: 5.79ns
The critical path consists of the following:
	'add' operation ('add_ln27_10', fast_hls/sources/fast.cpp:27) [376]  (2.69 ns)
	'add' operation ('count', fast_hls/sources/fast.cpp:27) [378]  (1.74 ns)
	'icmp' operation ('icmp_ln28', fast_hls/sources/fast.cpp:28) [379]  (1.36 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fast_hls/sources/fast.cpp:31) [388]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fast_hls/sources/fast.cpp:29) [392]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fast_hls/sources/fast.cpp:29) [393]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fast_hls/sources/fast.cpp:31) [389]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fast_hls/sources/fast.cpp:31) [389]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fast_hls/sources/fast.cpp:29) [393]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fast_hls/sources/fast.cpp:29) [393]  (7.3 ns)

 <State 56>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
