<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\users\crossover\Documents\GOWIN\Lab6\Lab6\impl\gwsynthesis\Lab6.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\Lab6.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  3 14:00:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>535</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>541</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>39</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>95</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>busy</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>shifter_instance/busy_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_clk_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">32.674(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>busy</td>
<td>100.000(MHz)</td>
<td>299.960(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>spi_clk</td>
<td>100.000(MHz)</td>
<td>264.945(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1431.860</td>
<td>88</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>busy</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>busy</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-20.605</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-20.577</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-20.577</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-20.577</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-20.554</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.519</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-20.554</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.519</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-20.546</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-20.546</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-20.540</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-20.517</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-20.509</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-20.509</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-20.447</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-20.447</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-20.447</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-20.429</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-20.332</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-20.319</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-20.193</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-20.182</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.147</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-20.146</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-20.056</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-20.045</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-20.041</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>30.006</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-20.023</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.988</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.449</td>
<td>n49_s2/I0</td>
<td>spi_clk_s1/D</td>
<td>spi_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.960</td>
<td>shifter_instance/bits_sent_0_s16/I1</td>
<td>shifter_instance/busy_s1/D</td>
<td>busy:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>-2.152</td>
<td>0.239</td>
</tr>
<tr>
<td>3</td>
<td>0.010</td>
<td>shifter_instance/latch_s6/D</td>
<td>shifter_instance/latch_s6/D</td>
<td>busy:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>-2.152</td>
<td>2.208</td>
</tr>
<tr>
<td>4</td>
<td>0.242</td>
<td>shifter_instance/bits_sent_0_s14/I2</td>
<td>shifter_instance/bits_sent_0_s12/D</td>
<td>busy:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>-2.152</td>
<td>2.440</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>shifter_instance/bits_sent_4_s0/Q</td>
<td>shifter_instance/bits_sent_4_s0/D</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>uart_instance/bit_counter_0_s1/Q</td>
<td>uart_instance/bit_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>uart_instance/cycle_counter_2_s0/Q</td>
<td>uart_instance/cycle_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>uart_instance/bit_counter_3_s0/Q</td>
<td>uart_instance/bit_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>drop_latch_s4/Q</td>
<td>drop_latch_s4/D</td>
<td>busy:[F]</td>
<td>busy:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>spi_timer_0_s0/Q</td>
<td>spi_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>spi_timer_2_s0/Q</td>
<td>spi_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>spi_timer_6_s0/Q</td>
<td>spi_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>spi_timer_8_s0/Q</td>
<td>spi_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>spi_timer_12_s0/Q</td>
<td>spi_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>spi_timer_14_s0/Q</td>
<td>spi_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>spi_timer_18_s0/Q</td>
<td>spi_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>shifter_instance/bits_sent_2_s2/Q</td>
<td>shifter_instance/bits_sent_2_s2/D</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>shifter_instance/bits_sent_3_s0/Q</td>
<td>shifter_instance/bits_sent_3_s0/D</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>uart_instance/cycle_counter_0_s1/Q</td>
<td>uart_instance/cycle_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>uart_instance/cycle_counter_6_s0/Q</td>
<td>uart_instance/cycle_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>uart_instance/cycle_counter_8_s0/Q</td>
<td>uart_instance/cycle_counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>uart_instance/cycle_counter_12_s0/Q</td>
<td>uart_instance/cycle_counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.430</td>
<td>display_index_0_s2/Q</td>
<td>display_index_0_s2/D</td>
<td>busy:[F]</td>
<td>busy:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>24</td>
<td>0.430</td>
<td>state_1_s1/Q</td>
<td>state_1_s1/D</td>
<td>busy:[F]</td>
<td>busy:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>25</td>
<td>0.430</td>
<td>display_index_2_s0/Q</td>
<td>display_index_2_s0/D</td>
<td>busy:[F]</td>
<td>busy:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_17_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_char_buffer_32_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_29_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_52_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_51_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_30_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n1417_s68/I0</td>
</tr>
<tr>
<td>32.393</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n1417_s68/F</td>
</tr>
<tr>
<td>32.653</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n1461_s50/I3</td>
</tr>
<tr>
<td>33.024</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s50/F</td>
</tr>
<tr>
<td>33.450</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>n1505_s47/I1</td>
</tr>
<tr>
<td>33.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">n1505_s47/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>n1505_s42/I3</td>
</tr>
<tr>
<td>34.881</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s42/F</td>
</tr>
<tr>
<td>35.134</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>n1548_s22/I0</td>
</tr>
<tr>
<td>35.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">n1548_s22/F</td>
</tr>
<tr>
<td>36.700</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>n1560_s113/I3</td>
</tr>
<tr>
<td>37.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td style=" background: #97FFFF;">n1560_s113/F</td>
</tr>
<tr>
<td>37.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td style=" font-weight:bold;">display_buffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>display_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.229, 49.817%; route: 15.109, 49.424%; tC2Q: 0.232, 0.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>33.981</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>n1461_s46/I1</td>
</tr>
<tr>
<td>34.536</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">n1461_s46/F</td>
</tr>
<tr>
<td>35.196</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>n1504_s26/I1</td>
</tr>
<tr>
<td>35.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">n1504_s26/F</td>
</tr>
<tr>
<td>36.494</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>n1516_s113/I3</td>
</tr>
<tr>
<td>37.043</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" background: #97FFFF;">n1516_s113/F</td>
</tr>
<tr>
<td>37.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">display_buffer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>display_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>display_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 50.867%; route: 14.774, 48.373%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>33.981</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>n1461_s46/I1</td>
</tr>
<tr>
<td>34.536</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">n1461_s46/F</td>
</tr>
<tr>
<td>35.196</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>n1504_s26/I1</td>
</tr>
<tr>
<td>35.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">n1504_s26/F</td>
</tr>
<tr>
<td>36.494</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>n1516_s115/I3</td>
</tr>
<tr>
<td>37.043</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">n1516_s115/F</td>
</tr>
<tr>
<td>37.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">display_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>display_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>display_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 50.867%; route: 14.774, 48.373%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>33.981</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>n1461_s46/I1</td>
</tr>
<tr>
<td>34.536</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">n1461_s46/F</td>
</tr>
<tr>
<td>35.196</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>n1504_s26/I1</td>
</tr>
<tr>
<td>35.713</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">n1504_s26/F</td>
</tr>
<tr>
<td>36.494</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>n1516_s117/I3</td>
</tr>
<tr>
<td>37.043</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">n1516_s117/F</td>
</tr>
<tr>
<td>37.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td style=" font-weight:bold;">display_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>display_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>display_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 50.867%; route: 14.774, 48.373%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.222</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>n1549_s262/I3</td>
</tr>
<tr>
<td>11.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">n1549_s262/F</td>
</tr>
<tr>
<td>11.928</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n1549_s279/I3</td>
</tr>
<tr>
<td>12.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n1549_s279/F</td>
</tr>
<tr>
<td>12.807</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][B]</td>
<td>n1549_s302/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[3][B]</td>
<td style=" background: #97FFFF;">n1549_s302/F</td>
</tr>
<tr>
<td>13.604</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>n1285_s173/I3</td>
</tr>
<tr>
<td>14.066</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">n1285_s173/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>n1285_s159/I2</td>
</tr>
<tr>
<td>14.439</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">n1285_s159/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>n1285_s160/I0</td>
</tr>
<tr>
<td>15.682</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">n1285_s160/F</td>
</tr>
<tr>
<td>16.114</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>n1285_s166/I1</td>
</tr>
<tr>
<td>16.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">n1285_s166/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>n1285_s155/I1</td>
</tr>
<tr>
<td>17.351</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">n1285_s155/F</td>
</tr>
<tr>
<td>17.617</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>n1285_s144/I2</td>
</tr>
<tr>
<td>18.166</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">n1285_s144/F</td>
</tr>
<tr>
<td>18.338</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>n1285_s133/I3</td>
</tr>
<tr>
<td>18.855</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">n1285_s133/F</td>
</tr>
<tr>
<td>19.520</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>n1285_s129/I3</td>
</tr>
<tr>
<td>19.973</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">n1285_s129/F</td>
</tr>
<tr>
<td>20.653</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>n1329_s139/I0</td>
</tr>
<tr>
<td>21.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">n1329_s139/F</td>
</tr>
<tr>
<td>21.606</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n1329_s135/I1</td>
</tr>
<tr>
<td>22.176</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n1329_s135/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>n1329_s190/I2</td>
</tr>
<tr>
<td>22.726</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">n1329_s190/F</td>
</tr>
<tr>
<td>22.901</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>n1285_s123/I1</td>
</tr>
<tr>
<td>23.272</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">n1285_s123/F</td>
</tr>
<tr>
<td>23.850</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>n1285_s200/I0</td>
</tr>
<tr>
<td>24.405</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">n1285_s200/F</td>
</tr>
<tr>
<td>25.089</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>n1285_s98/I1</td>
</tr>
<tr>
<td>25.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s98/F</td>
</tr>
<tr>
<td>26.254</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>n1285_s188/I3</td>
</tr>
<tr>
<td>26.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s188/F</td>
</tr>
<tr>
<td>26.893</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>n1285_s74/I1</td>
</tr>
<tr>
<td>27.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s74/F</td>
</tr>
<tr>
<td>27.865</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>n1329_s69/I3</td>
</tr>
<tr>
<td>28.318</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">n1329_s69/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>n1285_s65/I1</td>
</tr>
<tr>
<td>29.645</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">n1285_s65/F</td>
</tr>
<tr>
<td>29.652</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>n1285_s60/I0</td>
</tr>
<tr>
<td>30.201</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C42[1][A]</td>
<td style=" background: #97FFFF;">n1285_s60/F</td>
</tr>
<tr>
<td>30.376</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>n1329_s59/I3</td>
</tr>
<tr>
<td>30.931</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C43[2][A]</td>
<td style=" background: #97FFFF;">n1329_s59/F</td>
</tr>
<tr>
<td>31.507</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[3][B]</td>
<td>n1329_s51/I2</td>
</tr>
<tr>
<td>32.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R29C44[3][B]</td>
<td style=" background: #97FFFF;">n1329_s51/F</td>
</tr>
<tr>
<td>32.453</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>n1373_s54/I0</td>
</tr>
<tr>
<td>33.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" background: #97FFFF;">n1373_s54/F</td>
</tr>
<tr>
<td>33.024</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>n1373_s125/I3</td>
</tr>
<tr>
<td>33.579</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">n1373_s125/F</td>
</tr>
<tr>
<td>34.195</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n1375_s14/I0</td>
</tr>
<tr>
<td>34.566</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n1375_s14/F</td>
</tr>
<tr>
<td>34.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td>n1416_s30/I3</td>
</tr>
<tr>
<td>35.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C47[3][B]</td>
<td style=" background: #97FFFF;">n1416_s30/F</td>
</tr>
<tr>
<td>36.471</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>n1428_s112/I3</td>
</tr>
<tr>
<td>37.020</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">n1428_s112/F</td>
</tr>
<tr>
<td>37.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" font-weight:bold;">display_buffer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>display_buffer_30_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>display_buffer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.194, 53.062%; route: 14.093, 46.178%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.222</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>n1549_s262/I3</td>
</tr>
<tr>
<td>11.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">n1549_s262/F</td>
</tr>
<tr>
<td>11.928</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n1549_s279/I3</td>
</tr>
<tr>
<td>12.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n1549_s279/F</td>
</tr>
<tr>
<td>12.807</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][B]</td>
<td>n1549_s302/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[3][B]</td>
<td style=" background: #97FFFF;">n1549_s302/F</td>
</tr>
<tr>
<td>13.604</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>n1285_s173/I3</td>
</tr>
<tr>
<td>14.066</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">n1285_s173/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>n1285_s159/I2</td>
</tr>
<tr>
<td>14.439</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">n1285_s159/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>n1285_s160/I0</td>
</tr>
<tr>
<td>15.682</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">n1285_s160/F</td>
</tr>
<tr>
<td>16.114</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>n1285_s166/I1</td>
</tr>
<tr>
<td>16.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">n1285_s166/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>n1285_s155/I1</td>
</tr>
<tr>
<td>17.351</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">n1285_s155/F</td>
</tr>
<tr>
<td>17.617</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>n1285_s144/I2</td>
</tr>
<tr>
<td>18.166</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">n1285_s144/F</td>
</tr>
<tr>
<td>18.338</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>n1285_s133/I3</td>
</tr>
<tr>
<td>18.855</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">n1285_s133/F</td>
</tr>
<tr>
<td>19.520</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>n1285_s129/I3</td>
</tr>
<tr>
<td>19.973</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">n1285_s129/F</td>
</tr>
<tr>
<td>20.653</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>n1329_s139/I0</td>
</tr>
<tr>
<td>21.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">n1329_s139/F</td>
</tr>
<tr>
<td>21.606</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n1329_s135/I1</td>
</tr>
<tr>
<td>22.176</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n1329_s135/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>n1329_s190/I2</td>
</tr>
<tr>
<td>22.726</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">n1329_s190/F</td>
</tr>
<tr>
<td>22.901</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>n1285_s123/I1</td>
</tr>
<tr>
<td>23.272</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">n1285_s123/F</td>
</tr>
<tr>
<td>23.850</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>n1285_s200/I0</td>
</tr>
<tr>
<td>24.405</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">n1285_s200/F</td>
</tr>
<tr>
<td>25.089</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>n1285_s98/I1</td>
</tr>
<tr>
<td>25.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s98/F</td>
</tr>
<tr>
<td>26.254</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>n1285_s188/I3</td>
</tr>
<tr>
<td>26.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s188/F</td>
</tr>
<tr>
<td>26.893</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>n1285_s74/I1</td>
</tr>
<tr>
<td>27.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s74/F</td>
</tr>
<tr>
<td>27.865</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>n1329_s69/I3</td>
</tr>
<tr>
<td>28.318</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">n1329_s69/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>n1285_s65/I1</td>
</tr>
<tr>
<td>29.645</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">n1285_s65/F</td>
</tr>
<tr>
<td>29.652</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>n1285_s60/I0</td>
</tr>
<tr>
<td>30.201</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C42[1][A]</td>
<td style=" background: #97FFFF;">n1285_s60/F</td>
</tr>
<tr>
<td>30.376</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>n1329_s59/I3</td>
</tr>
<tr>
<td>30.931</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C43[2][A]</td>
<td style=" background: #97FFFF;">n1329_s59/F</td>
</tr>
<tr>
<td>31.507</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[3][B]</td>
<td>n1329_s51/I2</td>
</tr>
<tr>
<td>32.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R29C44[3][B]</td>
<td style=" background: #97FFFF;">n1329_s51/F</td>
</tr>
<tr>
<td>32.453</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>n1373_s54/I0</td>
</tr>
<tr>
<td>33.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" background: #97FFFF;">n1373_s54/F</td>
</tr>
<tr>
<td>33.024</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>n1373_s125/I3</td>
</tr>
<tr>
<td>33.579</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">n1373_s125/F</td>
</tr>
<tr>
<td>34.195</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n1375_s14/I0</td>
</tr>
<tr>
<td>34.566</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n1375_s14/F</td>
</tr>
<tr>
<td>34.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td>n1416_s30/I3</td>
</tr>
<tr>
<td>35.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C47[3][B]</td>
<td style=" background: #97FFFF;">n1416_s30/F</td>
</tr>
<tr>
<td>36.471</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>n1428_s117/I3</td>
</tr>
<tr>
<td>37.020</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">n1428_s117/F</td>
</tr>
<tr>
<td>37.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" font-weight:bold;">display_buffer_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>display_buffer_25_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>display_buffer_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.194, 53.062%; route: 14.093, 46.178%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>n1549_s253/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s253/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>n1549_s243/I2</td>
</tr>
<tr>
<td>9.952</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s243/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>n1549_s206/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s206/F</td>
</tr>
<tr>
<td>11.709</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n1549_s171/I3</td>
</tr>
<tr>
<td>12.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n1549_s171/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>n1549_s230/I2</td>
</tr>
<tr>
<td>13.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s230/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>n1549_s193/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s193/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>n1549_s148/I1</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">n1549_s148/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>n1549_s198/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s198/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>n1549_s152/I2</td>
</tr>
<tr>
<td>16.430</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s152/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n1549_s183/I1</td>
</tr>
<tr>
<td>17.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s183/F</td>
</tr>
<tr>
<td>18.225</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>n1549_s143/I0</td>
</tr>
<tr>
<td>18.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s143/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[3][A]</td>
<td>n1549_s120/I2</td>
</tr>
<tr>
<td>19.334</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s120/F</td>
</tr>
<tr>
<td>19.753</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>n1549_s204/I0</td>
</tr>
<tr>
<td>20.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s204/F</td>
</tr>
<tr>
<td>20.732</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>n1549_s161/I0</td>
</tr>
<tr>
<td>21.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">n1549_s161/F</td>
</tr>
<tr>
<td>21.480</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>n1549_s124/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s124/F</td>
</tr>
<tr>
<td>22.598</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>n1549_s95/I2</td>
</tr>
<tr>
<td>22.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">n1549_s95/F</td>
</tr>
<tr>
<td>23.468</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n1549_s81/I0</td>
</tr>
<tr>
<td>23.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s81/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>n1549_s77/I1</td>
</tr>
<tr>
<td>24.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n1549_s77/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][B]</td>
<td>n1461_s92/I2</td>
</tr>
<tr>
<td>26.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C43[3][B]</td>
<td style=" background: #97FFFF;">n1461_s92/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>n1505_s90/I2</td>
</tr>
<tr>
<td>26.912</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">n1505_s90/F</td>
</tr>
<tr>
<td>27.091</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>n1461_s96/I3</td>
</tr>
<tr>
<td>27.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">n1461_s96/F</td>
</tr>
<tr>
<td>27.812</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n1461_s82/I0</td>
</tr>
<tr>
<td>28.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n1461_s82/F</td>
</tr>
<tr>
<td>28.854</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n1461_s78/I0</td>
</tr>
<tr>
<td>29.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n1461_s78/F</td>
</tr>
<tr>
<td>29.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>n1461_s66/I0</td>
</tr>
<tr>
<td>30.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">n1461_s66/F</td>
</tr>
<tr>
<td>30.453</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>n1461_s98/I0</td>
</tr>
<tr>
<td>31.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n1461_s98/F</td>
</tr>
<tr>
<td>31.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>n1461_s59/I0</td>
</tr>
<tr>
<td>31.546</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s59/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n1461_s57/I0</td>
</tr>
<tr>
<td>32.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n1461_s57/F</td>
</tr>
<tr>
<td>32.838</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n1505_s110/I1</td>
</tr>
<tr>
<td>33.209</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n1505_s110/F</td>
</tr>
<tr>
<td>33.615</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>n1505_s52/I2</td>
</tr>
<tr>
<td>34.077</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s52/F</td>
</tr>
<tr>
<td>34.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n1505_s44/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n1505_s44/F</td>
</tr>
<tr>
<td>35.295</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>n1507_s13/I1</td>
</tr>
<tr>
<td>35.748</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][A]</td>
<td style=" background: #97FFFF;">n1507_s13/F</td>
</tr>
<tr>
<td>36.442</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>n1516_s111/I2</td>
</tr>
<tr>
<td>37.012</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">n1516_s111/F</td>
</tr>
<tr>
<td>37.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" font-weight:bold;">display_buffer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>display_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>display_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.057, 52.628%; route: 14.222, 46.612%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>n1549_s253/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s253/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>n1549_s243/I2</td>
</tr>
<tr>
<td>9.952</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s243/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>n1549_s206/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s206/F</td>
</tr>
<tr>
<td>11.709</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n1549_s171/I3</td>
</tr>
<tr>
<td>12.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n1549_s171/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>n1549_s230/I2</td>
</tr>
<tr>
<td>13.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s230/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>n1549_s193/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s193/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>n1549_s148/I1</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">n1549_s148/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>n1549_s198/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s198/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>n1549_s152/I2</td>
</tr>
<tr>
<td>16.430</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s152/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n1549_s183/I1</td>
</tr>
<tr>
<td>17.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s183/F</td>
</tr>
<tr>
<td>18.225</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>n1549_s143/I0</td>
</tr>
<tr>
<td>18.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s143/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[3][A]</td>
<td>n1549_s120/I2</td>
</tr>
<tr>
<td>19.334</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s120/F</td>
</tr>
<tr>
<td>19.753</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>n1549_s204/I0</td>
</tr>
<tr>
<td>20.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s204/F</td>
</tr>
<tr>
<td>20.732</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>n1549_s161/I0</td>
</tr>
<tr>
<td>21.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">n1549_s161/F</td>
</tr>
<tr>
<td>21.480</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>n1549_s124/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s124/F</td>
</tr>
<tr>
<td>22.598</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>n1549_s95/I2</td>
</tr>
<tr>
<td>22.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">n1549_s95/F</td>
</tr>
<tr>
<td>23.468</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n1549_s81/I0</td>
</tr>
<tr>
<td>23.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s81/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>n1549_s77/I1</td>
</tr>
<tr>
<td>24.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n1549_s77/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][B]</td>
<td>n1461_s92/I2</td>
</tr>
<tr>
<td>26.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C43[3][B]</td>
<td style=" background: #97FFFF;">n1461_s92/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>n1505_s90/I2</td>
</tr>
<tr>
<td>26.912</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">n1505_s90/F</td>
</tr>
<tr>
<td>27.091</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>n1461_s96/I3</td>
</tr>
<tr>
<td>27.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">n1461_s96/F</td>
</tr>
<tr>
<td>27.812</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n1461_s82/I0</td>
</tr>
<tr>
<td>28.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n1461_s82/F</td>
</tr>
<tr>
<td>28.854</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n1461_s78/I0</td>
</tr>
<tr>
<td>29.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n1461_s78/F</td>
</tr>
<tr>
<td>29.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>n1461_s66/I0</td>
</tr>
<tr>
<td>30.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">n1461_s66/F</td>
</tr>
<tr>
<td>30.453</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>n1461_s98/I0</td>
</tr>
<tr>
<td>31.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n1461_s98/F</td>
</tr>
<tr>
<td>31.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>n1461_s59/I0</td>
</tr>
<tr>
<td>31.546</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s59/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n1461_s57/I0</td>
</tr>
<tr>
<td>32.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n1461_s57/F</td>
</tr>
<tr>
<td>32.838</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n1505_s110/I1</td>
</tr>
<tr>
<td>33.209</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n1505_s110/F</td>
</tr>
<tr>
<td>33.615</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>n1505_s52/I2</td>
</tr>
<tr>
<td>34.077</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s52/F</td>
</tr>
<tr>
<td>34.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n1505_s44/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n1505_s44/F</td>
</tr>
<tr>
<td>35.295</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>n1507_s13/I1</td>
</tr>
<tr>
<td>35.748</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][A]</td>
<td style=" background: #97FFFF;">n1507_s13/F</td>
</tr>
<tr>
<td>36.442</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td>n1516_s114/I2</td>
</tr>
<tr>
<td>37.012</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td style=" background: #97FFFF;">n1516_s114/F</td>
</tr>
<tr>
<td>37.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td style=" font-weight:bold;">display_buffer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][B]</td>
<td>display_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[1][B]</td>
<td>display_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.057, 52.628%; route: 14.222, 46.612%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>n1549_s253/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s253/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>n1549_s243/I2</td>
</tr>
<tr>
<td>9.952</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s243/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>n1549_s206/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s206/F</td>
</tr>
<tr>
<td>11.709</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n1549_s171/I3</td>
</tr>
<tr>
<td>12.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n1549_s171/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>n1549_s230/I2</td>
</tr>
<tr>
<td>13.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s230/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>n1549_s193/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s193/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>n1549_s148/I1</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">n1549_s148/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>n1549_s198/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s198/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>n1549_s152/I2</td>
</tr>
<tr>
<td>16.430</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s152/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n1549_s183/I1</td>
</tr>
<tr>
<td>17.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s183/F</td>
</tr>
<tr>
<td>18.225</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>n1549_s143/I0</td>
</tr>
<tr>
<td>18.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s143/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[3][A]</td>
<td>n1549_s120/I2</td>
</tr>
<tr>
<td>19.334</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s120/F</td>
</tr>
<tr>
<td>19.753</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>n1549_s204/I0</td>
</tr>
<tr>
<td>20.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s204/F</td>
</tr>
<tr>
<td>20.732</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>n1549_s161/I0</td>
</tr>
<tr>
<td>21.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">n1549_s161/F</td>
</tr>
<tr>
<td>21.480</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>n1549_s124/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s124/F</td>
</tr>
<tr>
<td>22.598</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>n1549_s95/I2</td>
</tr>
<tr>
<td>22.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">n1549_s95/F</td>
</tr>
<tr>
<td>23.468</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n1549_s81/I0</td>
</tr>
<tr>
<td>23.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s81/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>n1549_s77/I1</td>
</tr>
<tr>
<td>24.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n1549_s77/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][B]</td>
<td>n1461_s92/I2</td>
</tr>
<tr>
<td>26.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C43[3][B]</td>
<td style=" background: #97FFFF;">n1461_s92/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>n1505_s90/I2</td>
</tr>
<tr>
<td>26.912</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">n1505_s90/F</td>
</tr>
<tr>
<td>27.091</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>n1461_s96/I3</td>
</tr>
<tr>
<td>27.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">n1461_s96/F</td>
</tr>
<tr>
<td>27.812</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n1461_s82/I0</td>
</tr>
<tr>
<td>28.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n1461_s82/F</td>
</tr>
<tr>
<td>28.854</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n1461_s78/I0</td>
</tr>
<tr>
<td>29.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n1461_s78/F</td>
</tr>
<tr>
<td>29.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>n1461_s66/I0</td>
</tr>
<tr>
<td>30.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">n1461_s66/F</td>
</tr>
<tr>
<td>30.453</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>n1461_s98/I0</td>
</tr>
<tr>
<td>31.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n1461_s98/F</td>
</tr>
<tr>
<td>31.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>n1461_s59/I0</td>
</tr>
<tr>
<td>31.546</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s59/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n1461_s57/I0</td>
</tr>
<tr>
<td>32.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n1461_s57/F</td>
</tr>
<tr>
<td>32.838</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n1505_s110/I1</td>
</tr>
<tr>
<td>33.209</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n1505_s110/F</td>
</tr>
<tr>
<td>33.646</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n1549_s47/I0</td>
</tr>
<tr>
<td>34.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n1549_s47/F</td>
</tr>
<tr>
<td>34.867</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[2][B]</td>
<td>n1551_s14/I3</td>
</tr>
<tr>
<td>35.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C43[2][B]</td>
<td style=" background: #97FFFF;">n1551_s14/F</td>
</tr>
<tr>
<td>35.243</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>n1551_s13/I1</td>
</tr>
<tr>
<td>35.760</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C43[1][A]</td>
<td style=" background: #97FFFF;">n1551_s13/F</td>
</tr>
<tr>
<td>36.457</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>n1560_s112/I2</td>
</tr>
<tr>
<td>37.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" background: #97FFFF;">n1560_s112/F</td>
</tr>
<tr>
<td>37.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">display_buffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>display_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>display_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.971, 52.356%; route: 14.302, 46.884%; tC2Q: 0.232, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>n1549_s253/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s253/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>n1549_s243/I2</td>
</tr>
<tr>
<td>9.952</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s243/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>n1549_s206/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s206/F</td>
</tr>
<tr>
<td>11.709</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n1549_s171/I3</td>
</tr>
<tr>
<td>12.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n1549_s171/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>n1549_s230/I2</td>
</tr>
<tr>
<td>13.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s230/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>n1549_s193/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s193/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>n1549_s148/I1</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">n1549_s148/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>n1549_s198/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s198/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>n1549_s152/I2</td>
</tr>
<tr>
<td>16.430</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s152/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n1549_s183/I1</td>
</tr>
<tr>
<td>17.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s183/F</td>
</tr>
<tr>
<td>18.225</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>n1549_s143/I0</td>
</tr>
<tr>
<td>18.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s143/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[3][A]</td>
<td>n1549_s120/I2</td>
</tr>
<tr>
<td>19.334</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s120/F</td>
</tr>
<tr>
<td>19.753</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>n1549_s204/I0</td>
</tr>
<tr>
<td>20.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s204/F</td>
</tr>
<tr>
<td>20.732</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>n1549_s161/I0</td>
</tr>
<tr>
<td>21.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">n1549_s161/F</td>
</tr>
<tr>
<td>21.480</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>n1549_s124/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s124/F</td>
</tr>
<tr>
<td>22.598</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>n1549_s95/I2</td>
</tr>
<tr>
<td>22.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">n1549_s95/F</td>
</tr>
<tr>
<td>23.468</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n1549_s81/I0</td>
</tr>
<tr>
<td>23.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s81/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>n1549_s77/I1</td>
</tr>
<tr>
<td>24.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n1549_s77/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][B]</td>
<td>n1461_s92/I2</td>
</tr>
<tr>
<td>26.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C43[3][B]</td>
<td style=" background: #97FFFF;">n1461_s92/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>n1505_s90/I2</td>
</tr>
<tr>
<td>26.912</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">n1505_s90/F</td>
</tr>
<tr>
<td>27.091</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>n1461_s96/I3</td>
</tr>
<tr>
<td>27.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">n1461_s96/F</td>
</tr>
<tr>
<td>27.812</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n1461_s82/I0</td>
</tr>
<tr>
<td>28.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n1461_s82/F</td>
</tr>
<tr>
<td>28.854</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n1461_s78/I0</td>
</tr>
<tr>
<td>29.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n1461_s78/F</td>
</tr>
<tr>
<td>29.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>n1461_s66/I0</td>
</tr>
<tr>
<td>30.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">n1461_s66/F</td>
</tr>
<tr>
<td>30.453</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>n1461_s98/I0</td>
</tr>
<tr>
<td>31.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n1461_s98/F</td>
</tr>
<tr>
<td>31.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>n1461_s59/I0</td>
</tr>
<tr>
<td>31.546</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s59/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n1461_s57/I0</td>
</tr>
<tr>
<td>32.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n1461_s57/F</td>
</tr>
<tr>
<td>32.838</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n1505_s110/I1</td>
</tr>
<tr>
<td>33.209</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n1505_s110/F</td>
</tr>
<tr>
<td>33.646</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n1549_s47/I0</td>
</tr>
<tr>
<td>34.163</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n1549_s47/F</td>
</tr>
<tr>
<td>34.867</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[2][B]</td>
<td>n1551_s14/I3</td>
</tr>
<tr>
<td>35.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C43[2][B]</td>
<td style=" background: #97FFFF;">n1551_s14/F</td>
</tr>
<tr>
<td>35.243</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>n1551_s13/I1</td>
</tr>
<tr>
<td>35.760</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C43[1][A]</td>
<td style=" background: #97FFFF;">n1551_s13/F</td>
</tr>
<tr>
<td>36.413</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>n1560_s116/I2</td>
</tr>
<tr>
<td>36.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">n1560_s116/F</td>
</tr>
<tr>
<td>36.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">display_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>display_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>display_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.992, 52.465%; route: 14.258, 46.774%; tC2Q: 0.232, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>n1549_s253/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s253/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>n1549_s243/I2</td>
</tr>
<tr>
<td>9.952</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s243/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>n1549_s206/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s206/F</td>
</tr>
<tr>
<td>11.709</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n1549_s171/I3</td>
</tr>
<tr>
<td>12.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n1549_s171/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>n1549_s230/I2</td>
</tr>
<tr>
<td>13.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s230/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>n1549_s193/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s193/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>n1549_s148/I1</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">n1549_s148/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>n1549_s198/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s198/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>n1549_s152/I2</td>
</tr>
<tr>
<td>16.430</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s152/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n1549_s183/I1</td>
</tr>
<tr>
<td>17.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s183/F</td>
</tr>
<tr>
<td>18.225</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>n1549_s143/I0</td>
</tr>
<tr>
<td>18.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s143/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[3][A]</td>
<td>n1549_s120/I2</td>
</tr>
<tr>
<td>19.334</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s120/F</td>
</tr>
<tr>
<td>19.753</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>n1549_s204/I0</td>
</tr>
<tr>
<td>20.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s204/F</td>
</tr>
<tr>
<td>20.732</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>n1549_s161/I0</td>
</tr>
<tr>
<td>21.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">n1549_s161/F</td>
</tr>
<tr>
<td>21.480</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>n1549_s124/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s124/F</td>
</tr>
<tr>
<td>22.598</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>n1549_s95/I2</td>
</tr>
<tr>
<td>22.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">n1549_s95/F</td>
</tr>
<tr>
<td>23.468</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n1549_s81/I0</td>
</tr>
<tr>
<td>23.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s81/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>n1549_s77/I1</td>
</tr>
<tr>
<td>24.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n1549_s77/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][B]</td>
<td>n1461_s92/I2</td>
</tr>
<tr>
<td>26.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C43[3][B]</td>
<td style=" background: #97FFFF;">n1461_s92/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>n1505_s90/I2</td>
</tr>
<tr>
<td>26.912</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">n1505_s90/F</td>
</tr>
<tr>
<td>27.091</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>n1461_s96/I3</td>
</tr>
<tr>
<td>27.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">n1461_s96/F</td>
</tr>
<tr>
<td>27.812</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n1461_s82/I0</td>
</tr>
<tr>
<td>28.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n1461_s82/F</td>
</tr>
<tr>
<td>28.854</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n1461_s78/I0</td>
</tr>
<tr>
<td>29.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n1461_s78/F</td>
</tr>
<tr>
<td>29.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>n1461_s66/I0</td>
</tr>
<tr>
<td>30.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">n1461_s66/F</td>
</tr>
<tr>
<td>30.453</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>n1461_s98/I0</td>
</tr>
<tr>
<td>31.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n1461_s98/F</td>
</tr>
<tr>
<td>31.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>n1461_s59/I0</td>
</tr>
<tr>
<td>31.546</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s59/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n1461_s57/I0</td>
</tr>
<tr>
<td>32.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n1461_s57/F</td>
</tr>
<tr>
<td>32.838</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n1505_s110/I1</td>
</tr>
<tr>
<td>33.209</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n1505_s110/F</td>
</tr>
<tr>
<td>33.615</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>n1505_s52/I2</td>
</tr>
<tr>
<td>34.077</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s52/F</td>
</tr>
<tr>
<td>34.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n1505_s44/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n1505_s44/F</td>
</tr>
<tr>
<td>35.295</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>n1507_s13/I1</td>
</tr>
<tr>
<td>35.748</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][A]</td>
<td style=" background: #97FFFF;">n1507_s13/F</td>
</tr>
<tr>
<td>36.426</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>n1516_s112/I2</td>
</tr>
<tr>
<td>36.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">n1516_s112/F</td>
</tr>
<tr>
<td>36.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">display_buffer_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>display_buffer_14_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>display_buffer_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.036, 52.622%; route: 14.206, 46.617%; tC2Q: 0.232, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>n1549_s253/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s253/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>n1549_s243/I2</td>
</tr>
<tr>
<td>9.952</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s243/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>n1549_s206/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">n1549_s206/F</td>
</tr>
<tr>
<td>11.709</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>n1549_s171/I3</td>
</tr>
<tr>
<td>12.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">n1549_s171/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>n1549_s230/I2</td>
</tr>
<tr>
<td>13.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s230/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>n1549_s193/I0</td>
</tr>
<tr>
<td>13.779</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s193/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>n1549_s148/I1</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">n1549_s148/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>n1549_s198/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s198/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>n1549_s152/I2</td>
</tr>
<tr>
<td>16.430</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s152/F</td>
</tr>
<tr>
<td>16.937</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n1549_s183/I1</td>
</tr>
<tr>
<td>17.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s183/F</td>
</tr>
<tr>
<td>18.225</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>n1549_s143/I0</td>
</tr>
<tr>
<td>18.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s143/F</td>
</tr>
<tr>
<td>18.779</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[3][A]</td>
<td>n1549_s120/I2</td>
</tr>
<tr>
<td>19.334</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[3][A]</td>
<td style=" background: #97FFFF;">n1549_s120/F</td>
</tr>
<tr>
<td>19.753</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>n1549_s204/I0</td>
</tr>
<tr>
<td>20.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">n1549_s204/F</td>
</tr>
<tr>
<td>20.732</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>n1549_s161/I0</td>
</tr>
<tr>
<td>21.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">n1549_s161/F</td>
</tr>
<tr>
<td>21.480</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>n1549_s124/I0</td>
</tr>
<tr>
<td>21.933</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s124/F</td>
</tr>
<tr>
<td>22.598</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>n1549_s95/I2</td>
</tr>
<tr>
<td>22.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">n1549_s95/F</td>
</tr>
<tr>
<td>23.468</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td>n1549_s81/I0</td>
</tr>
<tr>
<td>23.985</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s81/F</td>
</tr>
<tr>
<td>24.507</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>n1549_s77/I1</td>
</tr>
<tr>
<td>24.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">n1549_s77/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][B]</td>
<td>n1461_s92/I2</td>
</tr>
<tr>
<td>26.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C43[3][B]</td>
<td style=" background: #97FFFF;">n1461_s92/F</td>
</tr>
<tr>
<td>26.541</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>n1505_s90/I2</td>
</tr>
<tr>
<td>26.912</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">n1505_s90/F</td>
</tr>
<tr>
<td>27.091</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>n1461_s96/I3</td>
</tr>
<tr>
<td>27.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">n1461_s96/F</td>
</tr>
<tr>
<td>27.812</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>n1461_s82/I0</td>
</tr>
<tr>
<td>28.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">n1461_s82/F</td>
</tr>
<tr>
<td>28.854</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>n1461_s78/I0</td>
</tr>
<tr>
<td>29.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">n1461_s78/F</td>
</tr>
<tr>
<td>29.472</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>n1461_s66/I0</td>
</tr>
<tr>
<td>30.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">n1461_s66/F</td>
</tr>
<tr>
<td>30.453</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>n1461_s98/I0</td>
</tr>
<tr>
<td>31.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n1461_s98/F</td>
</tr>
<tr>
<td>31.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>n1461_s59/I0</td>
</tr>
<tr>
<td>31.546</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s59/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n1461_s57/I0</td>
</tr>
<tr>
<td>32.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n1461_s57/F</td>
</tr>
<tr>
<td>32.838</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>n1505_s110/I1</td>
</tr>
<tr>
<td>33.209</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n1505_s110/F</td>
</tr>
<tr>
<td>33.615</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>n1505_s52/I2</td>
</tr>
<tr>
<td>34.077</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s52/F</td>
</tr>
<tr>
<td>34.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>n1505_s44/I3</td>
</tr>
<tr>
<td>34.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">n1505_s44/F</td>
</tr>
<tr>
<td>35.295</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>n1507_s13/I1</td>
</tr>
<tr>
<td>35.748</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][A]</td>
<td style=" background: #97FFFF;">n1507_s13/F</td>
</tr>
<tr>
<td>36.426</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>n1516_s116/I2</td>
</tr>
<tr>
<td>36.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">n1516_s116/F</td>
</tr>
<tr>
<td>36.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">display_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>display_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>display_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.036, 52.622%; route: 14.206, 46.617%; tC2Q: 0.232, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n1417_s68/I0</td>
</tr>
<tr>
<td>32.393</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n1417_s68/F</td>
</tr>
<tr>
<td>32.653</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n1461_s50/I3</td>
</tr>
<tr>
<td>33.024</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s50/F</td>
</tr>
<tr>
<td>33.450</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>n1505_s47/I1</td>
</tr>
<tr>
<td>33.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">n1505_s47/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>n1505_s42/I3</td>
</tr>
<tr>
<td>34.881</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s42/F</td>
</tr>
<tr>
<td>35.134</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>n1548_s22/I0</td>
</tr>
<tr>
<td>35.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">n1548_s22/F</td>
</tr>
<tr>
<td>36.364</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[1][B]</td>
<td>n1560_s114/I3</td>
</tr>
<tr>
<td>36.913</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C44[1][B]</td>
<td style=" background: #97FFFF;">n1560_s114/F</td>
</tr>
<tr>
<td>36.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][B]</td>
<td style=" font-weight:bold;">display_buffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][B]</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[1][B]</td>
<td>display_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.407, 50.661%; route: 14.773, 48.576%; tC2Q: 0.232, 0.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n1417_s68/I0</td>
</tr>
<tr>
<td>32.393</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n1417_s68/F</td>
</tr>
<tr>
<td>32.653</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n1461_s50/I3</td>
</tr>
<tr>
<td>33.024</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s50/F</td>
</tr>
<tr>
<td>33.450</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>n1505_s47/I1</td>
</tr>
<tr>
<td>33.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">n1505_s47/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>n1505_s42/I3</td>
</tr>
<tr>
<td>34.881</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s42/F</td>
</tr>
<tr>
<td>35.134</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>n1548_s22/I0</td>
</tr>
<tr>
<td>35.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">n1548_s22/F</td>
</tr>
<tr>
<td>36.364</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>n1560_s115/I3</td>
</tr>
<tr>
<td>36.913</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td style=" background: #97FFFF;">n1560_s115/F</td>
</tr>
<tr>
<td>36.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td style=" font-weight:bold;">display_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>display_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>display_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.407, 50.661%; route: 14.773, 48.576%; tC2Q: 0.232, 0.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n1417_s68/I0</td>
</tr>
<tr>
<td>32.393</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n1417_s68/F</td>
</tr>
<tr>
<td>32.653</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n1461_s50/I3</td>
</tr>
<tr>
<td>33.024</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s50/F</td>
</tr>
<tr>
<td>33.450</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>n1505_s47/I1</td>
</tr>
<tr>
<td>33.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">n1505_s47/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>n1505_s42/I3</td>
</tr>
<tr>
<td>34.881</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s42/F</td>
</tr>
<tr>
<td>35.134</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>n1548_s22/I0</td>
</tr>
<tr>
<td>35.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">n1548_s22/F</td>
</tr>
<tr>
<td>36.364</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>n1560_s117/I3</td>
</tr>
<tr>
<td>36.913</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td style=" background: #97FFFF;">n1560_s117/F</td>
</tr>
<tr>
<td>36.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td style=" font-weight:bold;">display_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>display_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>display_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.407, 50.661%; route: 14.773, 48.576%; tC2Q: 0.232, 0.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>33.981</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>n1461_s46/I1</td>
</tr>
<tr>
<td>34.536</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">n1461_s46/F</td>
</tr>
<tr>
<td>35.118</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>n1462_s9/I2</td>
</tr>
<tr>
<td>35.635</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">n1462_s9/F</td>
</tr>
<tr>
<td>36.325</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>n1472_s113/I1</td>
</tr>
<tr>
<td>36.895</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">n1472_s113/F</td>
</tr>
<tr>
<td>36.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">display_buffer_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>display_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>display_buffer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.557, 51.184%; route: 14.605, 48.052%; tC2Q: 0.232, 0.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>34.156</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>n1418_s10/I0</td>
</tr>
<tr>
<td>34.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">n1418_s10/F</td>
</tr>
<tr>
<td>35.248</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>n1460_s27/I2</td>
</tr>
<tr>
<td>35.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C45[0][B]</td>
<td style=" background: #97FFFF;">n1460_s27/F</td>
</tr>
<tr>
<td>36.249</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>n1472_s117/I3</td>
</tr>
<tr>
<td>36.798</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n1472_s117/F</td>
</tr>
<tr>
<td>36.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td style=" font-weight:bold;">display_buffer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>display_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>display_buffer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.352, 50.672%; route: 14.713, 48.562%; tC2Q: 0.232, 0.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>33.981</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>n1461_s46/I1</td>
</tr>
<tr>
<td>34.536</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">n1461_s46/F</td>
</tr>
<tr>
<td>35.118</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>n1462_s9/I2</td>
</tr>
<tr>
<td>35.635</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">n1462_s9/F</td>
</tr>
<tr>
<td>36.215</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>n1472_s116/I1</td>
</tr>
<tr>
<td>36.785</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">n1472_s116/F</td>
</tr>
<tr>
<td>36.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">display_buffer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>display_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>display_buffer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.557, 51.370%; route: 14.495, 47.864%; tC2Q: 0.232, 0.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>34.156</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>n1418_s10/I0</td>
</tr>
<tr>
<td>34.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">n1418_s10/F</td>
</tr>
<tr>
<td>35.248</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>n1418_s9/I1</td>
</tr>
<tr>
<td>35.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">n1418_s9/F</td>
</tr>
<tr>
<td>36.288</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>n1428_s116/I1</td>
</tr>
<tr>
<td>36.659</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">n1428_s116/F</td>
</tr>
<tr>
<td>36.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">display_buffer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>display_buffer_26_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>display_buffer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.174, 50.315%; route: 14.752, 48.916%; tC2Q: 0.232, 0.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n1417_s68/I0</td>
</tr>
<tr>
<td>32.393</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n1417_s68/F</td>
</tr>
<tr>
<td>32.653</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n1461_s50/I3</td>
</tr>
<tr>
<td>33.024</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n1461_s50/F</td>
</tr>
<tr>
<td>33.450</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>n1505_s47/I1</td>
</tr>
<tr>
<td>33.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">n1505_s47/F</td>
</tr>
<tr>
<td>34.364</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>n1505_s42/I3</td>
</tr>
<tr>
<td>34.881</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">n1505_s42/F</td>
</tr>
<tr>
<td>35.134</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>n1548_s22/I0</td>
</tr>
<tr>
<td>35.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">n1548_s22/F</td>
</tr>
<tr>
<td>36.187</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>n1560_s111/I3</td>
</tr>
<tr>
<td>36.649</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td style=" background: #97FFFF;">n1560_s111/F</td>
</tr>
<tr>
<td>36.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td style=" font-weight:bold;">display_buffer_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>display_buffer_7_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>display_buffer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.320, 50.817%; route: 14.595, 48.413%; tC2Q: 0.232, 0.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>34.156</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>n1418_s10/I0</td>
</tr>
<tr>
<td>34.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">n1418_s10/F</td>
</tr>
<tr>
<td>35.240</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>n1419_s13/I2</td>
</tr>
<tr>
<td>35.611</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C45[2][A]</td>
<td style=" background: #97FFFF;">n1419_s13/F</td>
</tr>
<tr>
<td>36.042</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n1428_s113/I2</td>
</tr>
<tr>
<td>36.612</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n1428_s113/F</td>
</tr>
<tr>
<td>36.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">display_buffer_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>display_buffer_29_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>display_buffer_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.373, 51.055%; route: 14.506, 48.175%; tC2Q: 0.232, 0.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>34.156</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>n1418_s10/I0</td>
</tr>
<tr>
<td>34.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">n1418_s10/F</td>
</tr>
<tr>
<td>35.248</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>n1460_s27/I2</td>
</tr>
<tr>
<td>35.619</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C45[0][B]</td>
<td style=" background: #97FFFF;">n1460_s27/F</td>
</tr>
<tr>
<td>36.060</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>n1472_s115/I3</td>
</tr>
<tr>
<td>36.522</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n1472_s115/F</td>
</tr>
<tr>
<td>36.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" font-weight:bold;">display_buffer_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>display_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>display_buffer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.265, 50.847%; route: 14.524, 48.380%; tC2Q: 0.232, 0.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>n1549_s312/I3</td>
</tr>
<tr>
<td>11.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">n1549_s312/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>n1549_s133/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">n1549_s133/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n1549_s272/I2</td>
</tr>
<tr>
<td>13.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n1549_s272/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>n1549_s240/I3</td>
</tr>
<tr>
<td>14.785</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">n1549_s240/F</td>
</tr>
<tr>
<td>15.213</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>n1549_s200/I2</td>
</tr>
<tr>
<td>15.666</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">n1549_s200/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>n1549_s224/I0</td>
</tr>
<tr>
<td>16.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">n1549_s224/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>n1549_s187/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">n1549_s187/F</td>
</tr>
<tr>
<td>17.435</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>n1329_s191/I3</td>
</tr>
<tr>
<td>17.984</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s191/F</td>
</tr>
<tr>
<td>18.163</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>n1329_s174/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">n1329_s174/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>n1329_s157/I2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">n1329_s157/F</td>
</tr>
<tr>
<td>19.663</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>n1329_s145/I3</td>
</tr>
<tr>
<td>20.116</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">n1329_s145/F</td>
</tr>
<tr>
<td>20.381</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>n1329_s140/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">n1329_s140/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>n1329_s138/I3</td>
</tr>
<tr>
<td>21.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">n1329_s138/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n1329_s141/I2</td>
</tr>
<tr>
<td>22.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n1329_s141/F</td>
</tr>
<tr>
<td>22.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>n1329_s128/I1</td>
</tr>
<tr>
<td>23.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">n1329_s128/F</td>
</tr>
<tr>
<td>23.776</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n1373_s87/I3</td>
</tr>
<tr>
<td>24.147</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n1373_s87/F</td>
</tr>
<tr>
<td>24.575</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>n1329_s111/I1</td>
</tr>
<tr>
<td>25.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">n1329_s111/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n1329_s93/I0</td>
</tr>
<tr>
<td>26.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n1329_s93/F</td>
</tr>
<tr>
<td>26.599</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][B]</td>
<td>n1329_s88/I3</td>
</tr>
<tr>
<td>27.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C36[3][B]</td>
<td style=" background: #97FFFF;">n1329_s88/F</td>
</tr>
<tr>
<td>27.533</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][B]</td>
<td>n1373_s65/I0</td>
</tr>
<tr>
<td>27.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C37[1][B]</td>
<td style=" background: #97FFFF;">n1373_s65/F</td>
</tr>
<tr>
<td>29.226</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>n1373_s55/I3</td>
</tr>
<tr>
<td>29.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">n1373_s55/F</td>
</tr>
<tr>
<td>30.216</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>n1417_s79/I2</td>
</tr>
<tr>
<td>30.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">n1417_s79/F</td>
</tr>
<tr>
<td>31.247</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>n1417_s72/I1</td>
</tr>
<tr>
<td>31.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s72/F</td>
</tr>
<tr>
<td>31.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>n1417_s63/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">n1417_s63/F</td>
</tr>
<tr>
<td>32.619</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n1417_s53/I1</td>
</tr>
<tr>
<td>33.174</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n1417_s53/F</td>
</tr>
<tr>
<td>33.601</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>n1417_s58/I0</td>
</tr>
<tr>
<td>33.972</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">n1417_s58/F</td>
</tr>
<tr>
<td>33.981</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>n1461_s46/I1</td>
</tr>
<tr>
<td>34.536</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">n1461_s46/F</td>
</tr>
<tr>
<td>35.118</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>n1462_s9/I2</td>
</tr>
<tr>
<td>35.635</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">n1462_s9/F</td>
</tr>
<tr>
<td>36.049</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>n1472_s114/I1</td>
</tr>
<tr>
<td>36.511</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n1472_s114/F</td>
</tr>
<tr>
<td>36.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" font-weight:bold;">display_buffer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>display_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>display_buffer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.449, 51.479%; route: 14.329, 47.748%; tC2Q: 0.232, 0.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.222</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>n1549_s262/I3</td>
</tr>
<tr>
<td>11.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">n1549_s262/F</td>
</tr>
<tr>
<td>11.928</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n1549_s279/I3</td>
</tr>
<tr>
<td>12.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n1549_s279/F</td>
</tr>
<tr>
<td>12.807</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][B]</td>
<td>n1549_s302/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[3][B]</td>
<td style=" background: #97FFFF;">n1549_s302/F</td>
</tr>
<tr>
<td>13.604</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>n1285_s173/I3</td>
</tr>
<tr>
<td>14.066</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">n1285_s173/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>n1285_s159/I2</td>
</tr>
<tr>
<td>14.439</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">n1285_s159/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>n1285_s160/I0</td>
</tr>
<tr>
<td>15.682</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">n1285_s160/F</td>
</tr>
<tr>
<td>16.114</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>n1285_s166/I1</td>
</tr>
<tr>
<td>16.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">n1285_s166/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>n1285_s155/I1</td>
</tr>
<tr>
<td>17.351</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">n1285_s155/F</td>
</tr>
<tr>
<td>17.617</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>n1285_s144/I2</td>
</tr>
<tr>
<td>18.166</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">n1285_s144/F</td>
</tr>
<tr>
<td>18.338</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>n1285_s133/I3</td>
</tr>
<tr>
<td>18.855</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">n1285_s133/F</td>
</tr>
<tr>
<td>19.520</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>n1285_s129/I3</td>
</tr>
<tr>
<td>19.973</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">n1285_s129/F</td>
</tr>
<tr>
<td>20.653</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>n1329_s139/I0</td>
</tr>
<tr>
<td>21.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">n1329_s139/F</td>
</tr>
<tr>
<td>21.606</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n1329_s135/I1</td>
</tr>
<tr>
<td>22.176</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n1329_s135/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>n1329_s190/I2</td>
</tr>
<tr>
<td>22.726</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">n1329_s190/F</td>
</tr>
<tr>
<td>22.901</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>n1285_s123/I1</td>
</tr>
<tr>
<td>23.272</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">n1285_s123/F</td>
</tr>
<tr>
<td>23.850</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>n1285_s200/I0</td>
</tr>
<tr>
<td>24.405</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">n1285_s200/F</td>
</tr>
<tr>
<td>25.089</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>n1285_s98/I1</td>
</tr>
<tr>
<td>25.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s98/F</td>
</tr>
<tr>
<td>26.254</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>n1285_s188/I3</td>
</tr>
<tr>
<td>26.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s188/F</td>
</tr>
<tr>
<td>26.893</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>n1285_s74/I1</td>
</tr>
<tr>
<td>27.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s74/F</td>
</tr>
<tr>
<td>27.865</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>n1329_s69/I3</td>
</tr>
<tr>
<td>28.318</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">n1329_s69/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>n1285_s65/I1</td>
</tr>
<tr>
<td>29.645</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">n1285_s65/F</td>
</tr>
<tr>
<td>29.652</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>n1285_s60/I0</td>
</tr>
<tr>
<td>30.201</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C42[1][A]</td>
<td style=" background: #97FFFF;">n1285_s60/F</td>
</tr>
<tr>
<td>30.376</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>n1329_s59/I3</td>
</tr>
<tr>
<td>30.931</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C43[2][A]</td>
<td style=" background: #97FFFF;">n1329_s59/F</td>
</tr>
<tr>
<td>31.507</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[3][B]</td>
<td>n1329_s51/I2</td>
</tr>
<tr>
<td>32.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R29C44[3][B]</td>
<td style=" background: #97FFFF;">n1329_s51/F</td>
</tr>
<tr>
<td>32.453</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>n1373_s54/I0</td>
</tr>
<tr>
<td>33.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" background: #97FFFF;">n1373_s54/F</td>
</tr>
<tr>
<td>33.024</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>n1373_s125/I3</td>
</tr>
<tr>
<td>33.579</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">n1373_s125/F</td>
</tr>
<tr>
<td>34.195</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n1375_s14/I0</td>
</tr>
<tr>
<td>34.566</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n1375_s14/F</td>
</tr>
<tr>
<td>34.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td>n1416_s30/I3</td>
</tr>
<tr>
<td>35.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C47[3][B]</td>
<td style=" background: #97FFFF;">n1416_s30/F</td>
</tr>
<tr>
<td>35.958</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>n1428_s114/I3</td>
</tr>
<tr>
<td>36.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">n1428_s114/F</td>
</tr>
<tr>
<td>36.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">display_buffer_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>display_buffer_28_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>display_buffer_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.194, 53.970%; route: 13.580, 45.257%; tC2Q: 0.232, 0.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>n1549_s220/I1</td>
</tr>
<tr>
<td>7.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">n1549_s220/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>n1549_s249/I3</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">n1549_s249/F</td>
</tr>
<tr>
<td>9.330</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>n1549_s213/I0</td>
</tr>
<tr>
<td>9.847</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">n1549_s213/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>n1549_s169/I2</td>
</tr>
<tr>
<td>10.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">n1549_s169/F</td>
</tr>
<tr>
<td>11.222</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>n1549_s262/I3</td>
</tr>
<tr>
<td>11.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">n1549_s262/F</td>
</tr>
<tr>
<td>11.928</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>n1549_s279/I3</td>
</tr>
<tr>
<td>12.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">n1549_s279/F</td>
</tr>
<tr>
<td>12.807</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][B]</td>
<td>n1549_s302/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[3][B]</td>
<td style=" background: #97FFFF;">n1549_s302/F</td>
</tr>
<tr>
<td>13.604</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>n1285_s173/I3</td>
</tr>
<tr>
<td>14.066</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">n1285_s173/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>n1285_s159/I2</td>
</tr>
<tr>
<td>14.439</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">n1285_s159/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>n1285_s160/I0</td>
</tr>
<tr>
<td>15.682</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">n1285_s160/F</td>
</tr>
<tr>
<td>16.114</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>n1285_s166/I1</td>
</tr>
<tr>
<td>16.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">n1285_s166/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>n1285_s155/I1</td>
</tr>
<tr>
<td>17.351</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">n1285_s155/F</td>
</tr>
<tr>
<td>17.617</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>n1285_s144/I2</td>
</tr>
<tr>
<td>18.166</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">n1285_s144/F</td>
</tr>
<tr>
<td>18.338</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][A]</td>
<td>n1285_s133/I3</td>
</tr>
<tr>
<td>18.855</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C40[3][A]</td>
<td style=" background: #97FFFF;">n1285_s133/F</td>
</tr>
<tr>
<td>19.520</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>n1285_s129/I3</td>
</tr>
<tr>
<td>19.973</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">n1285_s129/F</td>
</tr>
<tr>
<td>20.653</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>n1329_s139/I0</td>
</tr>
<tr>
<td>21.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">n1329_s139/F</td>
</tr>
<tr>
<td>21.606</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>n1329_s135/I1</td>
</tr>
<tr>
<td>22.176</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">n1329_s135/F</td>
</tr>
<tr>
<td>22.177</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>n1329_s190/I2</td>
</tr>
<tr>
<td>22.726</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">n1329_s190/F</td>
</tr>
<tr>
<td>22.901</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>n1285_s123/I1</td>
</tr>
<tr>
<td>23.272</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">n1285_s123/F</td>
</tr>
<tr>
<td>23.850</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>n1285_s200/I0</td>
</tr>
<tr>
<td>24.405</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">n1285_s200/F</td>
</tr>
<tr>
<td>25.089</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>n1285_s98/I1</td>
</tr>
<tr>
<td>25.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s98/F</td>
</tr>
<tr>
<td>26.254</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>n1285_s188/I3</td>
</tr>
<tr>
<td>26.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s188/F</td>
</tr>
<tr>
<td>26.893</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>n1285_s74/I1</td>
</tr>
<tr>
<td>27.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">n1285_s74/F</td>
</tr>
<tr>
<td>27.865</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>n1329_s69/I3</td>
</tr>
<tr>
<td>28.318</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">n1329_s69/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>n1285_s65/I1</td>
</tr>
<tr>
<td>29.645</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">n1285_s65/F</td>
</tr>
<tr>
<td>29.652</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>n1285_s60/I0</td>
</tr>
<tr>
<td>30.201</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C42[1][A]</td>
<td style=" background: #97FFFF;">n1285_s60/F</td>
</tr>
<tr>
<td>30.376</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>n1329_s59/I3</td>
</tr>
<tr>
<td>30.931</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C43[2][A]</td>
<td style=" background: #97FFFF;">n1329_s59/F</td>
</tr>
<tr>
<td>31.507</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[3][B]</td>
<td>n1329_s51/I2</td>
</tr>
<tr>
<td>32.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R29C44[3][B]</td>
<td style=" background: #97FFFF;">n1329_s51/F</td>
</tr>
<tr>
<td>32.453</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>n1373_s54/I0</td>
</tr>
<tr>
<td>33.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" background: #97FFFF;">n1373_s54/F</td>
</tr>
<tr>
<td>33.024</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>n1373_s125/I3</td>
</tr>
<tr>
<td>33.579</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">n1373_s125/F</td>
</tr>
<tr>
<td>34.195</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n1375_s14/I0</td>
</tr>
<tr>
<td>34.566</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n1375_s14/F</td>
</tr>
<tr>
<td>34.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td>n1416_s30/I3</td>
</tr>
<tr>
<td>35.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C47[3][B]</td>
<td style=" background: #97FFFF;">n1416_s30/F</td>
</tr>
<tr>
<td>35.940</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>n1428_s111/I3</td>
</tr>
<tr>
<td>36.489</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" background: #97FFFF;">n1428_s111/F</td>
</tr>
<tr>
<td>36.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" font-weight:bold;">display_buffer_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>display_buffer_31_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>display_buffer_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.194, 54.001%; route: 13.562, 45.225%; tC2Q: 0.232, 0.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>n49_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">n49_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">spi_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_0_s16</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/busy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>5.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_0_s16/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" background: #97FFFF;">shifter_instance/bits_sent_0_s16/F</td>
</tr>
<tr>
<td>5.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/busy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/CLK</td>
</tr>
<tr>
<td>7.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>shifter_instance/busy_s1</td>
</tr>
<tr>
<td>7.198</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 97.252%; route: 0.000, 0.000%; tC2Q: 0.007, 2.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/latch_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/latch_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.208</td>
<td>2.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td style=" font-weight:bold;">shifter_instance/latch_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td>shifter_instance/latch_s6/CLK</td>
</tr>
<tr>
<td>7.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>shifter_instance/latch_s6</td>
</tr>
<tr>
<td>7.198</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR38[B]</td>
<td>shifter_instance/latch_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.208, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.208</td>
<td>2.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_0_s14/I2</td>
</tr>
<tr>
<td>7.440</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">shifter_instance/bits_sent_0_s14/F</td>
</tr>
<tr>
<td>7.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_0_s12/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td>shifter_instance/bits_sent_0_s12/CLK</td>
</tr>
<tr>
<td>7.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>shifter_instance/bits_sent_0_s12</td>
</tr>
<tr>
<td>7.198</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C38[2][A]</td>
<td>shifter_instance/bits_sent_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 9.509%; route: 0.000, 0.000%; tC2Q: 2.208, 90.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>shifter_instance/bits_sent_4_s0/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_4_s0/Q</td>
</tr>
<tr>
<td>7.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>shifter_instance/n23_s2/I1</td>
</tr>
<tr>
<td>7.589</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" background: #97FFFF;">shifter_instance/n23_s2/F</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>shifter_instance/bits_sent_4_s0/CLK</td>
</tr>
<tr>
<td>7.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>shifter_instance/bits_sent_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>uart_instance/bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C48[1][A]</td>
<td style=" font-weight:bold;">uart_instance/bit_counter_0_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>uart_instance/n103_s3/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">uart_instance/n103_s3/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" font-weight:bold;">uart_instance/bit_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>uart_instance/bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>uart_instance/bit_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/cycle_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/cycle_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>uart_instance/cycle_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>uart_instance/n157_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">uart_instance/n157_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>uart_instance/cycle_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>uart_instance/cycle_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>uart_instance/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C47[1][A]</td>
<td style=" font-weight:bold;">uart_instance/bit_counter_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>uart_instance/n100_s0/I3</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td style=" background: #97FFFF;">uart_instance/n100_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td style=" font-weight:bold;">uart_instance/bit_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>uart_instance/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>uart_instance/bit_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>drop_latch_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>drop_latch_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>busy:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>drop_latch_s4/CLK</td>
</tr>
<tr>
<td>7.291</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R31C41[0][A]</td>
<td style=" font-weight:bold;">drop_latch_s4/Q</td>
</tr>
<tr>
<td>7.294</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>n1023_s4/I2</td>
</tr>
<tr>
<td>7.526</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">n1023_s4/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td style=" font-weight:bold;">drop_latch_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>drop_latch_s4/CLK</td>
</tr>
<tr>
<td>7.100</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>drop_latch_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>n27_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">n27_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>spi_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C34[1][A]</td>
<td>n25_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">n25_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C35[0][A]</td>
<td>n21_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>spi_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C35[1][A]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">n19_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>spi_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td>n15_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">n15_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>spi_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td>n13_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">n13_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td>n9_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">n9_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>shifter_instance/bits_sent_2_s2/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R31C38[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_2_s2/Q</td>
</tr>
<tr>
<td>7.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>shifter_instance/n25_s5/I0</td>
</tr>
<tr>
<td>7.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">shifter_instance/n25_s5/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>shifter_instance/bits_sent_2_s2/CLK</td>
</tr>
<tr>
<td>7.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C38[0][A]</td>
<td>shifter_instance/bits_sent_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>shifter_instance/bits_sent_3_s0/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_3_s0/Q</td>
</tr>
<tr>
<td>7.358</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>shifter_instance/n24_s3/I3</td>
</tr>
<tr>
<td>7.590</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">shifter_instance/n24_s3/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R11C34[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>shifter_instance/bits_sent_3_s0/CLK</td>
</tr>
<tr>
<td>7.163</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>shifter_instance/bits_sent_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/cycle_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/cycle_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td>uart_instance/cycle_counter_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C49[0][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_0_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td>uart_instance/n159_s5/I2</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td style=" background: #97FFFF;">uart_instance/n159_s5/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td>uart_instance/cycle_counter_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C49[0][A]</td>
<td>uart_instance/cycle_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/cycle_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/cycle_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>uart_instance/cycle_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_6_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>uart_instance/n153_s/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">uart_instance/n153_s/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>uart_instance/cycle_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>uart_instance/cycle_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/cycle_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/cycle_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>uart_instance/cycle_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>uart_instance/n151_s/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">uart_instance/n151_s/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>uart_instance/cycle_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>uart_instance/cycle_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_instance/cycle_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_instance/cycle_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>uart_instance/cycle_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_12_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C49[0][A]</td>
<td>uart_instance/n147_s/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" background: #97FFFF;">uart_instance/n147_s/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">uart_instance/cycle_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>199</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>uart_instance/cycle_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>uart_instance/cycle_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_index_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>busy:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>display_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.291</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>36</td>
<td>R30C41[0][A]</td>
<td style=" font-weight:bold;">display_index_0_s2/Q</td>
</tr>
<tr>
<td>7.299</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>n1130_s5/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" background: #97FFFF;">n1130_s5/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" font-weight:bold;">display_index_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>display_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.100</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>display_index_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>busy:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>7.291</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">state_1_s1/Q</td>
</tr>
<tr>
<td>7.299</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>state_1_s4/I1</td>
</tr>
<tr>
<td>7.531</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" background: #97FFFF;">state_1_s4/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>7.100</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_index_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>busy:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>busy:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td>display_index_2_s0/CLK</td>
</tr>
<tr>
<td>7.291</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R31C44[1][A]</td>
<td style=" font-weight:bold;">display_index_2_s0/Q</td>
</tr>
<tr>
<td>7.299</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td>n1128_s0/I2</td>
</tr>
<tr>
<td>7.531</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td style=" background: #97FFFF;">n1128_s0/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td style=" font-weight:bold;">display_index_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>busy</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R30C39[0][A]</td>
<td>shifter_instance/busy_s1/Q</td>
</tr>
<tr>
<td>7.089</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td>display_index_2_s0/CLK</td>
</tr>
<tr>
<td>7.100</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C44[1][A]</td>
<td>display_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.089, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_17_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_char_buffer_32_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>uart_char_buffer_32_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>uart_char_buffer_32_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_29_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_52_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_52_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_52_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_51_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_51_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_51_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_30_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>199</td>
<td>clk_d</td>
<td>-20.605</td>
<td>2.274</td>
</tr>
<tr>
<td>71</td>
<td>uart_char_index[3]</td>
<td>-10.685</td>
<td>0.767</td>
</tr>
<tr>
<td>53</td>
<td>uart_data_valid</td>
<td>3.949</td>
<td>1.253</td>
</tr>
<tr>
<td>40</td>
<td>uart_char_index[2]</td>
<td>-10.601</td>
<td>0.980</td>
</tr>
<tr>
<td>36</td>
<td>display_index[0]</td>
<td>6.666</td>
<td>0.949</td>
</tr>
<tr>
<td>32</td>
<td>n1935_18</td>
<td>3.949</td>
<td>1.118</td>
</tr>
<tr>
<td>32</td>
<td>n467_19</td>
<td>-1.808</td>
<td>1.425</td>
</tr>
<tr>
<td>26</td>
<td>n551_4</td>
<td>4.904</td>
<td>0.547</td>
</tr>
<tr>
<td>24</td>
<td>busy</td>
<td>3.484</td>
<td>3.288</td>
</tr>
<tr>
<td>22</td>
<td>uart_char_index[0]</td>
<td>-9.574</td>
<td>0.715</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C48</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C42</td>
<td>84.72%</td>
</tr>
<tr>
<td>R20C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C44</td>
<td>83.33%</td>
</tr>
<tr>
<td>R30C41</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C47</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C34</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C36</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C35</td>
<td>75.00%</td>
</tr>
<tr>
<td>R30C40</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
