 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : UART_RX
Version: K-2015.06
Date   : Sun Sep 24 02:16:38 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: Prescale[1]
              (input port clocked by SysCLK)
  Endpoint: sampler/samples_reg_2_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  Prescale[1] (in)                                        0.01       1.51 f
  U2/Y (BUFX2M)                                           0.18       1.69 f
  sampler/Prescale[1] (data_sampling_test_1)              0.00       1.69 f
  sampler/U14/CO (ADDHX1M)                                0.21       1.90 f
  sampler/U16/CO (ADDHX1M)                                0.19       2.09 f
  sampler/U15/CO (ADDHX1M)                                0.19       2.29 f
  sampler/U13/S (ADDHX1M)                                 0.11       2.40 r
  sampler/U53/Y (CLKXOR2X2M)                              0.34       2.73 f
  sampler/U49/Y (NOR3X2M)                                 0.20       2.93 r
  sampler/U46/Y (AND4X2M)                                 0.24       3.16 r
  sampler/U23/Y (NAND2X2M)                                0.08       3.24 f
  sampler/U19/Y (INVX2M)                                  0.08       3.33 r
  sampler/U43/Y (NAND2X2M)                                0.06       3.39 f
  sampler/U42/Y (OAI2BB2X1M)                              0.22       3.61 f
  sampler/samples_reg_2_/D (SDFFRQX2M)                    0.00       3.61 f
  data arrival time                                                  3.61

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  sampler/samples_reg_2_/CK (SDFFRQX2M)                   0.00       4.75 r
  library setup time                                     -0.40       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: Prescale[1]
              (input port clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  Prescale[1] (in)                                        0.01       1.51 f
  U2/Y (BUFX2M)                                           0.18       1.69 f
  counter/Prescale[1] (edge_bit_counter_test_1)           0.00       1.69 f
  counter/U31/Y (INVX2M)                                  0.09       1.79 r
  counter/U58/Y (NAND2BX2M)                               0.08       1.87 f
  counter/U27/Y (NOR2X2M)                                 0.18       2.05 r
  counter/U25/Y (NAND2X2M)                                0.13       2.19 f
  counter/U23/Y (OAI21X2M)                                0.09       2.27 r
  counter/U47/Y (CLKXOR2X2M)                              0.24       2.51 f
  counter/U41/Y (AOI211X2M)                               0.23       2.74 r
  counter/U51/Y (AND4X2M)                                 0.25       2.99 r
  counter/U28/Y (NOR2X2M)                                 0.08       3.06 f
  counter/U49/Y (AOI21X2M)                                0.14       3.21 r
  counter/U50/Y (OAI2BB1X2M)                              0.10       3.30 f
  counter/U40/Y (AOI32X1M)                                0.18       3.49 r
  counter/U39/Y (INVX2M)                                  0.05       3.54 f
  counter/bit_cnt_reg_2_/D (SDFFRX1M)                     0.00       3.54 f
  data arrival time                                                  3.54

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_2_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.41       4.34
  data required time                                                 4.34
  --------------------------------------------------------------------------
  data required time                                                 4.34
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: Prescale[1]
              (input port clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  Prescale[1] (in)                                        0.01       1.51 f
  U2/Y (BUFX2M)                                           0.18       1.69 f
  counter/Prescale[1] (edge_bit_counter_test_1)           0.00       1.69 f
  counter/U31/Y (INVX2M)                                  0.09       1.79 r
  counter/U58/Y (NAND2BX2M)                               0.08       1.87 f
  counter/U27/Y (NOR2X2M)                                 0.18       2.05 r
  counter/U25/Y (NAND2X2M)                                0.13       2.19 f
  counter/U23/Y (OAI21X2M)                                0.09       2.27 r
  counter/U47/Y (CLKXOR2X2M)                              0.24       2.51 f
  counter/U41/Y (AOI211X2M)                               0.23       2.74 r
  counter/U51/Y (AND4X2M)                                 0.25       2.99 r
  counter/U28/Y (NOR2X2M)                                 0.08       3.06 f
  counter/U49/Y (AOI21X2M)                                0.14       3.21 r
  counter/U50/Y (OAI2BB1X2M)                              0.10       3.30 f
  counter/U57/Y (AOI21X2M)                                0.13       3.43 r
  counter/U55/Y (OAI21X2M)                                0.09       3.52 f
  counter/bit_cnt_reg_3_/D (SDFFRX1M)                     0.00       3.52 f
  data arrival time                                                  3.52

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_3_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.41       4.34
  data required time                                                 4.34
  --------------------------------------------------------------------------
  data required time                                                 4.34
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: Prescale[1]
              (input port clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  Prescale[1] (in)                                        0.01       1.51 f
  U2/Y (BUFX2M)                                           0.18       1.69 f
  counter/Prescale[1] (edge_bit_counter_test_1)           0.00       1.69 f
  counter/U31/Y (INVX2M)                                  0.09       1.79 r
  counter/U58/Y (NAND2BX2M)                               0.08       1.87 f
  counter/U27/Y (NOR2X2M)                                 0.18       2.05 r
  counter/U25/Y (NAND2X2M)                                0.13       2.19 f
  counter/U23/Y (OAI21X2M)                                0.09       2.27 r
  counter/U47/Y (CLKXOR2X2M)                              0.24       2.51 f
  counter/U41/Y (AOI211X2M)                               0.23       2.74 r
  counter/U51/Y (AND4X2M)                                 0.25       2.99 r
  counter/U28/Y (NOR2X2M)                                 0.08       3.06 f
  counter/U24/Y (INVX2M)                                  0.16       3.23 r
  counter/U61/Y (OAI32X1M)                                0.13       3.36 f
  counter/bit_cnt_reg_0_/D (SDFFRX1M)                     0.00       3.36 f
  data arrival time                                                  3.36

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_0_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.43       4.32
  data required time                                                 4.32
  --------------------------------------------------------------------------
  data required time                                                 4.32
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: Prescale[1]
              (input port clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  Prescale[1] (in)                                        0.01       1.51 f
  U2/Y (BUFX2M)                                           0.18       1.69 f
  counter/Prescale[1] (edge_bit_counter_test_1)           0.00       1.69 f
  counter/U31/Y (INVX2M)                                  0.09       1.79 r
  counter/U58/Y (NAND2BX2M)                               0.08       1.87 f
  counter/U27/Y (NOR2X2M)                                 0.18       2.05 r
  counter/U25/Y (NAND2X2M)                                0.13       2.19 f
  counter/U23/Y (OAI21X2M)                                0.09       2.27 r
  counter/U47/Y (CLKXOR2X2M)                              0.24       2.51 f
  counter/U41/Y (AOI211X2M)                               0.23       2.74 r
  counter/U51/Y (AND4X2M)                                 0.25       2.99 r
  counter/U28/Y (NOR2X2M)                                 0.08       3.06 f
  counter/U49/Y (AOI21X2M)                                0.14       3.21 r
  counter/U59/Y (OAI32X1M)                                0.12       3.33 f
  counter/bit_cnt_reg_1_/D (SDFFRX1M)                     0.00       3.33 f
  data arrival time                                                  3.33

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_1_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.43       4.32
  data required time                                                 4.32
  --------------------------------------------------------------------------
  data required time                                                 4.32
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: deserializer_parityCalc/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: P_DATA[4] (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  deserializer_parityCalc/P_DATA_reg_4_/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  deserializer_parityCalc/P_DATA_reg_4_/Q (SDFFRHQX8M)
                                                          1.09       1.09 r
  deserializer_parityCalc/P_DATA[4] (deserializer_parityCalc_test_1)
                                                          0.00       1.09 r
  P_DATA[4] (out)                                         0.00       1.09 r
  data arrival time                                                  1.09

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -1.50       3.25
  data required time                                                 3.25
  --------------------------------------------------------------------------
  data required time                                                 3.25
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: deserializer_parityCalc/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: P_DATA[3] (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  deserializer_parityCalc/P_DATA_reg_3_/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  deserializer_parityCalc/P_DATA_reg_3_/Q (SDFFRHQX8M)
                                                          1.09       1.09 r
  deserializer_parityCalc/P_DATA[3] (deserializer_parityCalc_test_1)
                                                          0.00       1.09 r
  P_DATA[3] (out)                                         0.00       1.09 r
  data arrival time                                                  1.09

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -1.50       3.25
  data required time                                                 3.25
  --------------------------------------------------------------------------
  data required time                                                 3.25
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: deserializer_parityCalc/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: P_DATA[2] (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  deserializer_parityCalc/P_DATA_reg_2_/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  deserializer_parityCalc/P_DATA_reg_2_/Q (SDFFRHQX8M)
                                                          1.09       1.09 r
  deserializer_parityCalc/P_DATA[2] (deserializer_parityCalc_test_1)
                                                          0.00       1.09 r
  P_DATA[2] (out)                                         0.00       1.09 r
  data arrival time                                                  1.09

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -1.50       3.25
  data required time                                                 3.25
  --------------------------------------------------------------------------
  data required time                                                 3.25
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: deserializer_parityCalc/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: P_DATA[1] (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  deserializer_parityCalc/P_DATA_reg_1_/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  deserializer_parityCalc/P_DATA_reg_1_/Q (SDFFRHQX8M)
                                                          1.09       1.09 r
  deserializer_parityCalc/P_DATA[1] (deserializer_parityCalc_test_1)
                                                          0.00       1.09 r
  P_DATA[1] (out)                                         0.00       1.09 r
  data arrival time                                                  1.09

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -1.50       3.25
  data required time                                                 3.25
  --------------------------------------------------------------------------
  data required time                                                 3.25
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: deserializer_parityCalc/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: P_DATA[0] (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  deserializer_parityCalc/P_DATA_reg_0_/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  deserializer_parityCalc/P_DATA_reg_0_/Q (SDFFRHQX8M)
                                                          1.09       1.09 r
  deserializer_parityCalc/P_DATA[0] (deserializer_parityCalc_test_1)
                                                          0.00       1.09 r
  P_DATA[0] (out)                                         0.00       1.09 r
  data arrival time                                                  1.09

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -1.50       3.25
  data required time                                                 3.25
  --------------------------------------------------------------------------
  data required time                                                 3.25
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg_0_/CK (SDFFRX1M)                  0.00       0.00 r
  FSM/current_state_reg_0_/Q (SDFFRX1M)                   0.52       0.52 f
  FSM/U28/Y (NAND2X2M)                                    0.13       0.65 r
  FSM/U19/Y (INVX2M)                                      0.06       0.71 f
  FSM/U15/Y (NAND2X2M)                                    0.09       0.80 r
  FSM/U11/Y (INVX2M)                                      0.07       0.87 f
  FSM/U13/Y (OR4X1M)                                      0.68       1.55 f
  FSM/enable (FSM_test_1)                                 0.00       1.55 f
  counter/enable (edge_bit_counter_test_1)                0.00       1.55 f
  counter/U26/Y (INVX2M)                                  0.16       1.71 r
  counter/U28/Y (NOR2X2M)                                 0.08       1.80 f
  counter/U49/Y (AOI21X2M)                                0.14       1.94 r
  counter/U50/Y (OAI2BB1X2M)                              0.10       2.04 f
  counter/U40/Y (AOI32X1M)                                0.18       2.22 r
  counter/U39/Y (INVX2M)                                  0.05       2.27 f
  counter/bit_cnt_reg_2_/D (SDFFRX1M)                     0.00       2.27 f
  data arrival time                                                  2.27

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_2_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.41       4.34
  data required time                                                 4.34
  --------------------------------------------------------------------------
  data required time                                                 4.34
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg_0_/CK (SDFFRX1M)                  0.00       0.00 r
  FSM/current_state_reg_0_/Q (SDFFRX1M)                   0.52       0.52 f
  FSM/U28/Y (NAND2X2M)                                    0.13       0.65 r
  FSM/U19/Y (INVX2M)                                      0.06       0.71 f
  FSM/U15/Y (NAND2X2M)                                    0.09       0.80 r
  FSM/U11/Y (INVX2M)                                      0.07       0.87 f
  FSM/U13/Y (OR4X1M)                                      0.68       1.55 f
  FSM/enable (FSM_test_1)                                 0.00       1.55 f
  counter/enable (edge_bit_counter_test_1)                0.00       1.55 f
  counter/U26/Y (INVX2M)                                  0.16       1.71 r
  counter/U28/Y (NOR2X2M)                                 0.08       1.80 f
  counter/U49/Y (AOI21X2M)                                0.14       1.94 r
  counter/U50/Y (OAI2BB1X2M)                              0.10       2.04 f
  counter/U57/Y (AOI21X2M)                                0.13       2.16 r
  counter/U55/Y (OAI21X2M)                                0.09       2.25 f
  counter/bit_cnt_reg_3_/D (SDFFRX1M)                     0.00       2.25 f
  data arrival time                                                  2.25

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_3_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.41       4.34
  data required time                                                 4.34
  --------------------------------------------------------------------------
  data required time                                                 4.34
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: deserializer_parityCalc/registers_reg_2_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: par_checker/par_err_reg
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  deserializer_parityCalc/registers_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  deserializer_parityCalc/registers_reg_2_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  deserializer_parityCalc/U44/Y (XOR3XLM)                 0.49       0.95 f
  deserializer_parityCalc/U37/Y (XOR3XLM)                 0.53       1.48 f
  deserializer_parityCalc/U36/Y (NOR2BX2M)                0.13       1.61 r
  deserializer_parityCalc/calculated_par_bit (deserializer_parityCalc_test_1)
                                                          0.00       1.61 r
  par_checker/calculated_par_bit (par_checker_test_1)     0.00       1.61 r
  par_checker/U9/Y (CLKXOR2X2M)                           0.30       1.91 f
  par_checker/U6/Y (AOI22X1M)                             0.16       2.07 r
  par_checker/U5/Y (NOR2BX2M)                             0.06       2.13 f
  par_checker/par_err_reg/D (SDFFRQX2M)                   0.00       2.13 f
  data arrival time                                                  2.13

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  par_checker/par_err_reg/CK (SDFFRQX2M)                  0.00       4.75 r
  library setup time                                     -0.39       4.36
  data required time                                                 4.36
  --------------------------------------------------------------------------
  data required time                                                 4.36
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg_0_/CK (SDFFRX1M)                  0.00       0.00 r
  FSM/current_state_reg_0_/Q (SDFFRX1M)                   0.52       0.52 f
  FSM/U28/Y (NAND2X2M)                                    0.13       0.65 r
  FSM/U19/Y (INVX2M)                                      0.06       0.71 f
  FSM/U15/Y (NAND2X2M)                                    0.09       0.80 r
  FSM/U11/Y (INVX2M)                                      0.07       0.87 f
  FSM/U13/Y (OR4X1M)                                      0.68       1.55 f
  FSM/enable (FSM_test_1)                                 0.00       1.55 f
  counter/enable (edge_bit_counter_test_1)                0.00       1.55 f
  counter/U26/Y (INVX2M)                                  0.16       1.71 r
  counter/U28/Y (NOR2X2M)                                 0.08       1.80 f
  counter/U24/Y (INVX2M)                                  0.16       1.96 r
  counter/U61/Y (OAI32X1M)                                0.13       2.10 f
  counter/bit_cnt_reg_0_/D (SDFFRX1M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_0_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.43       4.32
  data required time                                                 4.32
  --------------------------------------------------------------------------
  data required time                                                 4.32
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: counter/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg_0_/CK (SDFFRX1M)                  0.00       0.00 r
  FSM/current_state_reg_0_/Q (SDFFRX1M)                   0.52       0.52 f
  FSM/U28/Y (NAND2X2M)                                    0.13       0.65 r
  FSM/U19/Y (INVX2M)                                      0.06       0.71 f
  FSM/U15/Y (NAND2X2M)                                    0.09       0.80 r
  FSM/U11/Y (INVX2M)                                      0.07       0.87 f
  FSM/U13/Y (OR4X1M)                                      0.68       1.55 f
  FSM/enable (FSM_test_1)                                 0.00       1.55 f
  counter/enable (edge_bit_counter_test_1)                0.00       1.55 f
  counter/U26/Y (INVX2M)                                  0.16       1.71 r
  counter/U28/Y (NOR2X2M)                                 0.08       1.80 f
  counter/U49/Y (AOI21X2M)                                0.14       1.94 r
  counter/U59/Y (OAI32X1M)                                0.12       2.06 f
  counter/bit_cnt_reg_1_/D (SDFFRX1M)                     0.00       2.06 f
  data arrival time                                                  2.06

  clock SysCLK (rise edge)                                5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  counter/bit_cnt_reg_1_/CK (SDFFRX1M)                    0.00       4.75 r
  library setup time                                     -0.43       4.32
  data required time                                                 4.32
  --------------------------------------------------------------------------
  data required time                                                 4.32
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        2.26


1
