
---------- Begin Simulation Statistics ----------
simSeconds                                   0.324769                       # Number of seconds simulated (Second)
simTicks                                 324769475000                       # Number of ticks simulated (Tick)
finalTick                                324769475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    620.49                       # Real time elapsed on the host (Second)
hostTickRate                                523409438                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     685472                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      101181429                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   161163                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     163067                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        324769475                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.247695                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.307911                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups                16297391                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          14806660                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            482390                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             13366938                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               249075                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13225834                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.989444                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  349180                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           77692                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              73376                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4316                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         7825                       # Number of mispredicted indirect branches. (Count)
system.cpu.commitStats0.numInsts            100000001                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              101181429                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.247695                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.307911                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1326      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     66005622     65.23%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        17514      0.02%     65.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        12479      0.01%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            5      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           25      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            5      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            5      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         1257      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            3      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           39      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         2127      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         2719      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1008      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     21687905     21.43%     86.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     13449390     13.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    101181429                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       26171480                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          26171480                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      26171480                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         26171480                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      8297992                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8297992                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      8297992                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8297992                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 466860606000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 466860606000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 466860606000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 466860606000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     34469472                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      34469472                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     34469472                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     34469472                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.240735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.240735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.240735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.240735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 56261.877090                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56261.877090                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 56261.877090                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56261.877090                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4151359                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4151359                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4143841                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4143841                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4143841                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4143841                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4154151                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4154151                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4154151                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4154151                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 225760060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 225760060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 225760060000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 225760060000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.120517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.120517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.120517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54345.655707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54345.655707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54345.655707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54345.655707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4153128                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       114000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       114000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       114000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       114000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       112000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       112000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       112000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       112000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     21055753                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21055753                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         8610                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8610                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    853678000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    853678000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     21064363                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     21064363                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000409                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000409                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 99149.593496                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 99149.593496                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            5                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8605                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8605                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    836049000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    836049000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000409                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000409                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 97158.512493                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 97158.512493                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          310                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             310                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      5115727                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5115727                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      8289382                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      8289382                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 466006928000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 466006928000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13405109                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13405109                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.618375                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.618375                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56217.330556                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56217.330556                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      4143836                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      4143836                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      4145546                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      4145546                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 224924011000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 224924011000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.309251                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.309251                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 54256.788129                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 54256.788129                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.853535                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             30325949                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4154152                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.300154                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              234000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1021.853535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          507                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          295                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2210220712                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2210220712                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps      1353680                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            54180074                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                7721                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           23519046                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13360000                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                 319                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       36720697                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          36720697                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      36720697                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         36720697                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1319                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1319                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1319                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1319                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    154054000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    154054000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    154054000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    154054000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     36722016                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      36722016                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     36722016                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     36722016                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000036                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000036                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000036                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000036                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 116796.057619                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 116796.057619                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 116796.057619                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 116796.057619                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          295                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               295                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1319                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1319                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1319                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1319                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    151416000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    151416000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    151416000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    151416000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 114796.057619                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 114796.057619                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 114796.057619                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 114796.057619                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    295                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     36720697                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        36720697                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1319                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1319                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    154054000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    154054000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     36722016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     36722016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000036                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000036                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 116796.057619                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 116796.057619                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1319                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1319                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    151416000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    151416000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 114796.057619                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 114796.057619                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           654.490358                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             36722016                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1319                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           27840.800607                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              113000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   654.490358                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.639151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.639151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2350210343                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2350210343                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  101181429                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   157                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2486                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2490                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     4                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2486                       # number of overall hits (Count)
system.l2.overallHits::total                     2490                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1315                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                25853                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   27168                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1315                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               25853                       # number of overall misses (Count)
system.l2.overallMisses::total                  27168                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       147240000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2785145000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2932385000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      147240000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2785145000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2932385000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1319                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              28339                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 29658                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1319                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             28339                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                29658                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.996967                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.912276                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.916043                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.996967                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.912276                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.916043                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 111969.581749                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 107730.050671                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    107935.254711                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 111969.581749                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 107730.050671                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   107935.254711                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              4143508                       # number of writebacks (Count)
system.l2.writebacks::total                   4143508                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1315                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            25853                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               27168                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1315                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           25853                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              27168                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    120940000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2268085000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2389025000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    120940000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2268085000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2389025000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.996967                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.912276                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.916043                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.996967                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.912276                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.916043                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 91969.581749                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 87730.050671                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 87935.254711                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 91969.581749                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 87730.050671                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 87935.254711                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4145063                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data      4125813                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total         4125813                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      4125813                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       4125813                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data      4125813                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total      4125813                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data 119648577000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total 119648577000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst               4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1315                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1315                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    147240000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    147240000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1319                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1319                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.996967                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.996967                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 111969.581749                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 111969.581749                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1315                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1315                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    120940000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    120940000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.996967                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.996967                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 91969.581749                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 91969.581749                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                574                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   574                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            19159                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               19159                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2015099000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2015099000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          19733                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             19733                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.970912                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.970912                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 105177.671068                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 105177.671068                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        19159                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           19159                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1631919000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1631919000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.970912                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.970912                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85177.671068                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85177.671068                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1912                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1912                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6694                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6694                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    770046000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    770046000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         8606                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          8606                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.777829                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.777829                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 115035.255453                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 115035.255453                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    636166000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    636166000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.777829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.777829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 95035.255453                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 95035.255453                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          295                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              295                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          295                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          295                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      4151359                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4151359                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4151359                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4151359                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8080.576030                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      4183077                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4153255                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.007180                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       92000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    6165.449605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       127.116378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1788.010048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.752618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.015517                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.218263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.986398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::2                  127                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  653                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 7412                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  137095527                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 137095527                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   8287016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2630.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     51704.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004630360500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       371052                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       371052                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3445844                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            8032649                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       27168                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    4143508                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     54336                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8287016                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 54336                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8287016                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   26827                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   26836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 370719                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 477935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 770730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 694843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 424600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 403598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 425865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 434080                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 437804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 435452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 406015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 405922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 485727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 474146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 384624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 383862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 382300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 382189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  20704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  21662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  18869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  14796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  10160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   9752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   5251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   5167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       371052                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean       0.146405                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      6.476165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        371051    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        371052                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       371052                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.333773                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     22.136757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.333456                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              313      0.08%      0.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               13      0.00%      0.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2363      0.64%      0.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10      0.00%      0.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20           117890     31.77%     32.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.00%     32.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22           177014     47.71%     80.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24            49694     13.39%     93.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26             1227      0.33%     93.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28             1399      0.38%     94.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30             3512      0.95%     95.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32             6028      1.62%     96.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34             3963      1.07%     97.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36             1012      0.27%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38             5338      1.44%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40             1270      0.34%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        371052                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3477504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            530369024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              10707607.29591351                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1633063033.40238500                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  324579124000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      77824.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       168320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3309056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    530367424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 518275.308971078659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 10188937.861232187599                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1633058106.831007003784                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2630                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        51706                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8287016                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     99994000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1749463000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7793745081750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     38020.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33834.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    940476.65                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       168320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3309184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3477504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       168320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       168320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    530369024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    530369024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1315                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           27168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      4143508                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        4143508                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         518275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       10189332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          10707607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       518275                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        518275                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1633063033                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1633063033                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1633063033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        518275                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      10189332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1643770641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                54334                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8286991                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       517782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       517822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       517786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       517738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       517832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       517826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       518144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       518214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       518150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       518204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       518064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       517946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       517852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       517736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       517980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       517915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               830694500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             271670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1849457000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15288.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34038.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               42525                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7728137                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            78.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           93.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       570663                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   935.481712                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   850.656652                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   244.957068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13014      2.28%      2.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        20229      3.54%      5.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        10965      1.92%      7.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6513      1.14%      8.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         5445      0.95%      9.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         9838      1.72%     11.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6099      1.07%     12.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        13901      2.44%     15.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       484659     84.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       570663                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3477376                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          530367424                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               10.707213                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1633.058107                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               93.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2038162980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1083309315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      199106040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21627211680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25636634400.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  69372027270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  66292929120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  186249380805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   573.481793                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 170802307000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10844600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 143122568000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2036370840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1082356770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      188838720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21630881340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25636634400.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  69271402890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  66377665440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  186224150400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   573.404106                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 171020922250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10844600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 142903952750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8009                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       4143508                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               448                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              19159                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             19159                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8009                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        4125813                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      8324105                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8324105                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    533846528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                533846528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4152981                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4152981    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4152981                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         41445001000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          254592000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8296937                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4143956                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               9925                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      8294867                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          295                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3324                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             19733                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            19733                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1319                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          8606                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       4125813                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      4125813                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2933                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12461432                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               12464365                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       206592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    535001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               535207936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4145063                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 530369024                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           8300534                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000134                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011568                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 8299423     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1111      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             8300534                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 324769475000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        24915510000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           6595000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4267508000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       8308894                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4153423                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1109                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1109                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       164266573                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       160502902                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
