{
  "basics": {
    "name": "Louis Ledoux",
    "label": "Researcher",
    "email": "i.f.lledoux@gmail.com",
    "phone": "+33 7 70 49 11 98",
    "url": "https://bynaryman.github.io/",
    "summary": "A Computer Architect with a focus on Arithmetic and Floating-Points.",
    "location": {
      "address": "",
      "postalCode": "08014",
      "city": "Barcelona",
      "countryCode": "ESP",
      "region": "Catalunya"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "ledoux-louis",
        "url": "https://www.linkedin.com/in/ledoux-louis/"
      },
      {
        "network": "Twitter",
        "username": "@L0u1s73doux",
        "url": "https://twitter.com/L0u1s73doux"
      },
      {
        "network": "GitHub",
        "username": "Bynaryman",
        "url": "https://github.com/Bynaryman"
      },
      {
        "network": "ORCID",
        "username": "0009-0006-3643-2157",
        "url": "https://orcid.org/0009-0006-3643-2157"
      },
      {
        "network": "Google Scholar",
        "username": "JWBIqG8AAAAJ",
        "url": "https://scholar.google.com/citations?user=JWBIqG8AAAAJ"
      }
    ]
  },
  "work": [
    {
      "name": "Barcelona Supercomputing Center (BSC) - RoMoL/CAOS/SONAR",
      "position": "Researcher",
      "url": "https://www.bsc.es/ledoux-louis",
      "startDate": "2018-08-16",
      "endDate": "Now",
      "summary": "Conducting research in computer architecture, arithmetic, and HPC. Exploring co-designed hardware/software acceleration of posit arithmetic, developing Kulisch/Quire accumulators, and designing Systolic Array architecture for HPC workloads.",
      "highlights": [
        "Co-designed hardware/software acceleration of posit arithmetic.",
        "Developed Kulisch/Quire accumulators for any floating-point representation.",
        "Designed Systolic Array architecture for HPC workloads."
      ]
    },
    {
      "name": "b<>com",
      "position": "Hardware Engineer",
      "url": "",
      "startDate": "2017-01-01",
      "endDate": "2018-01-01",
      "summary": "Engaged in R&D focused on FPGA acceleration in the cloud. Successfully integrated an IP for real-time SDR to HDR video conversion, developed the IP integration using HDLs, and tweaked PCI-e drivers to maximize bandwidth.",
      "highlights": [
        "Integrated an IP for real-time SDR to HDR video conversion.",
        "Maximized PCIe bandwidth to approximately 15.8 GB/s."
      ]
    },
    {
      "name": "WaryMe",
      "position": "Back End Developer",
      "url": "",
      "startDate": "2017-07-01",
      "endDate": "2017-07-31",
      "summary": "Developed the entire back end of a people security application. Ensured secure data transmission and deployed the application on AWS.",
      "highlights": [
        "Developed backend services and APIs.",
        "Deployed and managed the application on AWS."
      ]
    },
    {
      "name": "ASKIA",
      "position": "Back End Developer",
      "url": "",
      "startDate": "2016-07-01",
      "endDate": "2016-07-31",
      "summary": "Developed an automated CLI tool for publishing surveys on popular platforms.",
      "highlights": [
        "Developed an automated CLI tool for publishing surveys."
      ]
    },
    {
      "name": "Radio Electronique Rennaise (R.E.R)",
      "position": "Electronics Technician",
      "url": "https://rer-electronic.fr/",
      "startDate": "2014-07-01",
      "endDate": "2014-07-31",
      "summary": "Responsible for repairing various electronic devices, with an emphasis on audio equipment.",
      "highlights": [
        "Repaired various electronic devices, focusing on audio equipment.",
        "Soldered and reverse engineered amplifier circuits."
      ]
    }
  ],
  "education": [
    {
      "institution": "Universitat Politècnica de Catalunya (UPC)",
      "location": "Barcelona, Spain",
      "url": "https://www.upc.edu/ca",
      "area": "Computer Architecture",
      "studyType": "PhD",
      "startDate": "2018-08-16",
      "endDate": "Now",
      "summary": "Thesis: Floating-Point Arithmetic Paradigms for High-Performance Computing: Software Algorithms and Hardware Designs"
    },
    {
      "institution": "Université de Rennes",
      "location": "Rennes, France",
      "url": "https://esir.univ-rennes.fr/en/esir-preparatory-cycle",
      "area": "Computer Science",
      "studyType": "Engineer diploma and Master's degree",
      "startDate": "2015-09-01",
      "endDate": "2018-06-01",
      "summary": "Completed a three-year program culminating in an Engineer diploma and a Master's degree."
    },
    {
      "institution": "Université de Rennes",
      "location": "Rennes, France",
      "url": "https://esir.univ-rennes.fr/en/esir-preparatory-cycle",
      "area": "Mathematics and Computer Sciences",
      "studyType": "Classe Préparatoire",
      "startDate": "2013-09-01",
      "endDate": "2015-06-01",
      "summary": "Intensive program with a strong emphasis on Mathematics and Computer Sciences."
    }
  ],
  "publications": [
    {
      "name": "A Generator of Numerically-Tailored and High-Throughput Accelerators for Batched GEMMs",
      "publisher": "2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)",
      "releaseDate": "2022-05",
      "url": "https://doi.org/10.1109/FCCM53951.2022.9786164",
      "summary": "A generator for creating numerically-tailored and high-throughput accelerators specifically designed for batched GEMMs."
    },
    {
      "name": "An Open-Source Framework for Efficient Numerically-Tailored Computations",
      "publisher": "2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)",
      "releaseDate": "2023-09",
      "url": "https://doi.org/10.1109/FPL60245.2023.00011",
      "summary": "An open-source framework aimed at enhancing the efficiency of numerically-tailored computations."
    },
    {
      "name": "The Grafted Superset Approach: Bridging Python to Silicon with Asynchronous Compilation and Beyond",
      "publisher": "2024 4th Workshop on Open-Source Design Automation (OSDA), hosted at DATE",
      "releaseDate": "2024-03-25",
      "url": "",
      "summary": "The Grafted Superset Approach aims to bridge Python programming with silicon-level execution through asynchronous compilation."
    },
    {
      "name": "LLMMMM: Large Language Models Matrix-Matrix Multiplications Characterization on Open Silicon",
      "publisher": "2024 11th BSCSymposium",
      "releaseDate": "2024-05",
      "url": "",
      "summary": "Characterization of matrix-matrix multiplications for large language models using open silicon platforms."
    },
    {
      "name": "Open-Source GEMM Hardware Kernels Generator: Toward Numerically-Tailored Computations",
      "publisher": "2023 10th BSCSymposium",
      "releaseDate": "2023-05",
      "url": "https://arxiv.org/abs/2305.18328",
      "summary": "A generator for open-source GEMM hardware kernels aimed at enabling numerically-tailored computations."
    },
    {
      "name": "Accelerating DL inference with (Open)CAPI and posit numbers",
      "publisher": "OpenPOWER summit 2019, Lyon, France: Linux Foundation",
      "releaseDate": "2019-10",
      "url": "https://hal.science/hal-04094850",
      "summary": "Methods to accelerate deep learning inference using (Open)CAPI and posit numbers."
    }
  ],
  "skills": [
    {
      "name": "Physics",
      "level": "Master",
      "keywords": [
        "Quantum Mechanics",
        "Quantum Computing",
        "Quantum Information",
        "Quantum Cryptography",
        "Quantum Communication",
        "Quantum Teleportation"
      ]
    }
  ],
  "languages": [
    {
      "language": "French",
      "fluency": "Native speaker"
    },
    {
      "language": "Spanish",
      "fluency": "Native speaker (with an honest French accent)"
    },
    {
      "language": "English",
      "fluency": "Full Proficiency"
    }
  ],
  "interests": [
    {
      "name": "Physics",
      "keywords": [
        "Quantum Mechanics",
        "Quantum Computing",
        "Quantum Information",
        "Quantum Cryptography",
        "Quantum Communication",
        "Quantum Teleportation"
      ]
    }
  ],
  "projects": [
    {
      "name": "MPW 5",
      "summary": "Taped out a Systolic Array for Matrix Multiplication with Posit numbers and Quires accumulators.",
      "highlights": ["Posit Numbers", "Quires Accumulators"],
      "url": "https://github.com/Bynaryman/wrapped_teras"
    },
    {
      "name": "MPW 1",
      "summary": "My first taped-out chip on the first-ever open shared Multi-Project Wafer in collaboration with Google, SkyWater, and Efabless.",
      "highlights": ["Open Source Silicon"],
      "url": "https://github.com/Bynaryman/wrapped_asic_watch/tree/d19b10006c3247f6a11fd3e14d854422d85ab37d"
    },
    {
      "name": "SUF",
      "summary": "Developed a Python-to-ASIC compiler with a focus on arithmetic, including novel placement visualization.",
      "highlights": ["Python-to-ASIC Compiler", "Placement Visualization"],
      "url": "https://youtu.be/62_eVFaZp8M?si=23H17Pt1qrONPNXt"
    },
    {
      "name": "OSFNTC",
      "summary": "Developed an Open-Source Framework for Efficient Numerically-Tailored Computation, systematically improving energy efficiency and accuracy.",
      "highlights": ["Numerically-Tailored Computation", "Energy Efficiency"],
      "url": "https://github.com/Bynaryman/OSFNTC"
    },
    {
      "name": "POF",
      "summary": "Designed the Posit Operators Framework, a comprehensive SW/HW co-designed library for arithmetic computations using the Posit numerical format on FPGAs.",
      "highlights": ["Posit Numerical Format", "FPGA"],
      "url": "https://github.com/Bynaryman/POF"
    },
    {
      "name": "VH2V",
      "summary": "Designed a VHDL-to-Verilog translation tool tailored to convert FloPoCo outputs to OpenLane/OpenROAD inputs.",
      "highlights": ["VHDL-to-Verilog Translation"],
      "url": "https://github.com/Bynaryman/vh2v"
    },
    {
      "name": "Synthesizers",
      "summary": "Crafted analog and digital synthesizers for modular synthesis and Eurorack systems.",
      "highlights": ["PCB Manufacturing", "Digital Design"],
      "url": "https://github.com/Bynaryman/binary_instruments/blob/main/undae.png"
    }
  ],
  "references": [
    {
      "name": "Professor John Doe",
      "reference": "Lorem ipsum dolor sit amet, consectetur adipiscing elit. Aliquam condimentum, diam quis convallis euismod, arcu mi ullamcorper lorem, a vestibulum nunc magna at sem."
    },
    {
      "name": "Professor John Doe",
      "reference": "Lorem ipsum dolor sit amet, consectetur adipiscing elit. Aliquam condimentum, diam quis convallis euismod, arcu mi ullamcorper lorem, a vestibulum nunc magna at sem."
    }
  ]
}
