INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0_vip_wrapper.v:166]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0_vip_wrapper.v:168]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_block_03_zynq_ultra_ps_e_0_0_vip_wrapper.v:170]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_AXI2FIFO_0_0/sim/RFSoC_Simple_block_03_AXI2FIFO_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Simple_block_03_AXI2FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_RTO_Core0_0_0/src/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ipshared/308c/src/RTO_Core0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTO_Core0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/ip/RFSoC_Simple_block_03_RTO_Core0_0_0/sim/RFSoC_Simple_block_03_RTO_Core0_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Simple_block_03_RTO_Core0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.ip_user_files/bd/RFSoC_Simple_block_03/sim/RFSoC_Simple_block_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Simple_block_03
INFO: [VRFC 10-311] analyzing module RFSoC_Simple_block_03_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1UOKDSQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.gen/sources_1/bd/RFSoC_Simple_block_03/hdl/RFSoC_Simple_block_03_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFSoC_Simple_block_03_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.srcs/sim_1/new/TestBench_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_00
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_03/RFSoC_Simplified_03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
