# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../opgave_1.srcs/sources_1/new/opgave_1.vhd" \
"../../../../opgave_1.srcs/sim_1/new/TB_opgave_1.vhd" \

# Do not sort compile order
nosort
