# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../40327859Coursework.srcs/sources_1/new/Accumulator.v" \
"../../../../40327859Coursework.srcs/sources_1/new/FSM.v" \
"../../../../40327859Coursework.srcs/sources_1/new/ROM.v" \
"../../../../40327859Coursework.srcs/sources_1/new/Subtraciton.v" \
"../../../../40327859Coursework.srcs/sim_1/new/FSM_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
