 library ieee;
use ieee.std_logic_1164.all;

entity processador_programavel is 
	port (clock : in std_logic);

end entity;


architecture behavior of processador_programavel is 


begin 




end architecture;