;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @101, 3
	ADD @-30, 9
	DAT #0, <2
	MOV #0, -92
	MOV #71, @-200
	SUB @-117, 105
	JMZ <-127, 100
	MOV 210, 60
	JMZ <-126, 106
	SUB @0, @2
	DJN <121, 106
	ADD 210, 60
	SUB #300, 96
	ADD 210, 60
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DAT #0, <2
	SUB @127, 106
	JMP 0, -92
	SPL 0, -92
	ADD 1, 400
	SUB @121, 103
	JMZ 1, <0
	MOV -7, <-20
	JMZ <-127, 100
	SPL 0, <922
	SUB @127, 106
	ADD 210, 60
	ADD 210, 60
	SUB 31, 4
	ADD -210, -60
	JMP <121, 103
	DAT #127, #106
	JMP 0, <922
	DJN 0, <922
	DAT #100, <302
	JMP 0, <922
	ADD 3, 221
	CMP -207, <-120
	SUB #72, @200
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	CMP -207, <-120
