# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:42 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs_valid index[0] index[1] index[2] \
 index_valid

.latch        n82 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n87 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n92 control.tehb.dataReg[0]  0
.latch        n97 control.tehb.dataReg[1]  0
.latch       n102 control.tehb.dataReg[2]  0
.latch       n107 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n60
01 1
.names control.tehb.control.fullReg new_n60 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n62
11 1
.names ins_ready[1] new_n62 index[0]
00 0
.names ins[0] index[0] new_n64
00 1
.names ins[9] index[0] new_n65
01 1
.names control.tehb.dataReg[1] control.tehb.dataReg[2] new_n66
00 1
.names control.tehb.control.fullReg new_n66 new_n67
10 1
.names new_n64 new_n67 new_n68
00 1
.names new_n65 new_n68 outs[0]
01 1
.names ins[1] index[0] new_n70
00 1
.names ins[10] index[0] new_n71
01 1
.names new_n67 new_n70 new_n72
00 1
.names new_n71 new_n72 outs[1]
01 1
.names ins[2] index[0] new_n74
00 1
.names ins[11] index[0] new_n75
01 1
.names new_n67 new_n74 new_n76
00 1
.names new_n75 new_n76 outs[2]
01 1
.names ins[3] index[0] new_n78
00 1
.names ins[12] index[0] new_n79
01 1
.names new_n67 new_n78 new_n80
00 1
.names new_n79 new_n80 outs[3]
01 1
.names ins[4] index[0] new_n82_1
00 1
.names ins[13] index[0] new_n83
01 1
.names new_n67 new_n82_1 new_n84
00 1
.names new_n83 new_n84 outs[4]
01 1
.names ins[14] index[0] new_n86
11 1
.names ins[5] index[0] new_n87_1
10 1
.names new_n86 new_n87_1 new_n88
00 1
.names new_n67 new_n88 outs[5]
00 1
.names ins[15] index[0] new_n90
11 1
.names ins[6] index[0] new_n91
10 1
.names new_n90 new_n91 new_n92_1
00 1
.names new_n67 new_n92_1 outs[6]
00 1
.names ins[7] index[0] new_n94
10 1
.names ins[16] index[0] new_n95
11 1
.names new_n94 new_n95 new_n96
00 1
.names new_n67 new_n96 outs[7]
00 1
.names ins[8] index[0] new_n98
10 1
.names ins[17] index[0] new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names new_n67 new_n100 outs[8]
00 1
.names ins_valid[0] new_n60 new_n102_1
00 1
.names control.tehb.control.fullReg new_n102_1 new_n103
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n103 \
 outs_valid
10 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n103 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n108
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n109
01 1
.names new_n108 new_n109 new_n110
00 1
.names rst new_n110 new_n111
00 1
.names new_n103 new_n111 n107
01 1
.names new_n108 n107 n82
01 0
.names new_n109 n107 n87
01 0
.names control.tehb.control.fullReg new_n102_1 new_n115
00 1
.names new_n110 new_n115 new_n116
01 1
.names control.tehb.dataReg[0] new_n116 new_n117
10 1
.names new_n60 new_n116 new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names rst new_n119 n92
00 1
.names rst control.tehb.dataReg[1] new_n121
01 1
.names new_n116 new_n121 n97
01 1
.names rst control.tehb.dataReg[2] new_n123
01 1
.names new_n116 new_n123 n102
01 1
.end
