# RTL-design-using-verilog-with-SKY130-technology

![Verilog-flyer](https://user-images.githubusercontent.com/69634738/123540568-4be28980-d75d-11eb-83cb-83318934faa3.png)




# DAY-2
# Timing libs hierarchical vs flat synthesis and efficient flop coding styles

## Introduction to timing libs

.lib is a collection of standard cells containing slow as well as fast cells.
This is how the library starts, it suggests about the operating conditions i.e, voltage, process, temperature.

![image](https://user-images.githubusercontent.com/69634738/123542877-818d6f80-d769-11eb-9af3-f105a8d710fe.png)

The cell contains the information about leakage power,area,dealay,inputcapacitance, timing etc.

![image](https://user-images.githubusercontent.com/69634738/123543028-56575000-d76a-11eb-84fb-508a7ee70c1b.png)

![image](https://user-images.githubusercontent.com/69634738/123543258-37a58900-d76b-11eb-8926-a249b769dae1.png)

![image](https://user-images.githubusercontent.com/69634738/123543280-5277fd80-d76b-11eb-952e-2e05326ccd84.png)






