$date
	Fri Nov 29 23:33:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gc $end
$var wire 3 ! gray [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ up $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' up $end
$var reg 3 ( count [2:0] $end
$var reg 3 ) gray [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
0'
0&
0%
0$
0#
0"
bx !
$end
#5
1"
1%
#10
b0 )
b0 !
b0 (
0"
0%
1#
1&
#15
1"
1%
#20
0"
0%
0#
0&
#25
1"
1%
#30
0"
0%
1$
1'
#35
b1 )
b1 !
b1 (
1"
1%
#40
0"
0%
#45
b11 )
b11 !
b10 (
1"
1%
#50
0"
0%
#55
b10 )
b10 !
b11 (
1"
1%
#60
0"
0%
#65
b110 )
b110 !
b100 (
1"
1%
#70
0"
0%
#75
b111 )
b111 !
b101 (
1"
1%
#80
0"
0%
#85
b101 )
b101 !
b110 (
1"
1%
#90
0"
0%
#95
b100 )
b100 !
b111 (
1"
1%
#100
0"
0%
#105
b0 )
b0 !
b0 (
1"
1%
#110
0"
0%
0$
0'
