vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_axi_dma_0_0/sim/design_2_axi_dma_0_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_ps7_0_100M_0/sim/design_2_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_0_0/sim/design_2_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_0_1/sim/design_2_axi_bram_ctrl_0_1.vhd" \

nosort
