Analysis & Synthesis Status : Successful - Fri Jan 26 17:23:47 2024
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : HDL-Project
Top-level Entity Name : Behavioral_ALU
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 19
    Dedicated logic registers : 0
Total registers : 0
Total pins : 20
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
