Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Fri May  1 13:38:37 2020
| Host             : DESKTOP-8CKUBRS running 64-bit major release  (build 9200)
| Command          : report_power -file design_3_wrapper_power_routed.rpt -pb design_3_wrapper_power_summary_routed.pb -rpx design_3_wrapper_power_routed.rpx
| Design           : design_3_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.641        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.527        |
| Device Static (W)        | 0.115        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 77.6         |
| Junction Temperature (C) | 32.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |       13 |       --- |             --- |
| Slice Logic              |     0.004 |     5624 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1895 |     53200 |            3.56 |
|   CARRY4                 |    <0.001 |      217 |     13300 |            1.63 |
|   Register               |    <0.001 |     2662 |    106400 |            2.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |       24 |     53200 |            0.05 |
|   Others                 |    <0.001 |      244 |       --- |             --- |
| Signals                  |     0.004 |     3914 |       --- |             --- |
| Block RAM                |     0.002 |      3.5 |       140 |            2.50 |
| MMCM                     |     0.206 |        2 |         4 |           50.00 |
| PLL                      |     0.123 |        1 |         4 |           25.00 |
| DSPs                     |     0.002 |        3 |       220 |            1.36 |
| I/O                      |     0.165 |       20 |       125 |           16.00 |
| Static Power             |     0.115 |          |           |                 |
| Total                    |     0.641 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.050 |      0.009 |
| Vccaux    |       1.800 |     0.204 |       0.192 |      0.012 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                            | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------------+-----------------+
| CLKFBIN                       | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN                    |            11.7 |
| CLKFBIN_1                     | design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN        |            11.7 |
| CLK_OUT_5x_hdmi_clk           | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk        |             2.3 |
| PixelClkIO                    | design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk       |            11.7 |
| PixelClk_int                  | design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |            11.7 |
| SerialClkIO                   | design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk      |             2.3 |
| clk_out1_design_3_clk_wiz_0_0 | design_3_i/clk_wiz_0/inst/clk_out1                                |             5.0 |
| clk_out1_design_3_clk_wiz_0_0 | design_3_i/clk_wiz_0/inst/clk_out1_design_3_clk_wiz_0_0           |             5.0 |
| clkfbout_design_3_clk_wiz_0_0 | design_3_i/clk_wiz_0/inst/clkfbout_design_3_clk_wiz_0_0           |             8.0 |
| hdmi_in_clk_p                 | hdmi_in_clk_p                                                     |            11.7 |
| sys_clock                     | sys_clock                                                         |             8.0 |
+-------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| design_3_wrapper        |     0.527 |
|   design_3_i            |     0.527 |
|     clk_wiz_0           |     0.108 |
|       inst              |     0.108 |
|     dvi2rgb_0           |     0.141 |
|       U0                |     0.141 |
|     image_computing     |     0.018 |
|       sobel_0           |     0.009 |
|       v_axi4s_vid_out_0 |     0.002 |
|       v_tc_0            |     0.006 |
|       v_vid_in_axi4s_0  |     0.001 |
|     rgb2dvi_0           |     0.260 |
|       U0                |     0.260 |
+-------------------------+-----------+


