

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'
================================================================
* Date:           Mon Jul 14 02:16:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1324|     1324|  13.240 us|  13.240 us|  1313|  1313|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_3_loop_for_channel_pad_3  |     1322|     1322|        12|          1|          1|  1312|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 15 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 16 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten37"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln83 = store i4 0, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 19 'store' 'store_ln83' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln85 = store i8 0, i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 20 'store' 'store_ln85' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i129"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i11 %indvar_flatten37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 22 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln83 = icmp_eq  i11 %indvar_flatten37_load, i11 1312" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 23 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln83 = add i11 %indvar_flatten37_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 24 'add' 'add_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc15.i141, void %for.body4.i147.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 25 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 26 'load' 'n_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 27 'load' 'c_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln85 = icmp_eq  i8 %n_load, i8 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 28 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln83 = select i1 %icmp_ln85, i8 0, i8 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 29 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln83_1 = add i4 %c_load, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 30 'add' 'add_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln83_1 = select i1 %icmp_ln85, i4 %add_ln83_1, i4 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 31 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%empty = shl i4 %select_ln83_1, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 32 'shl' 'empty' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%p_cast69 = zext i4 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 33 'zext' 'p_cast69' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln83, i32 1, i32 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 34 'partselect' 'tmp_16' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%icmp_ln86 = icmp_eq  i7 %tmp_16, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 35 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln86 = add i8 %select_ln83, i8 %p_cast69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 36 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [12/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 37 'urem' 'urem_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln85 = add i8 %select_ln83, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 38 'add' 'add_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln83 = store i11 %add_ln83, i11 %indvar_flatten37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 39 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln83 = store i4 %select_ln83_1, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 40 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln85 = store i8 %add_ln85, i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.body4.i129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 42 'br' 'br_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 43 [11/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 43 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 44 [10/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 44 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 45 [9/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 45 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 46 [8/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 46 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 47 [7/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 47 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 48 [6/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 48 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 49 [5/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 49 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%select_ln83_1_cast = zext i4 %select_ln83_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 50 'zext' 'select_ln83_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add_ln86_1)   --->   "%p_cast71 = mul i11 %select_ln83_1_cast, i11 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 51 'mul' 'p_cast71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 52 [4/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 52 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 53 [2/3] (0.99ns) (grouped into DSP with root node add_ln86_1)   --->   "%p_cast71 = mul i11 %select_ln83_1_cast, i11 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 53 'mul' 'p_cast71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 54 [3/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 54 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_1)   --->   "%p_cast71 = mul i11 %select_ln83_1_cast, i11 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 55 'mul' 'p_cast71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln83_1, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 56 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln83_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 58 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85_1 = add i11 %p_shl, i11 %zext_ln85_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 59 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %select_ln83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 60 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i8 %select_ln83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 61 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.76ns)   --->   "%icmp_ln86_1 = icmp_ugt  i8 %select_ln83, i8 161" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 62 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.28ns)   --->   "%or_ln86 = or i1 %icmp_ln86, i1 %icmp_ln86_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 63 'or' 'or_ln86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln86_1 = add i11 %zext_ln85, i11 %p_cast71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 64 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 65 [2/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 65 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.76ns)   --->   "%add_ln86_2 = add i9 %zext_ln85_1, i9 510" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 66 'add' 'add_ln86_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i9 %add_ln86_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 67 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln86_3 = add i11 %sext_ln86, i11 %add_ln85_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 68 'add' 'add_ln86_3' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i11 %add_ln86_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 69 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%OutConv2_addr = getelementptr i16 %OutConv2, i64 0, i64 %zext_ln86_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 70 'getelementptr' 'OutConv2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (1.23ns)   --->   "%OutConv2_load = load i11 %OutConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 71 'load' 'OutConv2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_11 : Operation 94 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 4.11>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_3_loop_for_channel_pad_3_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1312, i64 1312, i64 1312"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 74 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln86_1 = add i11 %zext_ln85, i11 %p_cast71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 75 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i11 %add_ln86_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 76 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (2.23ns)   --->   "%mul_ln86 = mul i23 %zext_ln86_3, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 77 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln86, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 78 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i10 %tmp_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 79 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 80 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i2 %urem_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 81 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%OutPadConv3_addr = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 82 'getelementptr' 'OutPadConv3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 83 'getelementptr' 'OutPadConv3_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 84 'getelementptr' 'OutPadConv3_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutConv2_load = load i11 %OutConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 85 'load' 'OutConv2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_12 : Operation 86 [1/1] (0.35ns)   --->   "%storemerge573 = select i1 %or_ln86, i16 0, i16 %OutConv2_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 86 'select' 'storemerge573' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.54ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %arrayidx.i130571.case.2, i2 0, void %arrayidx.i130571.case.0, i2 1, void %arrayidx.i130571.case.1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 87 'switch' 'switch_ln86' <Predicate = true> <Delay = 0.54>
ST_12 : Operation 88 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln86 = store i16 %storemerge573, i9 %OutPadConv3_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 88 'store' 'store_ln86' <Predicate = (trunc_ln86 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i130571.exit"   --->   Operation 89 'br' 'br_ln0' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln86 = store i16 %storemerge573, i9 %OutPadConv3_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 90 'store' 'store_ln86' <Predicate = (trunc_ln86 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i130571.exit"   --->   Operation 91 'br' 'br_ln0' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln86 = store i16 %storemerge573, i9 %OutPadConv3_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 92 'store' 'store_ln86' <Predicate = (trunc_ln86 != 0 & trunc_ln86 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i130571.exit"   --->   Operation 93 'br' 'br_ln0' <Predicate = (trunc_ln86 != 0 & trunc_ln86 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.270ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln83', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) of constant 0 on local variable 'c', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38 [9]  (0.427 ns)
	'load' operation 4 bit ('c_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) on local variable 'c', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln83_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [24]  (0.797 ns)
	'select' operation 4 bit ('select_ln83_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [25]  (0.391 ns)
	'shl' operation 4 bit ('empty', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [26]  (0.000 ns)
	'add' operation 8 bit ('add_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [41]  (0.765 ns)
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 2>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 3>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 4>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 5>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 6>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 7>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [47]  (1.890 ns)

 <State 11>: 2.917ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln86_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [52]  (0.765 ns)
	'add' operation 11 bit ('add_ln86_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [54]  (0.914 ns)
	'getelementptr' operation 11 bit ('OutConv2_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [56]  (0.000 ns)
	'load' operation 16 bit ('OutConv2_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) on array 'OutConv2' [57]  (1.237 ns)

 <State 12>: 4.118ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[42] ('add_ln86_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [42]  (0.645 ns)
	'mul' operation 23 bit ('mul_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [44]  (2.236 ns)
	'getelementptr' operation 9 bit ('OutPadConv3_1_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) [50]  (0.000 ns)
	'store' operation 0 bit ('store_ln86', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38) of variable 'storemerge573', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38 on array 'OutPadConv3_1' [61]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
