|nes_fpga_top_lvl
clk_50 => clk_50.IN1
rst => rst.IN3
ppu_rst => comb.IN0
uart_rx => uart_rx.IN1
uart_tx << sys_ctrl_fsm:sys_ctrl_inst.port3
uart_rts => ~NO_FANOUT~
uart_cts << <VCC>
vga_clk << vga_controller:vga_ctrl_inst.port5
vga_hsync << vga_controller:vga_ctrl_inst.port6
vga_vsync << vga_controller:vga_ctrl_inst.port7
vga_sync_n << vga_controller:vga_ctrl_inst.port9
vga_blank_n << vga_controller:vga_ctrl_inst.port8
vga_r[0] << vga_controller:vga_ctrl_inst.port10
vga_r[1] << vga_controller:vga_ctrl_inst.port10
vga_r[2] << vga_controller:vga_ctrl_inst.port10
vga_r[3] << vga_controller:vga_ctrl_inst.port10
vga_r[4] << vga_controller:vga_ctrl_inst.port10
vga_r[5] << vga_controller:vga_ctrl_inst.port10
vga_r[6] << vga_controller:vga_ctrl_inst.port10
vga_r[7] << vga_controller:vga_ctrl_inst.port10
vga_g[0] << vga_controller:vga_ctrl_inst.port11
vga_g[1] << vga_controller:vga_ctrl_inst.port11
vga_g[2] << vga_controller:vga_ctrl_inst.port11
vga_g[3] << vga_controller:vga_ctrl_inst.port11
vga_g[4] << vga_controller:vga_ctrl_inst.port11
vga_g[5] << vga_controller:vga_ctrl_inst.port11
vga_g[6] << vga_controller:vga_ctrl_inst.port11
vga_g[7] << vga_controller:vga_ctrl_inst.port11
vga_b[0] << vga_controller:vga_ctrl_inst.port12
vga_b[1] << vga_controller:vga_ctrl_inst.port12
vga_b[2] << vga_controller:vga_ctrl_inst.port12
vga_b[3] << vga_controller:vga_ctrl_inst.port12
vga_b[4] << vga_controller:vga_ctrl_inst.port12
vga_b[5] << vga_controller:vga_ctrl_inst.port12
vga_b[6] << vga_controller:vga_ctrl_inst.port12
vga_b[7] << vga_controller:vga_ctrl_inst.port12
joycon_1[0] => joycon_1[0].IN1
joycon_1[1] => joycon_1[1].IN1
joycon_1[2] => joycon_1[2].IN1
joycon_1[3] => joycon_1[3].IN1
joycon_1[4] => joycon_1[4].IN1
joycon_1[5] => joycon_1[5].IN1
joycon_1[6] => joycon_1[6].IN1
joycon_1[7] => joycon_1[7].IN1
joycon_2[0] => joycon_2[0].IN1
joycon_2[1] => joycon_2[1].IN1
joycon_2[2] => joycon_2[2].IN1
joycon_2[3] => joycon_2[3].IN1
joycon_2[4] => joycon_2[4].IN1
joycon_2[5] => joycon_2[5].IN1
joycon_2[6] => joycon_2[6].IN1
joycon_2[7] => joycon_2[7].IN1
ppu_vsync << ppu_status[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_halt << sys_ctrl_fsm:sys_ctrl_inst.port9
pc_out[0] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[1] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[2] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[3] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[4] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[5] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[6] << leddcd:led_drivers[0].leddcd_cpu_inst.port1
pc_out[7] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[8] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[9] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[10] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[11] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[12] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[13] << leddcd:led_drivers[1].leddcd_cpu_inst.port1
pc_out[14] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[15] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[16] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[17] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[18] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[19] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[20] << leddcd:led_drivers[2].leddcd_cpu_inst.port1
pc_out[21] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
pc_out[22] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
pc_out[23] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
pc_out[24] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
pc_out[25] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
pc_out[26] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
pc_out[27] << leddcd:led_drivers[3].leddcd_cpu_inst.port1
sys_out[0] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[1] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[2] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[3] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[4] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[5] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[6] << leddcd:led_drivers[0].leddcd_sys_inst.port1
sys_out[7] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[8] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[9] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[10] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[11] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[12] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[13] << leddcd:led_drivers[1].leddcd_sys_inst.port1
sys_out[14] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[15] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[16] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[17] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[18] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[19] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[20] << leddcd:led_drivers[2].leddcd_sys_inst.port1
sys_out[21] << leddcd:led_drivers[3].leddcd_sys_inst.port1
sys_out[22] << leddcd:led_drivers[3].leddcd_sys_inst.port1
sys_out[23] << leddcd:led_drivers[3].leddcd_sys_inst.port1
sys_out[24] << leddcd:led_drivers[3].leddcd_sys_inst.port1
sys_out[25] << leddcd:led_drivers[3].leddcd_sys_inst.port1
sys_out[26] << leddcd:led_drivers[3].leddcd_sys_inst.port1
sys_out[27] << leddcd:led_drivers[3].leddcd_sys_inst.port1


|nes_fpga_top_lvl|clkdiv2:clkdiv2_inst
in => out~reg0.CLK
rst => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst
clk => clk.IN4
rst => rst.IN4
vram_addr[0] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[1] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[2] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[3] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[4] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[5] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[6] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[7] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[8] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[9] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[10] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[11] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[12] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[13] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[14] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[15] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_data_in[0] => vram_data_in[0].IN2
vram_data_in[1] => vram_data_in[1].IN2
vram_data_in[2] => vram_data_in[2].IN2
vram_data_in[3] => vram_data_in[3].IN2
vram_data_in[4] => vram_data_in[4].IN2
vram_data_in[5] => vram_data_in[5].IN2
vram_data_in[6] => vram_data_in[6].IN2
vram_data_in[7] => vram_data_in[7].IN2
cpu_addr[0] => cpu_addr[0].IN1
cpu_addr[1] => cpu_addr[1].IN1
cpu_addr[2] => cpu_addr[2].IN1
cpu_addr[3] => cpu_addr[3].IN1
cpu_addr[4] => cpu_addr[4].IN1
cpu_addr[5] => cpu_addr[5].IN1
cpu_addr[6] => cpu_addr[6].IN1
cpu_addr[7] => cpu_addr[7].IN1
cpu_addr[8] => cpu_addr[8].IN1
cpu_addr[9] => cpu_addr[9].IN1
cpu_addr[10] => cpu_addr[10].IN1
cpu_addr[11] => cpu_addr[11].IN1
cpu_addr[12] => cpu_addr[12].IN1
cpu_addr[13] => cpu_addr[13].IN1
cpu_addr[14] => cpu_addr[14].IN1
cpu_addr[15] => cpu_addr[15].IN1
spram_addr[0] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[1] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[2] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[3] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[4] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[5] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[6] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_addr[7] <= ppu_sprite_load_fsm:sprite_load_inst.port2
spram_data_in[0] => spram_data_in[0].IN1
spram_data_in[1] => spram_data_in[1].IN1
spram_data_in[2] => spram_data_in[2].IN1
spram_data_in[3] => spram_data_in[3].IN1
spram_data_in[4] => spram_data_in[4].IN1
spram_data_in[5] => spram_data_in[5].IN1
spram_data_in[6] => spram_data_in[6].IN1
spram_data_in[7] => spram_data_in[7].IN1
ppu_ctrl1[0] => ppu_ctrl1[0].IN2
ppu_ctrl1[1] => ppu_ctrl1[1].IN2
ppu_ctrl1[2] => ppu_ctrl1[2].IN2
ppu_ctrl1[3] => ppu_ctrl1[3].IN2
ppu_ctrl1[4] => ppu_ctrl1[4].IN2
ppu_ctrl1[5] => ppu_ctrl1[5].IN2
ppu_ctrl1[6] => ppu_ctrl1[6].IN2
ppu_ctrl1[7] => ppu_ctrl1[7].IN2
ppu_ctrl2[0] => ppu_ctrl2[0].IN1
ppu_ctrl2[1] => ppu_ctrl2[1].IN1
ppu_ctrl2[2] => ppu_ctrl2[2].IN1
ppu_ctrl2[3] => ppu_ctrl2[3].IN1
ppu_ctrl2[4] => ppu_ctrl2[4].IN1
ppu_ctrl2[5] => ppu_ctrl2[5].IN1
ppu_ctrl2[6] => ppu_ctrl2[6].IN1
ppu_ctrl2[7] => ppu_ctrl2[7].IN1
ppu_status[0] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[1] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[2] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[3] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[4] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[5] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[6] <= ppu_status_latch:ppu_status_inst.port8
ppu_status[7] <= ppu_status_latch:ppu_status_inst.port8
cpu_scroll_addr[0] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[0] => Add2.IN6
cpu_scroll_addr[1] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[1] => Add2.IN5
cpu_scroll_addr[2] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[2] => Add2.IN4
cpu_scroll_addr[3] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[4] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[5] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[6] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[7] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[8] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[9] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[10] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[11] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[12] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[13] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[14] => cpu_scroll_addr_latch.DATAB
cpu_scroll_addr[15] => cpu_scroll_addr_latch.DATAB
cpu_sprite_addr[0] => cpu_sprite_addr[0].IN1
cpu_sprite_addr[1] => cpu_sprite_addr[1].IN1
cpu_sprite_addr[2] => cpu_sprite_addr[2].IN1
cpu_sprite_addr[3] => cpu_sprite_addr[3].IN1
cpu_sprite_addr[4] => cpu_sprite_addr[4].IN1
cpu_sprite_addr[5] => cpu_sprite_addr[5].IN1
cpu_sprite_addr[6] => cpu_sprite_addr[6].IN1
cpu_sprite_addr[7] => cpu_sprite_addr[7].IN1
vga_done => color_load_start.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_row.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => screen_pixel_col.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_done => state.OUTPUTSELECT
vga_row[0] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[1] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[2] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[3] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[4] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[5] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[6] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[7] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_row[8] <= ppu_vram_load_fsm:vram_load_inst.port27
vga_col[0] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[1] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[2] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[3] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[4] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[5] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[6] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[7] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_col[8] <= ppu_vram_load_fsm:vram_load_inst.port28
vga_data[0] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[1] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[2] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[3] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[4] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[5] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[6] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_data[7] <= ppu_vram_load_fsm:vram_load_inst.port29
vga_write_en <= ppu_vram_load_fsm:vram_load_inst.port30


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst
clk => sprite_1_is_0~reg0.CLK
clk => sprite_0_is_0~reg0.CLK
clk => sprite_1_attr[0]~reg0.CLK
clk => sprite_1_attr[1]~reg0.CLK
clk => sprite_1_attr[2]~reg0.CLK
clk => sprite_1_attr[3]~reg0.CLK
clk => sprite_1_attr[4]~reg0.CLK
clk => sprite_1_attr[5]~reg0.CLK
clk => sprite_1_attr[6]~reg0.CLK
clk => sprite_1_attr[7]~reg0.CLK
clk => sprite_1_col[0]~reg0.CLK
clk => sprite_1_col[1]~reg0.CLK
clk => sprite_1_col[2]~reg0.CLK
clk => sprite_1_col[3]~reg0.CLK
clk => sprite_1_col[4]~reg0.CLK
clk => sprite_1_col[5]~reg0.CLK
clk => sprite_1_col[6]~reg0.CLK
clk => sprite_1_col[7]~reg0.CLK
clk => sprite_1_row[0]~reg0.CLK
clk => sprite_1_row[1]~reg0.CLK
clk => sprite_1_row[2]~reg0.CLK
clk => sprite_1_row[3]~reg0.CLK
clk => sprite_1_row[4]~reg0.CLK
clk => sprite_1_row[5]~reg0.CLK
clk => sprite_1_row[6]~reg0.CLK
clk => sprite_1_row[7]~reg0.CLK
clk => sprite_1_tile_num[0]~reg0.CLK
clk => sprite_1_tile_num[1]~reg0.CLK
clk => sprite_1_tile_num[2]~reg0.CLK
clk => sprite_1_tile_num[3]~reg0.CLK
clk => sprite_1_tile_num[4]~reg0.CLK
clk => sprite_1_tile_num[5]~reg0.CLK
clk => sprite_1_tile_num[6]~reg0.CLK
clk => sprite_1_tile_num[7]~reg0.CLK
clk => sprite_1_on_tile~reg0.CLK
clk => sprite_0_attr[0]~reg0.CLK
clk => sprite_0_attr[1]~reg0.CLK
clk => sprite_0_attr[2]~reg0.CLK
clk => sprite_0_attr[3]~reg0.CLK
clk => sprite_0_attr[4]~reg0.CLK
clk => sprite_0_attr[5]~reg0.CLK
clk => sprite_0_attr[6]~reg0.CLK
clk => sprite_0_attr[7]~reg0.CLK
clk => sprite_0_col[0]~reg0.CLK
clk => sprite_0_col[1]~reg0.CLK
clk => sprite_0_col[2]~reg0.CLK
clk => sprite_0_col[3]~reg0.CLK
clk => sprite_0_col[4]~reg0.CLK
clk => sprite_0_col[5]~reg0.CLK
clk => sprite_0_col[6]~reg0.CLK
clk => sprite_0_col[7]~reg0.CLK
clk => sprite_0_row[0]~reg0.CLK
clk => sprite_0_row[1]~reg0.CLK
clk => sprite_0_row[2]~reg0.CLK
clk => sprite_0_row[3]~reg0.CLK
clk => sprite_0_row[4]~reg0.CLK
clk => sprite_0_row[5]~reg0.CLK
clk => sprite_0_row[6]~reg0.CLK
clk => sprite_0_row[7]~reg0.CLK
clk => sprite_0_tile_num[0]~reg0.CLK
clk => sprite_0_tile_num[1]~reg0.CLK
clk => sprite_0_tile_num[2]~reg0.CLK
clk => sprite_0_tile_num[3]~reg0.CLK
clk => sprite_0_tile_num[4]~reg0.CLK
clk => sprite_0_tile_num[5]~reg0.CLK
clk => sprite_0_tile_num[6]~reg0.CLK
clk => sprite_0_tile_num[7]~reg0.CLK
clk => sprite_0_on_tile~reg0.CLK
clk => is_sprite_0[0].CLK
clk => is_sprite_0[1].CLK
clk => is_sprite_0[2].CLK
clk => is_sprite_0[3].CLK
clk => is_sprite_0[4].CLK
clk => is_sprite_0[5].CLK
clk => is_sprite_0[6].CLK
clk => is_sprite_0[7].CLK
clk => sprite_overflow~reg0.CLK
clk => sprite_hit_cnt[0].CLK
clk => sprite_hit_cnt[1].CLK
clk => sprite_hit_cnt[2].CLK
clk => sprite_hit_cnt[3].CLK
clk => sprite_hit_cnt[4].CLK
clk => sprite_hit_cnt[5].CLK
clk => sprite_hit_cnt[6].CLK
clk => sprite_hit_cnt[7].CLK
clk => sprite_tile_nums[0].CLK
clk => sprite_tile_nums[1].CLK
clk => sprite_tile_nums[2].CLK
clk => sprite_tile_nums[3].CLK
clk => sprite_tile_nums[4].CLK
clk => sprite_tile_nums[5].CLK
clk => sprite_tile_nums[6].CLK
clk => sprite_tile_nums[7].CLK
clk => sprite_tile_nums[8].CLK
clk => sprite_tile_nums[9].CLK
clk => sprite_tile_nums[10].CLK
clk => sprite_tile_nums[11].CLK
clk => sprite_tile_nums[12].CLK
clk => sprite_tile_nums[13].CLK
clk => sprite_tile_nums[14].CLK
clk => sprite_tile_nums[15].CLK
clk => sprite_tile_nums[16].CLK
clk => sprite_tile_nums[17].CLK
clk => sprite_tile_nums[18].CLK
clk => sprite_tile_nums[19].CLK
clk => sprite_tile_nums[20].CLK
clk => sprite_tile_nums[21].CLK
clk => sprite_tile_nums[22].CLK
clk => sprite_tile_nums[23].CLK
clk => sprite_tile_nums[24].CLK
clk => sprite_tile_nums[25].CLK
clk => sprite_tile_nums[26].CLK
clk => sprite_tile_nums[27].CLK
clk => sprite_tile_nums[28].CLK
clk => sprite_tile_nums[29].CLK
clk => sprite_tile_nums[30].CLK
clk => sprite_tile_nums[31].CLK
clk => sprite_tile_nums[32].CLK
clk => sprite_tile_nums[33].CLK
clk => sprite_tile_nums[34].CLK
clk => sprite_tile_nums[35].CLK
clk => sprite_tile_nums[36].CLK
clk => sprite_tile_nums[37].CLK
clk => sprite_tile_nums[38].CLK
clk => sprite_tile_nums[39].CLK
clk => sprite_tile_nums[40].CLK
clk => sprite_tile_nums[41].CLK
clk => sprite_tile_nums[42].CLK
clk => sprite_tile_nums[43].CLK
clk => sprite_tile_nums[44].CLK
clk => sprite_tile_nums[45].CLK
clk => sprite_tile_nums[46].CLK
clk => sprite_tile_nums[47].CLK
clk => sprite_tile_nums[48].CLK
clk => sprite_tile_nums[49].CLK
clk => sprite_tile_nums[50].CLK
clk => sprite_tile_nums[51].CLK
clk => sprite_tile_nums[52].CLK
clk => sprite_tile_nums[53].CLK
clk => sprite_tile_nums[54].CLK
clk => sprite_tile_nums[55].CLK
clk => sprite_tile_nums[56].CLK
clk => sprite_tile_nums[57].CLK
clk => sprite_tile_nums[58].CLK
clk => sprite_tile_nums[59].CLK
clk => sprite_tile_nums[60].CLK
clk => sprite_tile_nums[61].CLK
clk => sprite_tile_nums[62].CLK
clk => sprite_tile_nums[63].CLK
clk => sprite_cols[0].CLK
clk => sprite_cols[1].CLK
clk => sprite_cols[2].CLK
clk => sprite_cols[3].CLK
clk => sprite_cols[4].CLK
clk => sprite_cols[5].CLK
clk => sprite_cols[6].CLK
clk => sprite_cols[7].CLK
clk => sprite_cols[8].CLK
clk => sprite_cols[9].CLK
clk => sprite_cols[10].CLK
clk => sprite_cols[11].CLK
clk => sprite_cols[12].CLK
clk => sprite_cols[13].CLK
clk => sprite_cols[14].CLK
clk => sprite_cols[15].CLK
clk => sprite_cols[16].CLK
clk => sprite_cols[17].CLK
clk => sprite_cols[18].CLK
clk => sprite_cols[19].CLK
clk => sprite_cols[20].CLK
clk => sprite_cols[21].CLK
clk => sprite_cols[22].CLK
clk => sprite_cols[23].CLK
clk => sprite_cols[24].CLK
clk => sprite_cols[25].CLK
clk => sprite_cols[26].CLK
clk => sprite_cols[27].CLK
clk => sprite_cols[28].CLK
clk => sprite_cols[29].CLK
clk => sprite_cols[30].CLK
clk => sprite_cols[31].CLK
clk => sprite_cols[32].CLK
clk => sprite_cols[33].CLK
clk => sprite_cols[34].CLK
clk => sprite_cols[35].CLK
clk => sprite_cols[36].CLK
clk => sprite_cols[37].CLK
clk => sprite_cols[38].CLK
clk => sprite_cols[39].CLK
clk => sprite_cols[40].CLK
clk => sprite_cols[41].CLK
clk => sprite_cols[42].CLK
clk => sprite_cols[43].CLK
clk => sprite_cols[44].CLK
clk => sprite_cols[45].CLK
clk => sprite_cols[46].CLK
clk => sprite_cols[47].CLK
clk => sprite_cols[48].CLK
clk => sprite_cols[49].CLK
clk => sprite_cols[50].CLK
clk => sprite_cols[51].CLK
clk => sprite_cols[52].CLK
clk => sprite_cols[53].CLK
clk => sprite_cols[54].CLK
clk => sprite_cols[55].CLK
clk => sprite_cols[56].CLK
clk => sprite_cols[57].CLK
clk => sprite_cols[58].CLK
clk => sprite_cols[59].CLK
clk => sprite_cols[60].CLK
clk => sprite_cols[61].CLK
clk => sprite_cols[62].CLK
clk => sprite_cols[63].CLK
clk => sprite_attrs[0].CLK
clk => sprite_attrs[1].CLK
clk => sprite_attrs[2].CLK
clk => sprite_attrs[3].CLK
clk => sprite_attrs[4].CLK
clk => sprite_attrs[5].CLK
clk => sprite_attrs[6].CLK
clk => sprite_attrs[7].CLK
clk => sprite_attrs[8].CLK
clk => sprite_attrs[9].CLK
clk => sprite_attrs[10].CLK
clk => sprite_attrs[11].CLK
clk => sprite_attrs[12].CLK
clk => sprite_attrs[13].CLK
clk => sprite_attrs[14].CLK
clk => sprite_attrs[15].CLK
clk => sprite_attrs[16].CLK
clk => sprite_attrs[17].CLK
clk => sprite_attrs[18].CLK
clk => sprite_attrs[19].CLK
clk => sprite_attrs[20].CLK
clk => sprite_attrs[21].CLK
clk => sprite_attrs[22].CLK
clk => sprite_attrs[23].CLK
clk => sprite_attrs[24].CLK
clk => sprite_attrs[25].CLK
clk => sprite_attrs[26].CLK
clk => sprite_attrs[27].CLK
clk => sprite_attrs[28].CLK
clk => sprite_attrs[29].CLK
clk => sprite_attrs[30].CLK
clk => sprite_attrs[31].CLK
clk => sprite_attrs[32].CLK
clk => sprite_attrs[33].CLK
clk => sprite_attrs[34].CLK
clk => sprite_attrs[35].CLK
clk => sprite_attrs[36].CLK
clk => sprite_attrs[37].CLK
clk => sprite_attrs[38].CLK
clk => sprite_attrs[39].CLK
clk => sprite_attrs[40].CLK
clk => sprite_attrs[41].CLK
clk => sprite_attrs[42].CLK
clk => sprite_attrs[43].CLK
clk => sprite_attrs[44].CLK
clk => sprite_attrs[45].CLK
clk => sprite_attrs[46].CLK
clk => sprite_attrs[47].CLK
clk => sprite_attrs[48].CLK
clk => sprite_attrs[49].CLK
clk => sprite_attrs[50].CLK
clk => sprite_attrs[51].CLK
clk => sprite_attrs[52].CLK
clk => sprite_attrs[53].CLK
clk => sprite_attrs[54].CLK
clk => sprite_attrs[55].CLK
clk => sprite_attrs[56].CLK
clk => sprite_attrs[57].CLK
clk => sprite_attrs[58].CLK
clk => sprite_attrs[59].CLK
clk => sprite_attrs[60].CLK
clk => sprite_attrs[61].CLK
clk => sprite_attrs[62].CLK
clk => sprite_attrs[63].CLK
clk => spram_addr_out[0].CLK
clk => spram_addr_out[1].CLK
clk => spram_addr_out[2].CLK
clk => spram_addr_out[3].CLK
clk => spram_addr_out[4].CLK
clk => spram_addr_out[5].CLK
clk => spram_addr_out[6].CLK
clk => spram_addr_out[7].CLK
clk => spram_addr_out[8].CLK
clk => sprite_rows[0].CLK
clk => sprite_rows[1].CLK
clk => sprite_rows[2].CLK
clk => sprite_rows[3].CLK
clk => sprite_rows[4].CLK
clk => sprite_rows[5].CLK
clk => sprite_rows[6].CLK
clk => sprite_rows[7].CLK
clk => sprite_rows[8].CLK
clk => sprite_rows[9].CLK
clk => sprite_rows[10].CLK
clk => sprite_rows[11].CLK
clk => sprite_rows[12].CLK
clk => sprite_rows[13].CLK
clk => sprite_rows[14].CLK
clk => sprite_rows[15].CLK
clk => sprite_rows[16].CLK
clk => sprite_rows[17].CLK
clk => sprite_rows[18].CLK
clk => sprite_rows[19].CLK
clk => sprite_rows[20].CLK
clk => sprite_rows[21].CLK
clk => sprite_rows[22].CLK
clk => sprite_rows[23].CLK
clk => sprite_rows[24].CLK
clk => sprite_rows[25].CLK
clk => sprite_rows[26].CLK
clk => sprite_rows[27].CLK
clk => sprite_rows[28].CLK
clk => sprite_rows[29].CLK
clk => sprite_rows[30].CLK
clk => sprite_rows[31].CLK
clk => sprite_rows[32].CLK
clk => sprite_rows[33].CLK
clk => sprite_rows[34].CLK
clk => sprite_rows[35].CLK
clk => sprite_rows[36].CLK
clk => sprite_rows[37].CLK
clk => sprite_rows[38].CLK
clk => sprite_rows[39].CLK
clk => sprite_rows[40].CLK
clk => sprite_rows[41].CLK
clk => sprite_rows[42].CLK
clk => sprite_rows[43].CLK
clk => sprite_rows[44].CLK
clk => sprite_rows[45].CLK
clk => sprite_rows[46].CLK
clk => sprite_rows[47].CLK
clk => sprite_rows[48].CLK
clk => sprite_rows[49].CLK
clk => sprite_rows[50].CLK
clk => sprite_rows[51].CLK
clk => sprite_rows[52].CLK
clk => sprite_rows[53].CLK
clk => sprite_rows[54].CLK
clk => sprite_rows[55].CLK
clk => sprite_rows[56].CLK
clk => sprite_rows[57].CLK
clk => sprite_rows[58].CLK
clk => sprite_rows[59].CLK
clk => sprite_rows[60].CLK
clk => sprite_rows[61].CLK
clk => sprite_rows[62].CLK
clk => sprite_rows[63].CLK
clk => state~4.DATAIN
rst => is_sprite_0[0].ACLR
rst => is_sprite_0[1].ACLR
rst => is_sprite_0[2].ACLR
rst => is_sprite_0[3].ACLR
rst => is_sprite_0[4].ACLR
rst => is_sprite_0[5].ACLR
rst => is_sprite_0[6].ACLR
rst => is_sprite_0[7].ACLR
rst => sprite_overflow~reg0.ACLR
rst => sprite_hit_cnt[0].ACLR
rst => sprite_hit_cnt[1].ACLR
rst => sprite_hit_cnt[2].ACLR
rst => sprite_hit_cnt[3].ACLR
rst => sprite_hit_cnt[4].ACLR
rst => sprite_hit_cnt[5].ACLR
rst => sprite_hit_cnt[6].ACLR
rst => sprite_hit_cnt[7].ACLR
rst => sprite_tile_nums[0].ACLR
rst => sprite_tile_nums[1].ACLR
rst => sprite_tile_nums[2].ACLR
rst => sprite_tile_nums[3].ACLR
rst => sprite_tile_nums[4].ACLR
rst => sprite_tile_nums[5].ACLR
rst => sprite_tile_nums[6].ACLR
rst => sprite_tile_nums[7].ACLR
rst => sprite_tile_nums[8].ACLR
rst => sprite_tile_nums[9].ACLR
rst => sprite_tile_nums[10].ACLR
rst => sprite_tile_nums[11].ACLR
rst => sprite_tile_nums[12].ACLR
rst => sprite_tile_nums[13].ACLR
rst => sprite_tile_nums[14].ACLR
rst => sprite_tile_nums[15].ACLR
rst => sprite_tile_nums[16].ACLR
rst => sprite_tile_nums[17].ACLR
rst => sprite_tile_nums[18].ACLR
rst => sprite_tile_nums[19].ACLR
rst => sprite_tile_nums[20].ACLR
rst => sprite_tile_nums[21].ACLR
rst => sprite_tile_nums[22].ACLR
rst => sprite_tile_nums[23].ACLR
rst => sprite_tile_nums[24].ACLR
rst => sprite_tile_nums[25].ACLR
rst => sprite_tile_nums[26].ACLR
rst => sprite_tile_nums[27].ACLR
rst => sprite_tile_nums[28].ACLR
rst => sprite_tile_nums[29].ACLR
rst => sprite_tile_nums[30].ACLR
rst => sprite_tile_nums[31].ACLR
rst => sprite_tile_nums[32].ACLR
rst => sprite_tile_nums[33].ACLR
rst => sprite_tile_nums[34].ACLR
rst => sprite_tile_nums[35].ACLR
rst => sprite_tile_nums[36].ACLR
rst => sprite_tile_nums[37].ACLR
rst => sprite_tile_nums[38].ACLR
rst => sprite_tile_nums[39].ACLR
rst => sprite_tile_nums[40].ACLR
rst => sprite_tile_nums[41].ACLR
rst => sprite_tile_nums[42].ACLR
rst => sprite_tile_nums[43].ACLR
rst => sprite_tile_nums[44].ACLR
rst => sprite_tile_nums[45].ACLR
rst => sprite_tile_nums[46].ACLR
rst => sprite_tile_nums[47].ACLR
rst => sprite_tile_nums[48].ACLR
rst => sprite_tile_nums[49].ACLR
rst => sprite_tile_nums[50].ACLR
rst => sprite_tile_nums[51].ACLR
rst => sprite_tile_nums[52].ACLR
rst => sprite_tile_nums[53].ACLR
rst => sprite_tile_nums[54].ACLR
rst => sprite_tile_nums[55].ACLR
rst => sprite_tile_nums[56].ACLR
rst => sprite_tile_nums[57].ACLR
rst => sprite_tile_nums[58].ACLR
rst => sprite_tile_nums[59].ACLR
rst => sprite_tile_nums[60].ACLR
rst => sprite_tile_nums[61].ACLR
rst => sprite_tile_nums[62].ACLR
rst => sprite_tile_nums[63].ACLR
rst => sprite_cols[0].ACLR
rst => sprite_cols[1].ACLR
rst => sprite_cols[2].ACLR
rst => sprite_cols[3].ACLR
rst => sprite_cols[4].ACLR
rst => sprite_cols[5].ACLR
rst => sprite_cols[6].ACLR
rst => sprite_cols[7].ACLR
rst => sprite_cols[8].ACLR
rst => sprite_cols[9].ACLR
rst => sprite_cols[10].ACLR
rst => sprite_cols[11].ACLR
rst => sprite_cols[12].ACLR
rst => sprite_cols[13].ACLR
rst => sprite_cols[14].ACLR
rst => sprite_cols[15].ACLR
rst => sprite_cols[16].ACLR
rst => sprite_cols[17].ACLR
rst => sprite_cols[18].ACLR
rst => sprite_cols[19].ACLR
rst => sprite_cols[20].ACLR
rst => sprite_cols[21].ACLR
rst => sprite_cols[22].ACLR
rst => sprite_cols[23].ACLR
rst => sprite_cols[24].ACLR
rst => sprite_cols[25].ACLR
rst => sprite_cols[26].ACLR
rst => sprite_cols[27].ACLR
rst => sprite_cols[28].ACLR
rst => sprite_cols[29].ACLR
rst => sprite_cols[30].ACLR
rst => sprite_cols[31].ACLR
rst => sprite_cols[32].ACLR
rst => sprite_cols[33].ACLR
rst => sprite_cols[34].ACLR
rst => sprite_cols[35].ACLR
rst => sprite_cols[36].ACLR
rst => sprite_cols[37].ACLR
rst => sprite_cols[38].ACLR
rst => sprite_cols[39].ACLR
rst => sprite_cols[40].ACLR
rst => sprite_cols[41].ACLR
rst => sprite_cols[42].ACLR
rst => sprite_cols[43].ACLR
rst => sprite_cols[44].ACLR
rst => sprite_cols[45].ACLR
rst => sprite_cols[46].ACLR
rst => sprite_cols[47].ACLR
rst => sprite_cols[48].ACLR
rst => sprite_cols[49].ACLR
rst => sprite_cols[50].ACLR
rst => sprite_cols[51].ACLR
rst => sprite_cols[52].ACLR
rst => sprite_cols[53].ACLR
rst => sprite_cols[54].ACLR
rst => sprite_cols[55].ACLR
rst => sprite_cols[56].ACLR
rst => sprite_cols[57].ACLR
rst => sprite_cols[58].ACLR
rst => sprite_cols[59].ACLR
rst => sprite_cols[60].ACLR
rst => sprite_cols[61].ACLR
rst => sprite_cols[62].ACLR
rst => sprite_cols[63].ACLR
rst => sprite_attrs[0].ACLR
rst => sprite_attrs[1].ACLR
rst => sprite_attrs[2].ACLR
rst => sprite_attrs[3].ACLR
rst => sprite_attrs[4].ACLR
rst => sprite_attrs[5].ACLR
rst => sprite_attrs[6].ACLR
rst => sprite_attrs[7].ACLR
rst => sprite_attrs[8].ACLR
rst => sprite_attrs[9].ACLR
rst => sprite_attrs[10].ACLR
rst => sprite_attrs[11].ACLR
rst => sprite_attrs[12].ACLR
rst => sprite_attrs[13].ACLR
rst => sprite_attrs[14].ACLR
rst => sprite_attrs[15].ACLR
rst => sprite_attrs[16].ACLR
rst => sprite_attrs[17].ACLR
rst => sprite_attrs[18].ACLR
rst => sprite_attrs[19].ACLR
rst => sprite_attrs[20].ACLR
rst => sprite_attrs[21].ACLR
rst => sprite_attrs[22].ACLR
rst => sprite_attrs[23].ACLR
rst => sprite_attrs[24].ACLR
rst => sprite_attrs[25].ACLR
rst => sprite_attrs[26].ACLR
rst => sprite_attrs[27].ACLR
rst => sprite_attrs[28].ACLR
rst => sprite_attrs[29].ACLR
rst => sprite_attrs[30].ACLR
rst => sprite_attrs[31].ACLR
rst => sprite_attrs[32].ACLR
rst => sprite_attrs[33].ACLR
rst => sprite_attrs[34].ACLR
rst => sprite_attrs[35].ACLR
rst => sprite_attrs[36].ACLR
rst => sprite_attrs[37].ACLR
rst => sprite_attrs[38].ACLR
rst => sprite_attrs[39].ACLR
rst => sprite_attrs[40].ACLR
rst => sprite_attrs[41].ACLR
rst => sprite_attrs[42].ACLR
rst => sprite_attrs[43].ACLR
rst => sprite_attrs[44].ACLR
rst => sprite_attrs[45].ACLR
rst => sprite_attrs[46].ACLR
rst => sprite_attrs[47].ACLR
rst => sprite_attrs[48].ACLR
rst => sprite_attrs[49].ACLR
rst => sprite_attrs[50].ACLR
rst => sprite_attrs[51].ACLR
rst => sprite_attrs[52].ACLR
rst => sprite_attrs[53].ACLR
rst => sprite_attrs[54].ACLR
rst => sprite_attrs[55].ACLR
rst => sprite_attrs[56].ACLR
rst => sprite_attrs[57].ACLR
rst => sprite_attrs[58].ACLR
rst => sprite_attrs[59].ACLR
rst => sprite_attrs[60].ACLR
rst => sprite_attrs[61].ACLR
rst => sprite_attrs[62].ACLR
rst => sprite_attrs[63].ACLR
rst => spram_addr_out[0].ACLR
rst => spram_addr_out[1].ACLR
rst => spram_addr_out[2].ACLR
rst => spram_addr_out[3].ACLR
rst => spram_addr_out[4].ACLR
rst => spram_addr_out[5].ACLR
rst => spram_addr_out[6].ACLR
rst => spram_addr_out[7].ACLR
rst => spram_addr_out[8].ACLR
rst => sprite_rows[0].PRESET
rst => sprite_rows[1].PRESET
rst => sprite_rows[2].PRESET
rst => sprite_rows[3].PRESET
rst => sprite_rows[4].PRESET
rst => sprite_rows[5].PRESET
rst => sprite_rows[6].PRESET
rst => sprite_rows[7].PRESET
rst => sprite_rows[8].PRESET
rst => sprite_rows[9].PRESET
rst => sprite_rows[10].PRESET
rst => sprite_rows[11].PRESET
rst => sprite_rows[12].PRESET
rst => sprite_rows[13].PRESET
rst => sprite_rows[14].PRESET
rst => sprite_rows[15].PRESET
rst => sprite_rows[16].PRESET
rst => sprite_rows[17].PRESET
rst => sprite_rows[18].PRESET
rst => sprite_rows[19].PRESET
rst => sprite_rows[20].PRESET
rst => sprite_rows[21].PRESET
rst => sprite_rows[22].PRESET
rst => sprite_rows[23].PRESET
rst => sprite_rows[24].PRESET
rst => sprite_rows[25].PRESET
rst => sprite_rows[26].PRESET
rst => sprite_rows[27].PRESET
rst => sprite_rows[28].PRESET
rst => sprite_rows[29].PRESET
rst => sprite_rows[30].PRESET
rst => sprite_rows[31].PRESET
rst => sprite_rows[32].PRESET
rst => sprite_rows[33].PRESET
rst => sprite_rows[34].PRESET
rst => sprite_rows[35].PRESET
rst => sprite_rows[36].PRESET
rst => sprite_rows[37].PRESET
rst => sprite_rows[38].PRESET
rst => sprite_rows[39].PRESET
rst => sprite_rows[40].PRESET
rst => sprite_rows[41].PRESET
rst => sprite_rows[42].PRESET
rst => sprite_rows[43].PRESET
rst => sprite_rows[44].PRESET
rst => sprite_rows[45].PRESET
rst => sprite_rows[46].PRESET
rst => sprite_rows[47].PRESET
rst => sprite_rows[48].PRESET
rst => sprite_rows[49].PRESET
rst => sprite_rows[50].PRESET
rst => sprite_rows[51].PRESET
rst => sprite_rows[52].PRESET
rst => sprite_rows[53].PRESET
rst => sprite_rows[54].PRESET
rst => sprite_rows[55].PRESET
rst => sprite_rows[56].PRESET
rst => sprite_rows[57].PRESET
rst => sprite_rows[58].PRESET
rst => sprite_rows[59].PRESET
rst => sprite_rows[60].PRESET
rst => sprite_rows[61].PRESET
rst => sprite_rows[62].PRESET
rst => sprite_rows[63].PRESET
rst => sprite_1_attr[0]~reg0.ACLR
rst => sprite_1_attr[1]~reg0.ACLR
rst => sprite_1_attr[2]~reg0.ACLR
rst => sprite_1_attr[3]~reg0.ACLR
rst => sprite_1_attr[4]~reg0.ACLR
rst => sprite_1_attr[5]~reg0.ACLR
rst => sprite_1_attr[6]~reg0.ACLR
rst => sprite_1_attr[7]~reg0.ACLR
rst => sprite_1_col[0]~reg0.ACLR
rst => sprite_1_col[1]~reg0.ACLR
rst => sprite_1_col[2]~reg0.ACLR
rst => sprite_1_col[3]~reg0.ACLR
rst => sprite_1_col[4]~reg0.ACLR
rst => sprite_1_col[5]~reg0.ACLR
rst => sprite_1_col[6]~reg0.ACLR
rst => sprite_1_col[7]~reg0.ACLR
rst => sprite_1_row[0]~reg0.ACLR
rst => sprite_1_row[1]~reg0.ACLR
rst => sprite_1_row[2]~reg0.ACLR
rst => sprite_1_row[3]~reg0.ACLR
rst => sprite_1_row[4]~reg0.ACLR
rst => sprite_1_row[5]~reg0.ACLR
rst => sprite_1_row[6]~reg0.ACLR
rst => sprite_1_row[7]~reg0.ACLR
rst => sprite_1_tile_num[0]~reg0.ACLR
rst => sprite_1_tile_num[1]~reg0.ACLR
rst => sprite_1_tile_num[2]~reg0.ACLR
rst => sprite_1_tile_num[3]~reg0.ACLR
rst => sprite_1_tile_num[4]~reg0.ACLR
rst => sprite_1_tile_num[5]~reg0.ACLR
rst => sprite_1_tile_num[6]~reg0.ACLR
rst => sprite_1_tile_num[7]~reg0.ACLR
rst => sprite_1_on_tile~reg0.ACLR
rst => sprite_0_attr[0]~reg0.ACLR
rst => sprite_0_attr[1]~reg0.ACLR
rst => sprite_0_attr[2]~reg0.ACLR
rst => sprite_0_attr[3]~reg0.ACLR
rst => sprite_0_attr[4]~reg0.ACLR
rst => sprite_0_attr[5]~reg0.ACLR
rst => sprite_0_attr[6]~reg0.ACLR
rst => sprite_0_attr[7]~reg0.ACLR
rst => sprite_0_col[0]~reg0.ACLR
rst => sprite_0_col[1]~reg0.ACLR
rst => sprite_0_col[2]~reg0.ACLR
rst => sprite_0_col[3]~reg0.ACLR
rst => sprite_0_col[4]~reg0.ACLR
rst => sprite_0_col[5]~reg0.ACLR
rst => sprite_0_col[6]~reg0.ACLR
rst => sprite_0_col[7]~reg0.ACLR
rst => sprite_0_row[0]~reg0.ACLR
rst => sprite_0_row[1]~reg0.ACLR
rst => sprite_0_row[2]~reg0.ACLR
rst => sprite_0_row[3]~reg0.ACLR
rst => sprite_0_row[4]~reg0.ACLR
rst => sprite_0_row[5]~reg0.ACLR
rst => sprite_0_row[6]~reg0.ACLR
rst => sprite_0_row[7]~reg0.ACLR
rst => sprite_0_tile_num[0]~reg0.ACLR
rst => sprite_0_tile_num[1]~reg0.ACLR
rst => sprite_0_tile_num[2]~reg0.ACLR
rst => sprite_0_tile_num[3]~reg0.ACLR
rst => sprite_0_tile_num[4]~reg0.ACLR
rst => sprite_0_tile_num[5]~reg0.ACLR
rst => sprite_0_tile_num[6]~reg0.ACLR
rst => sprite_0_tile_num[7]~reg0.ACLR
rst => sprite_0_on_tile~reg0.ACLR
rst => state~6.DATAIN
rst => sprite_1_is_0~reg0.ENA
rst => sprite_0_is_0~reg0.ENA
spram_addr[0] <= spram_addr_out[0].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[1] <= spram_addr_out[1].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[2] <= spram_addr_out[2].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[3] <= spram_addr_out[3].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[4] <= spram_addr_out[4].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[5] <= spram_addr_out[5].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[6] <= spram_addr_out[6].DB_MAX_OUTPUT_PORT_TYPE
spram_addr[7] <= spram_addr_out[7].DB_MAX_OUTPUT_PORT_TYPE
spram_data_in[0] => LessThan0.IN9
spram_data_in[0] => LessThan1.IN9
spram_data_in[0] => sprite_rows.DATAB
spram_data_in[0] => sprite_tile_nums.DATAB
spram_data_in[0] => sprite_attrs.DATAB
spram_data_in[0] => sprite_cols.DATAB
spram_data_in[0] => Selector70.IN3
spram_data_in[0] => Selector78.IN3
spram_data_in[0] => Selector86.IN3
spram_data_in[0] => Selector94.IN3
spram_data_in[0] => Selector102.IN3
spram_data_in[0] => Selector110.IN3
spram_data_in[0] => Selector118.IN3
spram_data_in[0] => Selector133.IN3
spram_data_in[0] => Selector141.IN3
spram_data_in[0] => Selector149.IN3
spram_data_in[0] => Selector157.IN3
spram_data_in[0] => Selector165.IN3
spram_data_in[0] => Selector173.IN3
spram_data_in[0] => Selector181.IN3
spram_data_in[0] => Selector196.IN3
spram_data_in[0] => Selector204.IN3
spram_data_in[0] => Selector212.IN3
spram_data_in[0] => Selector220.IN3
spram_data_in[0] => Selector228.IN3
spram_data_in[0] => Selector236.IN3
spram_data_in[0] => Selector244.IN3
spram_data_in[0] => Selector7.IN3
spram_data_in[0] => Selector15.IN3
spram_data_in[0] => Selector23.IN3
spram_data_in[0] => Selector31.IN3
spram_data_in[0] => Selector39.IN3
spram_data_in[0] => Selector47.IN3
spram_data_in[0] => Selector55.IN3
spram_data_in[1] => LessThan0.IN8
spram_data_in[1] => LessThan1.IN8
spram_data_in[1] => Selector62.IN2
spram_data_in[1] => Selector125.IN2
spram_data_in[1] => Selector188.IN2
spram_data_in[1] => Selector251.IN2
spram_data_in[1] => Selector69.IN3
spram_data_in[1] => Selector77.IN3
spram_data_in[1] => Selector85.IN3
spram_data_in[1] => Selector93.IN3
spram_data_in[1] => Selector101.IN3
spram_data_in[1] => Selector109.IN3
spram_data_in[1] => Selector117.IN3
spram_data_in[1] => Selector132.IN3
spram_data_in[1] => Selector140.IN3
spram_data_in[1] => Selector148.IN3
spram_data_in[1] => Selector156.IN3
spram_data_in[1] => Selector164.IN3
spram_data_in[1] => Selector172.IN3
spram_data_in[1] => Selector180.IN3
spram_data_in[1] => Selector195.IN3
spram_data_in[1] => Selector203.IN3
spram_data_in[1] => Selector211.IN3
spram_data_in[1] => Selector219.IN3
spram_data_in[1] => Selector227.IN3
spram_data_in[1] => Selector235.IN3
spram_data_in[1] => Selector243.IN3
spram_data_in[1] => Selector6.IN3
spram_data_in[1] => Selector14.IN3
spram_data_in[1] => Selector22.IN3
spram_data_in[1] => Selector30.IN3
spram_data_in[1] => Selector38.IN3
spram_data_in[1] => Selector46.IN3
spram_data_in[1] => Selector54.IN3
spram_data_in[2] => LessThan0.IN7
spram_data_in[2] => LessThan1.IN7
spram_data_in[2] => Selector61.IN2
spram_data_in[2] => Selector124.IN2
spram_data_in[2] => Selector187.IN2
spram_data_in[2] => Selector250.IN2
spram_data_in[2] => Selector68.IN3
spram_data_in[2] => Selector76.IN3
spram_data_in[2] => Selector84.IN3
spram_data_in[2] => Selector92.IN3
spram_data_in[2] => Selector100.IN3
spram_data_in[2] => Selector108.IN3
spram_data_in[2] => Selector116.IN3
spram_data_in[2] => Selector131.IN3
spram_data_in[2] => Selector139.IN3
spram_data_in[2] => Selector147.IN3
spram_data_in[2] => Selector155.IN3
spram_data_in[2] => Selector163.IN3
spram_data_in[2] => Selector171.IN3
spram_data_in[2] => Selector179.IN3
spram_data_in[2] => Selector194.IN3
spram_data_in[2] => Selector202.IN3
spram_data_in[2] => Selector210.IN3
spram_data_in[2] => Selector218.IN3
spram_data_in[2] => Selector226.IN3
spram_data_in[2] => Selector234.IN3
spram_data_in[2] => Selector242.IN3
spram_data_in[2] => Selector5.IN3
spram_data_in[2] => Selector13.IN3
spram_data_in[2] => Selector21.IN3
spram_data_in[2] => Selector29.IN3
spram_data_in[2] => Selector37.IN3
spram_data_in[2] => Selector45.IN3
spram_data_in[2] => Selector53.IN3
spram_data_in[3] => LessThan0.IN6
spram_data_in[3] => Add1.IN10
spram_data_in[3] => Selector60.IN2
spram_data_in[3] => Selector123.IN2
spram_data_in[3] => Selector186.IN2
spram_data_in[3] => Selector249.IN2
spram_data_in[3] => Selector67.IN3
spram_data_in[3] => Selector75.IN3
spram_data_in[3] => Selector83.IN3
spram_data_in[3] => Selector91.IN3
spram_data_in[3] => Selector99.IN3
spram_data_in[3] => Selector107.IN3
spram_data_in[3] => Selector115.IN3
spram_data_in[3] => Selector130.IN3
spram_data_in[3] => Selector138.IN3
spram_data_in[3] => Selector146.IN3
spram_data_in[3] => Selector154.IN3
spram_data_in[3] => Selector162.IN3
spram_data_in[3] => Selector170.IN3
spram_data_in[3] => Selector178.IN3
spram_data_in[3] => Selector193.IN3
spram_data_in[3] => Selector201.IN3
spram_data_in[3] => Selector209.IN3
spram_data_in[3] => Selector217.IN3
spram_data_in[3] => Selector225.IN3
spram_data_in[3] => Selector233.IN3
spram_data_in[3] => Selector241.IN3
spram_data_in[3] => Selector4.IN3
spram_data_in[3] => Selector12.IN3
spram_data_in[3] => Selector20.IN3
spram_data_in[3] => Selector28.IN3
spram_data_in[3] => Selector36.IN3
spram_data_in[3] => Selector44.IN3
spram_data_in[3] => Selector52.IN3
spram_data_in[4] => LessThan0.IN5
spram_data_in[4] => Add1.IN9
spram_data_in[4] => Selector59.IN2
spram_data_in[4] => Selector122.IN2
spram_data_in[4] => Selector185.IN2
spram_data_in[4] => Selector248.IN2
spram_data_in[4] => Selector66.IN3
spram_data_in[4] => Selector74.IN3
spram_data_in[4] => Selector82.IN3
spram_data_in[4] => Selector90.IN3
spram_data_in[4] => Selector98.IN3
spram_data_in[4] => Selector106.IN3
spram_data_in[4] => Selector114.IN3
spram_data_in[4] => Selector129.IN3
spram_data_in[4] => Selector137.IN3
spram_data_in[4] => Selector145.IN3
spram_data_in[4] => Selector153.IN3
spram_data_in[4] => Selector161.IN3
spram_data_in[4] => Selector169.IN3
spram_data_in[4] => Selector177.IN3
spram_data_in[4] => Selector192.IN3
spram_data_in[4] => Selector200.IN3
spram_data_in[4] => Selector208.IN3
spram_data_in[4] => Selector216.IN3
spram_data_in[4] => Selector224.IN3
spram_data_in[4] => Selector232.IN3
spram_data_in[4] => Selector240.IN3
spram_data_in[4] => Selector3.IN3
spram_data_in[4] => Selector11.IN3
spram_data_in[4] => Selector19.IN3
spram_data_in[4] => Selector27.IN3
spram_data_in[4] => Selector35.IN3
spram_data_in[4] => Selector43.IN3
spram_data_in[4] => Selector51.IN3
spram_data_in[5] => LessThan0.IN4
spram_data_in[5] => Add1.IN8
spram_data_in[5] => Selector58.IN2
spram_data_in[5] => Selector121.IN2
spram_data_in[5] => Selector184.IN2
spram_data_in[5] => Selector247.IN2
spram_data_in[5] => Selector65.IN3
spram_data_in[5] => Selector73.IN3
spram_data_in[5] => Selector81.IN3
spram_data_in[5] => Selector89.IN3
spram_data_in[5] => Selector97.IN3
spram_data_in[5] => Selector105.IN3
spram_data_in[5] => Selector113.IN3
spram_data_in[5] => Selector128.IN3
spram_data_in[5] => Selector136.IN3
spram_data_in[5] => Selector144.IN3
spram_data_in[5] => Selector152.IN3
spram_data_in[5] => Selector160.IN3
spram_data_in[5] => Selector168.IN3
spram_data_in[5] => Selector176.IN3
spram_data_in[5] => Selector191.IN3
spram_data_in[5] => Selector199.IN3
spram_data_in[5] => Selector207.IN3
spram_data_in[5] => Selector215.IN3
spram_data_in[5] => Selector223.IN3
spram_data_in[5] => Selector231.IN3
spram_data_in[5] => Selector239.IN3
spram_data_in[5] => Selector2.IN3
spram_data_in[5] => Selector10.IN3
spram_data_in[5] => Selector18.IN3
spram_data_in[5] => Selector26.IN3
spram_data_in[5] => Selector34.IN3
spram_data_in[5] => Selector42.IN3
spram_data_in[5] => Selector50.IN3
spram_data_in[6] => LessThan0.IN3
spram_data_in[6] => Add1.IN7
spram_data_in[6] => Selector1.IN3
spram_data_in[6] => Selector9.IN3
spram_data_in[6] => Selector17.IN3
spram_data_in[6] => Selector25.IN3
spram_data_in[6] => Selector33.IN3
spram_data_in[6] => Selector41.IN3
spram_data_in[6] => Selector49.IN3
spram_data_in[6] => Selector57.IN2
spram_data_in[6] => Selector64.IN3
spram_data_in[6] => Selector72.IN3
spram_data_in[6] => Selector80.IN3
spram_data_in[6] => Selector88.IN3
spram_data_in[6] => Selector96.IN3
spram_data_in[6] => Selector104.IN3
spram_data_in[6] => Selector112.IN3
spram_data_in[6] => Selector120.IN2
spram_data_in[6] => Selector127.IN3
spram_data_in[6] => Selector135.IN3
spram_data_in[6] => Selector143.IN3
spram_data_in[6] => Selector151.IN3
spram_data_in[6] => Selector159.IN3
spram_data_in[6] => Selector167.IN3
spram_data_in[6] => Selector175.IN3
spram_data_in[6] => Selector183.IN2
spram_data_in[6] => Selector190.IN3
spram_data_in[6] => Selector198.IN3
spram_data_in[6] => Selector206.IN3
spram_data_in[6] => Selector214.IN3
spram_data_in[6] => Selector222.IN3
spram_data_in[6] => Selector230.IN3
spram_data_in[6] => Selector238.IN3
spram_data_in[6] => Selector246.IN2
spram_data_in[7] => LessThan0.IN2
spram_data_in[7] => Add1.IN6
spram_data_in[7] => Selector0.IN2
spram_data_in[7] => Selector8.IN2
spram_data_in[7] => Selector16.IN2
spram_data_in[7] => Selector24.IN2
spram_data_in[7] => Selector32.IN2
spram_data_in[7] => Selector40.IN2
spram_data_in[7] => Selector48.IN2
spram_data_in[7] => Selector56.IN2
spram_data_in[7] => Selector63.IN2
spram_data_in[7] => Selector71.IN2
spram_data_in[7] => Selector79.IN2
spram_data_in[7] => Selector87.IN2
spram_data_in[7] => Selector95.IN2
spram_data_in[7] => Selector103.IN2
spram_data_in[7] => Selector111.IN2
spram_data_in[7] => Selector119.IN2
spram_data_in[7] => Selector126.IN2
spram_data_in[7] => Selector134.IN2
spram_data_in[7] => Selector142.IN2
spram_data_in[7] => Selector150.IN2
spram_data_in[7] => Selector158.IN2
spram_data_in[7] => Selector166.IN2
spram_data_in[7] => Selector174.IN2
spram_data_in[7] => Selector182.IN2
spram_data_in[7] => Selector189.IN2
spram_data_in[7] => Selector197.IN2
spram_data_in[7] => Selector205.IN2
spram_data_in[7] => Selector213.IN2
spram_data_in[7] => Selector221.IN2
spram_data_in[7] => Selector229.IN2
spram_data_in[7] => Selector237.IN2
spram_data_in[7] => Selector245.IN2
curr_row[0] => LessThan0.IN18
curr_row[0] => LessThan1.IN18
curr_row[1] => LessThan0.IN17
curr_row[1] => LessThan1.IN17
curr_row[2] => LessThan0.IN16
curr_row[2] => LessThan1.IN16
curr_row[3] => LessThan0.IN15
curr_row[3] => LessThan1.IN15
curr_row[4] => LessThan0.IN14
curr_row[4] => LessThan1.IN14
curr_row[5] => LessThan0.IN13
curr_row[5] => LessThan1.IN13
curr_row[6] => LessThan0.IN12
curr_row[6] => LessThan1.IN12
curr_row[7] => LessThan0.IN11
curr_row[7] => LessThan1.IN11
curr_row[8] => LessThan0.IN10
curr_row[8] => LessThan1.IN10
curr_col[0] => LessThan6.IN10
curr_col[0] => LessThan7.IN12
curr_col[0] => LessThan8.IN10
curr_col[0] => LessThan9.IN15
curr_col[0] => LessThan11.IN10
curr_col[0] => LessThan12.IN12
curr_col[0] => LessThan13.IN10
curr_col[0] => LessThan14.IN15
curr_col[0] => LessThan16.IN10
curr_col[0] => LessThan17.IN12
curr_col[0] => LessThan18.IN10
curr_col[0] => LessThan19.IN15
curr_col[0] => LessThan21.IN10
curr_col[0] => LessThan22.IN12
curr_col[0] => LessThan23.IN10
curr_col[0] => LessThan24.IN15
curr_col[0] => LessThan26.IN10
curr_col[0] => LessThan27.IN12
curr_col[0] => LessThan28.IN10
curr_col[0] => LessThan29.IN15
curr_col[0] => LessThan31.IN10
curr_col[0] => LessThan32.IN12
curr_col[0] => LessThan33.IN10
curr_col[0] => LessThan34.IN15
curr_col[0] => LessThan36.IN10
curr_col[0] => LessThan37.IN12
curr_col[0] => LessThan38.IN10
curr_col[0] => LessThan39.IN15
curr_col[0] => LessThan41.IN10
curr_col[0] => LessThan42.IN12
curr_col[0] => LessThan43.IN10
curr_col[0] => LessThan44.IN15
curr_col[0] => Add5.IN18
curr_col[1] => LessThan6.IN9
curr_col[1] => LessThan7.IN11
curr_col[1] => LessThan8.IN9
curr_col[1] => LessThan9.IN14
curr_col[1] => LessThan11.IN9
curr_col[1] => LessThan12.IN11
curr_col[1] => LessThan13.IN9
curr_col[1] => LessThan14.IN14
curr_col[1] => LessThan16.IN9
curr_col[1] => LessThan17.IN11
curr_col[1] => LessThan18.IN9
curr_col[1] => LessThan19.IN14
curr_col[1] => LessThan21.IN9
curr_col[1] => LessThan22.IN11
curr_col[1] => LessThan23.IN9
curr_col[1] => LessThan24.IN14
curr_col[1] => LessThan26.IN9
curr_col[1] => LessThan27.IN11
curr_col[1] => LessThan28.IN9
curr_col[1] => LessThan29.IN14
curr_col[1] => LessThan31.IN9
curr_col[1] => LessThan32.IN11
curr_col[1] => LessThan33.IN9
curr_col[1] => LessThan34.IN14
curr_col[1] => LessThan36.IN9
curr_col[1] => LessThan37.IN11
curr_col[1] => LessThan38.IN9
curr_col[1] => LessThan39.IN14
curr_col[1] => LessThan41.IN9
curr_col[1] => LessThan42.IN11
curr_col[1] => LessThan43.IN9
curr_col[1] => LessThan44.IN14
curr_col[1] => Add5.IN17
curr_col[2] => LessThan6.IN8
curr_col[2] => LessThan7.IN10
curr_col[2] => LessThan8.IN8
curr_col[2] => LessThan9.IN13
curr_col[2] => LessThan11.IN8
curr_col[2] => LessThan12.IN10
curr_col[2] => LessThan13.IN8
curr_col[2] => LessThan14.IN13
curr_col[2] => LessThan16.IN8
curr_col[2] => LessThan17.IN10
curr_col[2] => LessThan18.IN8
curr_col[2] => LessThan19.IN13
curr_col[2] => LessThan21.IN8
curr_col[2] => LessThan22.IN10
curr_col[2] => LessThan23.IN8
curr_col[2] => LessThan24.IN13
curr_col[2] => LessThan26.IN8
curr_col[2] => LessThan27.IN10
curr_col[2] => LessThan28.IN8
curr_col[2] => LessThan29.IN13
curr_col[2] => LessThan31.IN8
curr_col[2] => LessThan32.IN10
curr_col[2] => LessThan33.IN8
curr_col[2] => LessThan34.IN13
curr_col[2] => LessThan36.IN8
curr_col[2] => LessThan37.IN10
curr_col[2] => LessThan38.IN8
curr_col[2] => LessThan39.IN13
curr_col[2] => LessThan41.IN8
curr_col[2] => LessThan42.IN10
curr_col[2] => LessThan43.IN8
curr_col[2] => LessThan44.IN13
curr_col[2] => Add5.IN16
curr_col[3] => LessThan6.IN7
curr_col[3] => Add7.IN12
curr_col[3] => LessThan8.IN7
curr_col[3] => LessThan9.IN12
curr_col[3] => LessThan11.IN7
curr_col[3] => LessThan13.IN7
curr_col[3] => LessThan14.IN12
curr_col[3] => LessThan16.IN7
curr_col[3] => LessThan18.IN7
curr_col[3] => LessThan19.IN12
curr_col[3] => LessThan21.IN7
curr_col[3] => LessThan23.IN7
curr_col[3] => LessThan24.IN12
curr_col[3] => LessThan26.IN7
curr_col[3] => LessThan28.IN7
curr_col[3] => LessThan29.IN12
curr_col[3] => LessThan31.IN7
curr_col[3] => LessThan33.IN7
curr_col[3] => LessThan34.IN12
curr_col[3] => LessThan36.IN7
curr_col[3] => LessThan38.IN7
curr_col[3] => LessThan39.IN12
curr_col[3] => LessThan41.IN7
curr_col[3] => LessThan43.IN7
curr_col[3] => LessThan44.IN12
curr_col[3] => Add5.IN15
curr_col[4] => LessThan6.IN6
curr_col[4] => Add7.IN11
curr_col[4] => LessThan8.IN6
curr_col[4] => LessThan9.IN11
curr_col[4] => LessThan11.IN6
curr_col[4] => LessThan13.IN6
curr_col[4] => LessThan14.IN11
curr_col[4] => LessThan16.IN6
curr_col[4] => LessThan18.IN6
curr_col[4] => LessThan19.IN11
curr_col[4] => LessThan21.IN6
curr_col[4] => LessThan23.IN6
curr_col[4] => LessThan24.IN11
curr_col[4] => LessThan26.IN6
curr_col[4] => LessThan28.IN6
curr_col[4] => LessThan29.IN11
curr_col[4] => LessThan31.IN6
curr_col[4] => LessThan33.IN6
curr_col[4] => LessThan34.IN11
curr_col[4] => LessThan36.IN6
curr_col[4] => LessThan38.IN6
curr_col[4] => LessThan39.IN11
curr_col[4] => LessThan41.IN6
curr_col[4] => LessThan43.IN6
curr_col[4] => LessThan44.IN11
curr_col[4] => Add5.IN14
curr_col[5] => LessThan6.IN5
curr_col[5] => Add7.IN10
curr_col[5] => LessThan8.IN5
curr_col[5] => LessThan9.IN10
curr_col[5] => LessThan11.IN5
curr_col[5] => LessThan13.IN5
curr_col[5] => LessThan14.IN10
curr_col[5] => LessThan16.IN5
curr_col[5] => LessThan18.IN5
curr_col[5] => LessThan19.IN10
curr_col[5] => LessThan21.IN5
curr_col[5] => LessThan23.IN5
curr_col[5] => LessThan24.IN10
curr_col[5] => LessThan26.IN5
curr_col[5] => LessThan28.IN5
curr_col[5] => LessThan29.IN10
curr_col[5] => LessThan31.IN5
curr_col[5] => LessThan33.IN5
curr_col[5] => LessThan34.IN10
curr_col[5] => LessThan36.IN5
curr_col[5] => LessThan38.IN5
curr_col[5] => LessThan39.IN10
curr_col[5] => LessThan41.IN5
curr_col[5] => LessThan43.IN5
curr_col[5] => LessThan44.IN10
curr_col[5] => Add5.IN13
curr_col[6] => LessThan6.IN4
curr_col[6] => Add7.IN9
curr_col[6] => LessThan8.IN4
curr_col[6] => LessThan9.IN9
curr_col[6] => LessThan11.IN4
curr_col[6] => LessThan13.IN4
curr_col[6] => LessThan14.IN9
curr_col[6] => LessThan16.IN4
curr_col[6] => LessThan18.IN4
curr_col[6] => LessThan19.IN9
curr_col[6] => LessThan21.IN4
curr_col[6] => LessThan23.IN4
curr_col[6] => LessThan24.IN9
curr_col[6] => LessThan26.IN4
curr_col[6] => LessThan28.IN4
curr_col[6] => LessThan29.IN9
curr_col[6] => LessThan31.IN4
curr_col[6] => LessThan33.IN4
curr_col[6] => LessThan34.IN9
curr_col[6] => LessThan36.IN4
curr_col[6] => LessThan38.IN4
curr_col[6] => LessThan39.IN9
curr_col[6] => LessThan41.IN4
curr_col[6] => LessThan43.IN4
curr_col[6] => LessThan44.IN9
curr_col[6] => Add5.IN12
curr_col[7] => LessThan6.IN3
curr_col[7] => Add7.IN8
curr_col[7] => LessThan8.IN3
curr_col[7] => LessThan9.IN8
curr_col[7] => LessThan11.IN3
curr_col[7] => LessThan13.IN3
curr_col[7] => LessThan14.IN8
curr_col[7] => LessThan16.IN3
curr_col[7] => LessThan18.IN3
curr_col[7] => LessThan19.IN8
curr_col[7] => LessThan21.IN3
curr_col[7] => LessThan23.IN3
curr_col[7] => LessThan24.IN8
curr_col[7] => LessThan26.IN3
curr_col[7] => LessThan28.IN3
curr_col[7] => LessThan29.IN8
curr_col[7] => LessThan31.IN3
curr_col[7] => LessThan33.IN3
curr_col[7] => LessThan34.IN8
curr_col[7] => LessThan36.IN3
curr_col[7] => LessThan38.IN3
curr_col[7] => LessThan39.IN8
curr_col[7] => LessThan41.IN3
curr_col[7] => LessThan43.IN3
curr_col[7] => LessThan44.IN8
curr_col[7] => Add5.IN11
curr_col[8] => LessThan6.IN2
curr_col[8] => Add7.IN7
curr_col[8] => LessThan8.IN2
curr_col[8] => LessThan9.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan11.IN2
curr_col[8] => LessThan13.IN2
curr_col[8] => LessThan14.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan16.IN2
curr_col[8] => LessThan18.IN2
curr_col[8] => LessThan19.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan21.IN2
curr_col[8] => LessThan23.IN2
curr_col[8] => LessThan24.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan26.IN2
curr_col[8] => LessThan28.IN2
curr_col[8] => LessThan29.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan31.IN2
curr_col[8] => LessThan33.IN2
curr_col[8] => LessThan34.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan36.IN2
curr_col[8] => LessThan38.IN2
curr_col[8] => LessThan39.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => LessThan41.IN2
curr_col[8] => LessThan43.IN2
curr_col[8] => LessThan44.IN7
curr_col[8] => check_sprite_col_0.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => check_sprite_col_1.OUTPUTSELECT
curr_col[8] => Add5.IN10
sprite_0_on_tile <= sprite_0_on_tile~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[0] <= sprite_0_tile_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[1] <= sprite_0_tile_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[2] <= sprite_0_tile_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[3] <= sprite_0_tile_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[4] <= sprite_0_tile_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[5] <= sprite_0_tile_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[6] <= sprite_0_tile_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_tile_num[7] <= sprite_0_tile_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[0] <= sprite_0_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[1] <= sprite_0_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[2] <= sprite_0_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[3] <= sprite_0_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[4] <= sprite_0_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[5] <= sprite_0_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[6] <= sprite_0_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_row[7] <= sprite_0_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[0] <= sprite_0_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[1] <= sprite_0_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[2] <= sprite_0_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[3] <= sprite_0_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[4] <= sprite_0_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[5] <= sprite_0_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[6] <= sprite_0_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_col[7] <= sprite_0_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[0] <= sprite_0_attr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[1] <= sprite_0_attr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[2] <= sprite_0_attr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[3] <= sprite_0_attr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[4] <= sprite_0_attr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[5] <= sprite_0_attr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[6] <= sprite_0_attr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_attr[7] <= sprite_0_attr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_on_tile <= sprite_1_on_tile~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[0] <= sprite_1_tile_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[1] <= sprite_1_tile_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[2] <= sprite_1_tile_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[3] <= sprite_1_tile_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[4] <= sprite_1_tile_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[5] <= sprite_1_tile_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[6] <= sprite_1_tile_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_tile_num[7] <= sprite_1_tile_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[0] <= sprite_1_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[1] <= sprite_1_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[2] <= sprite_1_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[3] <= sprite_1_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[4] <= sprite_1_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[5] <= sprite_1_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[6] <= sprite_1_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_row[7] <= sprite_1_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[0] <= sprite_1_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[1] <= sprite_1_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[2] <= sprite_1_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[3] <= sprite_1_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[4] <= sprite_1_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[5] <= sprite_1_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[6] <= sprite_1_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_col[7] <= sprite_1_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[0] <= sprite_1_attr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[1] <= sprite_1_attr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[2] <= sprite_1_attr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[3] <= sprite_1_attr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[4] <= sprite_1_attr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[5] <= sprite_1_attr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[6] <= sprite_1_attr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_attr[7] <= sprite_1_attr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_overflow <= sprite_overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => spram_addr_out.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_attrs.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_rows.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_cols.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_tile_nums.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_hit_cnt.OUTPUTSELECT
start => sprite_overflow.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => is_sprite_0.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
cpu_sprite_addr[0] => spram_addr_out.DATAB
cpu_sprite_addr[0] => Add2.IN9
cpu_sprite_addr[1] => spram_addr_out.DATAB
cpu_sprite_addr[1] => Add2.IN8
cpu_sprite_addr[2] => spram_addr_out.DATAB
cpu_sprite_addr[2] => Add2.IN7
cpu_sprite_addr[3] => spram_addr_out.DATAB
cpu_sprite_addr[3] => Add2.IN6
cpu_sprite_addr[4] => spram_addr_out.DATAB
cpu_sprite_addr[4] => Add2.IN5
cpu_sprite_addr[5] => spram_addr_out.DATAB
cpu_sprite_addr[5] => Add2.IN4
cpu_sprite_addr[6] => spram_addr_out.DATAB
cpu_sprite_addr[6] => Add2.IN3
cpu_sprite_addr[7] => spram_addr_out.DATAB
cpu_sprite_addr[7] => Add2.IN2
sprite_0_is_0 <= sprite_0_is_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_is_0 <= sprite_1_is_0~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst
clk => vram_addr_int[0].CLK
clk => vram_addr_int[1].CLK
clk => vram_addr_int[2].CLK
clk => vram_addr_int[3].CLK
clk => vram_addr_int[4].CLK
clk => vram_addr_int[5].CLK
clk => vram_addr_int[6].CLK
clk => vram_addr_int[7].CLK
clk => vram_addr_int[8].CLK
clk => vram_addr_int[9].CLK
clk => vram_addr_int[10].CLK
clk => vram_addr_int[11].CLK
clk => vram_addr_int[12].CLK
clk => vram_addr_int[13].CLK
clk => vram_addr_int[14].CLK
clk => vram_addr_int[15].CLK
clk => color_reg[0].CLK
clk => color_reg[1].CLK
clk => color_reg[2].CLK
clk => color_reg[3].CLK
clk => color_reg[4].CLK
clk => color_reg[5].CLK
clk => color_reg[6].CLK
clk => color_reg[7].CLK
clk => color_reg[8].CLK
clk => color_reg[9].CLK
clk => color_reg[10].CLK
clk => color_reg[11].CLK
clk => color_reg[12].CLK
clk => color_reg[13].CLK
clk => color_reg[14].CLK
clk => color_reg[15].CLK
clk => color_reg[16].CLK
clk => color_reg[17].CLK
clk => color_reg[18].CLK
clk => color_reg[19].CLK
clk => color_reg[20].CLK
clk => color_reg[21].CLK
clk => color_reg[22].CLK
clk => color_reg[23].CLK
clk => color_reg[24].CLK
clk => color_reg[25].CLK
clk => color_reg[26].CLK
clk => color_reg[27].CLK
clk => color_reg[28].CLK
clk => color_reg[29].CLK
clk => color_reg[30].CLK
clk => color_reg[31].CLK
clk => color_reg[32].CLK
clk => color_reg[33].CLK
clk => color_reg[34].CLK
clk => color_reg[35].CLK
clk => color_reg[36].CLK
clk => color_reg[37].CLK
clk => color_reg[38].CLK
clk => color_reg[39].CLK
clk => color_reg[40].CLK
clk => color_reg[41].CLK
clk => color_reg[42].CLK
clk => color_reg[43].CLK
clk => color_reg[44].CLK
clk => color_reg[45].CLK
clk => color_reg[46].CLK
clk => color_reg[47].CLK
clk => color_reg[48].CLK
clk => color_reg[49].CLK
clk => color_reg[50].CLK
clk => color_reg[51].CLK
clk => color_reg[52].CLK
clk => color_reg[53].CLK
clk => color_reg[54].CLK
clk => color_reg[55].CLK
clk => color_reg[56].CLK
clk => color_reg[57].CLK
clk => color_reg[58].CLK
clk => color_reg[59].CLK
clk => color_reg[60].CLK
clk => color_reg[61].CLK
clk => color_reg[62].CLK
clk => color_reg[63].CLK
clk => color_reg[64].CLK
clk => color_reg[65].CLK
clk => color_reg[66].CLK
clk => color_reg[67].CLK
clk => color_reg[68].CLK
clk => color_reg[69].CLK
clk => color_reg[70].CLK
clk => color_reg[71].CLK
clk => color_reg[72].CLK
clk => color_reg[73].CLK
clk => color_reg[74].CLK
clk => color_reg[75].CLK
clk => color_reg[76].CLK
clk => color_reg[77].CLK
clk => color_reg[78].CLK
clk => color_reg[79].CLK
clk => color_reg[80].CLK
clk => color_reg[81].CLK
clk => color_reg[82].CLK
clk => color_reg[83].CLK
clk => color_reg[84].CLK
clk => color_reg[85].CLK
clk => color_reg[86].CLK
clk => color_reg[87].CLK
clk => color_reg[88].CLK
clk => color_reg[89].CLK
clk => color_reg[90].CLK
clk => color_reg[91].CLK
clk => color_reg[92].CLK
clk => color_reg[93].CLK
clk => color_reg[94].CLK
clk => color_reg[95].CLK
clk => color_reg[96].CLK
clk => color_reg[97].CLK
clk => color_reg[98].CLK
clk => color_reg[99].CLK
clk => color_reg[100].CLK
clk => color_reg[101].CLK
clk => color_reg[102].CLK
clk => color_reg[103].CLK
clk => color_reg[104].CLK
clk => color_reg[105].CLK
clk => color_reg[106].CLK
clk => color_reg[107].CLK
clk => color_reg[108].CLK
clk => color_reg[109].CLK
clk => color_reg[110].CLK
clk => color_reg[111].CLK
clk => color_reg[112].CLK
clk => color_reg[113].CLK
clk => color_reg[114].CLK
clk => color_reg[115].CLK
clk => color_reg[116].CLK
clk => color_reg[117].CLK
clk => color_reg[118].CLK
clk => color_reg[119].CLK
clk => color_reg[120].CLK
clk => color_reg[121].CLK
clk => color_reg[122].CLK
clk => color_reg[123].CLK
clk => color_reg[124].CLK
clk => color_reg[125].CLK
clk => color_reg[126].CLK
clk => color_reg[127].CLK
clk => color_reg[128].CLK
clk => color_reg[129].CLK
clk => color_reg[130].CLK
clk => color_reg[131].CLK
clk => color_reg[132].CLK
clk => color_reg[133].CLK
clk => color_reg[134].CLK
clk => color_reg[135].CLK
clk => color_reg[136].CLK
clk => color_reg[137].CLK
clk => color_reg[138].CLK
clk => color_reg[139].CLK
clk => color_reg[140].CLK
clk => color_reg[141].CLK
clk => color_reg[142].CLK
clk => color_reg[143].CLK
clk => color_reg[144].CLK
clk => color_reg[145].CLK
clk => color_reg[146].CLK
clk => color_reg[147].CLK
clk => color_reg[148].CLK
clk => color_reg[149].CLK
clk => color_reg[150].CLK
clk => color_reg[151].CLK
clk => color_reg[152].CLK
clk => color_reg[153].CLK
clk => color_reg[154].CLK
clk => color_reg[155].CLK
clk => color_reg[156].CLK
clk => color_reg[157].CLK
clk => color_reg[158].CLK
clk => color_reg[159].CLK
clk => color_reg[160].CLK
clk => color_reg[161].CLK
clk => color_reg[162].CLK
clk => color_reg[163].CLK
clk => color_reg[164].CLK
clk => color_reg[165].CLK
clk => color_reg[166].CLK
clk => color_reg[167].CLK
clk => color_reg[168].CLK
clk => color_reg[169].CLK
clk => color_reg[170].CLK
clk => color_reg[171].CLK
clk => color_reg[172].CLK
clk => color_reg[173].CLK
clk => color_reg[174].CLK
clk => color_reg[175].CLK
clk => color_reg[176].CLK
clk => color_reg[177].CLK
clk => color_reg[178].CLK
clk => color_reg[179].CLK
clk => color_reg[180].CLK
clk => color_reg[181].CLK
clk => color_reg[182].CLK
clk => color_reg[183].CLK
clk => color_reg[184].CLK
clk => color_reg[185].CLK
clk => color_reg[186].CLK
clk => color_reg[187].CLK
clk => color_reg[188].CLK
clk => color_reg[189].CLK
clk => color_reg[190].CLK
clk => color_reg[191].CLK
clk => color_reg[192].CLK
clk => color_reg[193].CLK
clk => color_reg[194].CLK
clk => color_reg[195].CLK
clk => color_reg[196].CLK
clk => color_reg[197].CLK
clk => color_reg[198].CLK
clk => color_reg[199].CLK
clk => color_reg[200].CLK
clk => color_reg[201].CLK
clk => color_reg[202].CLK
clk => color_reg[203].CLK
clk => color_reg[204].CLK
clk => color_reg[205].CLK
clk => color_reg[206].CLK
clk => color_reg[207].CLK
clk => color_reg[208].CLK
clk => color_reg[209].CLK
clk => color_reg[210].CLK
clk => color_reg[211].CLK
clk => color_reg[212].CLK
clk => color_reg[213].CLK
clk => color_reg[214].CLK
clk => color_reg[215].CLK
clk => color_reg[216].CLK
clk => color_reg[217].CLK
clk => color_reg[218].CLK
clk => color_reg[219].CLK
clk => color_reg[220].CLK
clk => color_reg[221].CLK
clk => color_reg[222].CLK
clk => color_reg[223].CLK
clk => color_reg[224].CLK
clk => color_reg[225].CLK
clk => color_reg[226].CLK
clk => color_reg[227].CLK
clk => color_reg[228].CLK
clk => color_reg[229].CLK
clk => color_reg[230].CLK
clk => color_reg[231].CLK
clk => color_reg[232].CLK
clk => color_reg[233].CLK
clk => color_reg[234].CLK
clk => color_reg[235].CLK
clk => color_reg[236].CLK
clk => color_reg[237].CLK
clk => color_reg[238].CLK
clk => color_reg[239].CLK
clk => color_reg[240].CLK
clk => color_reg[241].CLK
clk => color_reg[242].CLK
clk => color_reg[243].CLK
clk => color_reg[244].CLK
clk => color_reg[245].CLK
clk => color_reg[246].CLK
clk => color_reg[247].CLK
clk => color_reg[248].CLK
clk => color_reg[249].CLK
clk => color_reg[250].CLK
clk => color_reg[251].CLK
clk => color_reg[252].CLK
clk => color_reg[253].CLK
clk => color_reg[254].CLK
clk => color_reg[255].CLK
clk => state~3.DATAIN
rst => vram_addr_int[0].ACLR
rst => vram_addr_int[1].ACLR
rst => vram_addr_int[2].ACLR
rst => vram_addr_int[3].ACLR
rst => vram_addr_int[4].ACLR
rst => vram_addr_int[5].ACLR
rst => vram_addr_int[6].ACLR
rst => vram_addr_int[7].ACLR
rst => vram_addr_int[8].ACLR
rst => vram_addr_int[9].ACLR
rst => vram_addr_int[10].ACLR
rst => vram_addr_int[11].ACLR
rst => vram_addr_int[12].ACLR
rst => vram_addr_int[13].ACLR
rst => vram_addr_int[14].ACLR
rst => vram_addr_int[15].ACLR
rst => color_reg[0].ACLR
rst => color_reg[1].ACLR
rst => color_reg[2].ACLR
rst => color_reg[3].ACLR
rst => color_reg[4].ACLR
rst => color_reg[5].ACLR
rst => color_reg[6].ACLR
rst => color_reg[7].ACLR
rst => color_reg[8].ACLR
rst => color_reg[9].ACLR
rst => color_reg[10].ACLR
rst => color_reg[11].ACLR
rst => color_reg[12].ACLR
rst => color_reg[13].ACLR
rst => color_reg[14].ACLR
rst => color_reg[15].ACLR
rst => color_reg[16].ACLR
rst => color_reg[17].ACLR
rst => color_reg[18].ACLR
rst => color_reg[19].ACLR
rst => color_reg[20].ACLR
rst => color_reg[21].ACLR
rst => color_reg[22].ACLR
rst => color_reg[23].ACLR
rst => color_reg[24].ACLR
rst => color_reg[25].ACLR
rst => color_reg[26].ACLR
rst => color_reg[27].ACLR
rst => color_reg[28].ACLR
rst => color_reg[29].ACLR
rst => color_reg[30].ACLR
rst => color_reg[31].ACLR
rst => color_reg[32].ACLR
rst => color_reg[33].ACLR
rst => color_reg[34].ACLR
rst => color_reg[35].ACLR
rst => color_reg[36].ACLR
rst => color_reg[37].ACLR
rst => color_reg[38].ACLR
rst => color_reg[39].ACLR
rst => color_reg[40].ACLR
rst => color_reg[41].ACLR
rst => color_reg[42].ACLR
rst => color_reg[43].ACLR
rst => color_reg[44].ACLR
rst => color_reg[45].ACLR
rst => color_reg[46].ACLR
rst => color_reg[47].ACLR
rst => color_reg[48].ACLR
rst => color_reg[49].ACLR
rst => color_reg[50].ACLR
rst => color_reg[51].ACLR
rst => color_reg[52].ACLR
rst => color_reg[53].ACLR
rst => color_reg[54].ACLR
rst => color_reg[55].ACLR
rst => color_reg[56].ACLR
rst => color_reg[57].ACLR
rst => color_reg[58].ACLR
rst => color_reg[59].ACLR
rst => color_reg[60].ACLR
rst => color_reg[61].ACLR
rst => color_reg[62].ACLR
rst => color_reg[63].ACLR
rst => color_reg[64].ACLR
rst => color_reg[65].ACLR
rst => color_reg[66].ACLR
rst => color_reg[67].ACLR
rst => color_reg[68].ACLR
rst => color_reg[69].ACLR
rst => color_reg[70].ACLR
rst => color_reg[71].ACLR
rst => color_reg[72].ACLR
rst => color_reg[73].ACLR
rst => color_reg[74].ACLR
rst => color_reg[75].ACLR
rst => color_reg[76].ACLR
rst => color_reg[77].ACLR
rst => color_reg[78].ACLR
rst => color_reg[79].ACLR
rst => color_reg[80].ACLR
rst => color_reg[81].ACLR
rst => color_reg[82].ACLR
rst => color_reg[83].ACLR
rst => color_reg[84].ACLR
rst => color_reg[85].ACLR
rst => color_reg[86].ACLR
rst => color_reg[87].ACLR
rst => color_reg[88].ACLR
rst => color_reg[89].ACLR
rst => color_reg[90].ACLR
rst => color_reg[91].ACLR
rst => color_reg[92].ACLR
rst => color_reg[93].ACLR
rst => color_reg[94].ACLR
rst => color_reg[95].ACLR
rst => color_reg[96].ACLR
rst => color_reg[97].ACLR
rst => color_reg[98].ACLR
rst => color_reg[99].ACLR
rst => color_reg[100].ACLR
rst => color_reg[101].ACLR
rst => color_reg[102].ACLR
rst => color_reg[103].ACLR
rst => color_reg[104].ACLR
rst => color_reg[105].ACLR
rst => color_reg[106].ACLR
rst => color_reg[107].ACLR
rst => color_reg[108].ACLR
rst => color_reg[109].ACLR
rst => color_reg[110].ACLR
rst => color_reg[111].ACLR
rst => color_reg[112].ACLR
rst => color_reg[113].ACLR
rst => color_reg[114].ACLR
rst => color_reg[115].ACLR
rst => color_reg[116].ACLR
rst => color_reg[117].ACLR
rst => color_reg[118].ACLR
rst => color_reg[119].ACLR
rst => color_reg[120].ACLR
rst => color_reg[121].ACLR
rst => color_reg[122].ACLR
rst => color_reg[123].ACLR
rst => color_reg[124].ACLR
rst => color_reg[125].ACLR
rst => color_reg[126].ACLR
rst => color_reg[127].ACLR
rst => color_reg[128].ACLR
rst => color_reg[129].ACLR
rst => color_reg[130].ACLR
rst => color_reg[131].ACLR
rst => color_reg[132].ACLR
rst => color_reg[133].ACLR
rst => color_reg[134].ACLR
rst => color_reg[135].ACLR
rst => color_reg[136].ACLR
rst => color_reg[137].ACLR
rst => color_reg[138].ACLR
rst => color_reg[139].ACLR
rst => color_reg[140].ACLR
rst => color_reg[141].ACLR
rst => color_reg[142].ACLR
rst => color_reg[143].ACLR
rst => color_reg[144].ACLR
rst => color_reg[145].ACLR
rst => color_reg[146].ACLR
rst => color_reg[147].ACLR
rst => color_reg[148].ACLR
rst => color_reg[149].ACLR
rst => color_reg[150].ACLR
rst => color_reg[151].ACLR
rst => color_reg[152].ACLR
rst => color_reg[153].ACLR
rst => color_reg[154].ACLR
rst => color_reg[155].ACLR
rst => color_reg[156].ACLR
rst => color_reg[157].ACLR
rst => color_reg[158].ACLR
rst => color_reg[159].ACLR
rst => color_reg[160].ACLR
rst => color_reg[161].ACLR
rst => color_reg[162].ACLR
rst => color_reg[163].ACLR
rst => color_reg[164].ACLR
rst => color_reg[165].ACLR
rst => color_reg[166].ACLR
rst => color_reg[167].ACLR
rst => color_reg[168].ACLR
rst => color_reg[169].ACLR
rst => color_reg[170].ACLR
rst => color_reg[171].ACLR
rst => color_reg[172].ACLR
rst => color_reg[173].ACLR
rst => color_reg[174].ACLR
rst => color_reg[175].ACLR
rst => color_reg[176].ACLR
rst => color_reg[177].ACLR
rst => color_reg[178].ACLR
rst => color_reg[179].ACLR
rst => color_reg[180].ACLR
rst => color_reg[181].ACLR
rst => color_reg[182].ACLR
rst => color_reg[183].ACLR
rst => color_reg[184].ACLR
rst => color_reg[185].ACLR
rst => color_reg[186].ACLR
rst => color_reg[187].ACLR
rst => color_reg[188].ACLR
rst => color_reg[189].ACLR
rst => color_reg[190].ACLR
rst => color_reg[191].ACLR
rst => color_reg[192].ACLR
rst => color_reg[193].ACLR
rst => color_reg[194].ACLR
rst => color_reg[195].ACLR
rst => color_reg[196].ACLR
rst => color_reg[197].ACLR
rst => color_reg[198].ACLR
rst => color_reg[199].ACLR
rst => color_reg[200].ACLR
rst => color_reg[201].ACLR
rst => color_reg[202].ACLR
rst => color_reg[203].ACLR
rst => color_reg[204].ACLR
rst => color_reg[205].ACLR
rst => color_reg[206].ACLR
rst => color_reg[207].ACLR
rst => color_reg[208].ACLR
rst => color_reg[209].ACLR
rst => color_reg[210].ACLR
rst => color_reg[211].ACLR
rst => color_reg[212].ACLR
rst => color_reg[213].ACLR
rst => color_reg[214].ACLR
rst => color_reg[215].ACLR
rst => color_reg[216].ACLR
rst => color_reg[217].ACLR
rst => color_reg[218].ACLR
rst => color_reg[219].ACLR
rst => color_reg[220].ACLR
rst => color_reg[221].ACLR
rst => color_reg[222].ACLR
rst => color_reg[223].ACLR
rst => color_reg[224].ACLR
rst => color_reg[225].ACLR
rst => color_reg[226].ACLR
rst => color_reg[227].ACLR
rst => color_reg[228].ACLR
rst => color_reg[229].ACLR
rst => color_reg[230].ACLR
rst => color_reg[231].ACLR
rst => color_reg[232].ACLR
rst => color_reg[233].ACLR
rst => color_reg[234].ACLR
rst => color_reg[235].ACLR
rst => color_reg[236].ACLR
rst => color_reg[237].ACLR
rst => color_reg[238].ACLR
rst => color_reg[239].ACLR
rst => color_reg[240].ACLR
rst => color_reg[241].ACLR
rst => color_reg[242].ACLR
rst => color_reg[243].ACLR
rst => color_reg[244].ACLR
rst => color_reg[245].ACLR
rst => color_reg[246].ACLR
rst => color_reg[247].ACLR
rst => color_reg[248].ACLR
rst => color_reg[249].ACLR
rst => color_reg[250].ACLR
rst => color_reg[251].ACLR
rst => color_reg[252].ACLR
rst => color_reg[253].ACLR
rst => color_reg[254].ACLR
rst => color_reg[255].ACLR
rst => state~5.DATAIN
vram_addr[0] <> vram_addr[0]
vram_addr[1] <> vram_addr[1]
vram_addr[2] <> vram_addr[2]
vram_addr[3] <> vram_addr[3]
vram_addr[4] <> vram_addr[4]
vram_addr[5] <> vram_addr[5]
vram_addr[6] <> vram_addr[6]
vram_addr[7] <> vram_addr[7]
vram_addr[8] <> vram_addr[8]
vram_addr[9] <> vram_addr[9]
vram_addr[10] <> vram_addr[10]
vram_addr[11] <> vram_addr[11]
vram_addr[12] <> vram_addr[12]
vram_addr[13] <> vram_addr[13]
vram_addr[14] <> vram_addr[14]
vram_addr[15] <> vram_addr[15]
vram_data_in[0] => color_reg.DATAB
vram_data_in[0] => Selector7.IN3
vram_data_in[0] => Selector15.IN3
vram_data_in[0] => Selector23.IN3
vram_data_in[0] => Selector31.IN3
vram_data_in[0] => Selector39.IN3
vram_data_in[0] => Selector47.IN3
vram_data_in[0] => Selector55.IN3
vram_data_in[0] => Selector63.IN3
vram_data_in[0] => Selector71.IN3
vram_data_in[0] => Selector79.IN3
vram_data_in[0] => Selector87.IN3
vram_data_in[0] => Selector95.IN3
vram_data_in[0] => Selector103.IN3
vram_data_in[0] => Selector111.IN3
vram_data_in[0] => Selector119.IN3
vram_data_in[0] => Selector127.IN3
vram_data_in[0] => Selector135.IN3
vram_data_in[0] => Selector143.IN3
vram_data_in[0] => Selector151.IN3
vram_data_in[0] => Selector159.IN3
vram_data_in[0] => Selector167.IN3
vram_data_in[0] => Selector175.IN3
vram_data_in[0] => Selector183.IN3
vram_data_in[0] => Selector191.IN3
vram_data_in[0] => Selector199.IN3
vram_data_in[0] => Selector207.IN3
vram_data_in[0] => Selector215.IN3
vram_data_in[0] => Selector223.IN3
vram_data_in[0] => Selector231.IN3
vram_data_in[0] => Selector239.IN3
vram_data_in[0] => Selector247.IN3
vram_data_in[1] => Selector254.IN2
vram_data_in[1] => Selector6.IN3
vram_data_in[1] => Selector14.IN3
vram_data_in[1] => Selector22.IN3
vram_data_in[1] => Selector30.IN3
vram_data_in[1] => Selector38.IN3
vram_data_in[1] => Selector46.IN3
vram_data_in[1] => Selector54.IN3
vram_data_in[1] => Selector62.IN3
vram_data_in[1] => Selector70.IN3
vram_data_in[1] => Selector78.IN3
vram_data_in[1] => Selector86.IN3
vram_data_in[1] => Selector94.IN3
vram_data_in[1] => Selector102.IN3
vram_data_in[1] => Selector110.IN3
vram_data_in[1] => Selector118.IN3
vram_data_in[1] => Selector126.IN3
vram_data_in[1] => Selector134.IN3
vram_data_in[1] => Selector142.IN3
vram_data_in[1] => Selector150.IN3
vram_data_in[1] => Selector158.IN3
vram_data_in[1] => Selector166.IN3
vram_data_in[1] => Selector174.IN3
vram_data_in[1] => Selector182.IN3
vram_data_in[1] => Selector190.IN3
vram_data_in[1] => Selector198.IN3
vram_data_in[1] => Selector206.IN3
vram_data_in[1] => Selector214.IN3
vram_data_in[1] => Selector222.IN3
vram_data_in[1] => Selector230.IN3
vram_data_in[1] => Selector238.IN3
vram_data_in[1] => Selector246.IN3
vram_data_in[2] => Selector253.IN2
vram_data_in[2] => Selector5.IN3
vram_data_in[2] => Selector13.IN3
vram_data_in[2] => Selector21.IN3
vram_data_in[2] => Selector29.IN3
vram_data_in[2] => Selector37.IN3
vram_data_in[2] => Selector45.IN3
vram_data_in[2] => Selector53.IN3
vram_data_in[2] => Selector61.IN3
vram_data_in[2] => Selector69.IN3
vram_data_in[2] => Selector77.IN3
vram_data_in[2] => Selector85.IN3
vram_data_in[2] => Selector93.IN3
vram_data_in[2] => Selector101.IN3
vram_data_in[2] => Selector109.IN3
vram_data_in[2] => Selector117.IN3
vram_data_in[2] => Selector125.IN3
vram_data_in[2] => Selector133.IN3
vram_data_in[2] => Selector141.IN3
vram_data_in[2] => Selector149.IN3
vram_data_in[2] => Selector157.IN3
vram_data_in[2] => Selector165.IN3
vram_data_in[2] => Selector173.IN3
vram_data_in[2] => Selector181.IN3
vram_data_in[2] => Selector189.IN3
vram_data_in[2] => Selector197.IN3
vram_data_in[2] => Selector205.IN3
vram_data_in[2] => Selector213.IN3
vram_data_in[2] => Selector221.IN3
vram_data_in[2] => Selector229.IN3
vram_data_in[2] => Selector237.IN3
vram_data_in[2] => Selector245.IN3
vram_data_in[3] => Selector252.IN2
vram_data_in[3] => Selector4.IN3
vram_data_in[3] => Selector12.IN3
vram_data_in[3] => Selector20.IN3
vram_data_in[3] => Selector28.IN3
vram_data_in[3] => Selector36.IN3
vram_data_in[3] => Selector44.IN3
vram_data_in[3] => Selector52.IN3
vram_data_in[3] => Selector60.IN3
vram_data_in[3] => Selector68.IN3
vram_data_in[3] => Selector76.IN3
vram_data_in[3] => Selector84.IN3
vram_data_in[3] => Selector92.IN3
vram_data_in[3] => Selector100.IN3
vram_data_in[3] => Selector108.IN3
vram_data_in[3] => Selector116.IN3
vram_data_in[3] => Selector124.IN3
vram_data_in[3] => Selector132.IN3
vram_data_in[3] => Selector140.IN3
vram_data_in[3] => Selector148.IN3
vram_data_in[3] => Selector156.IN3
vram_data_in[3] => Selector164.IN3
vram_data_in[3] => Selector172.IN3
vram_data_in[3] => Selector180.IN3
vram_data_in[3] => Selector188.IN3
vram_data_in[3] => Selector196.IN3
vram_data_in[3] => Selector204.IN3
vram_data_in[3] => Selector212.IN3
vram_data_in[3] => Selector220.IN3
vram_data_in[3] => Selector228.IN3
vram_data_in[3] => Selector236.IN3
vram_data_in[3] => Selector244.IN3
vram_data_in[4] => Selector251.IN2
vram_data_in[4] => Selector3.IN3
vram_data_in[4] => Selector11.IN3
vram_data_in[4] => Selector19.IN3
vram_data_in[4] => Selector27.IN3
vram_data_in[4] => Selector35.IN3
vram_data_in[4] => Selector43.IN3
vram_data_in[4] => Selector51.IN3
vram_data_in[4] => Selector59.IN3
vram_data_in[4] => Selector67.IN3
vram_data_in[4] => Selector75.IN3
vram_data_in[4] => Selector83.IN3
vram_data_in[4] => Selector91.IN3
vram_data_in[4] => Selector99.IN3
vram_data_in[4] => Selector107.IN3
vram_data_in[4] => Selector115.IN3
vram_data_in[4] => Selector123.IN3
vram_data_in[4] => Selector131.IN3
vram_data_in[4] => Selector139.IN3
vram_data_in[4] => Selector147.IN3
vram_data_in[4] => Selector155.IN3
vram_data_in[4] => Selector163.IN3
vram_data_in[4] => Selector171.IN3
vram_data_in[4] => Selector179.IN3
vram_data_in[4] => Selector187.IN3
vram_data_in[4] => Selector195.IN3
vram_data_in[4] => Selector203.IN3
vram_data_in[4] => Selector211.IN3
vram_data_in[4] => Selector219.IN3
vram_data_in[4] => Selector227.IN3
vram_data_in[4] => Selector235.IN3
vram_data_in[4] => Selector243.IN3
vram_data_in[5] => Selector250.IN2
vram_data_in[5] => Selector2.IN3
vram_data_in[5] => Selector10.IN3
vram_data_in[5] => Selector18.IN3
vram_data_in[5] => Selector26.IN3
vram_data_in[5] => Selector34.IN3
vram_data_in[5] => Selector42.IN3
vram_data_in[5] => Selector50.IN3
vram_data_in[5] => Selector58.IN3
vram_data_in[5] => Selector66.IN3
vram_data_in[5] => Selector74.IN3
vram_data_in[5] => Selector82.IN3
vram_data_in[5] => Selector90.IN3
vram_data_in[5] => Selector98.IN3
vram_data_in[5] => Selector106.IN3
vram_data_in[5] => Selector114.IN3
vram_data_in[5] => Selector122.IN3
vram_data_in[5] => Selector130.IN3
vram_data_in[5] => Selector138.IN3
vram_data_in[5] => Selector146.IN3
vram_data_in[5] => Selector154.IN3
vram_data_in[5] => Selector162.IN3
vram_data_in[5] => Selector170.IN3
vram_data_in[5] => Selector178.IN3
vram_data_in[5] => Selector186.IN3
vram_data_in[5] => Selector194.IN3
vram_data_in[5] => Selector202.IN3
vram_data_in[5] => Selector210.IN3
vram_data_in[5] => Selector218.IN3
vram_data_in[5] => Selector226.IN3
vram_data_in[5] => Selector234.IN3
vram_data_in[5] => Selector242.IN3
vram_data_in[6] => Selector1.IN3
vram_data_in[6] => Selector9.IN3
vram_data_in[6] => Selector17.IN3
vram_data_in[6] => Selector25.IN3
vram_data_in[6] => Selector33.IN3
vram_data_in[6] => Selector41.IN3
vram_data_in[6] => Selector49.IN3
vram_data_in[6] => Selector57.IN3
vram_data_in[6] => Selector65.IN3
vram_data_in[6] => Selector73.IN3
vram_data_in[6] => Selector81.IN3
vram_data_in[6] => Selector89.IN3
vram_data_in[6] => Selector97.IN3
vram_data_in[6] => Selector105.IN3
vram_data_in[6] => Selector113.IN3
vram_data_in[6] => Selector121.IN3
vram_data_in[6] => Selector129.IN3
vram_data_in[6] => Selector137.IN3
vram_data_in[6] => Selector145.IN3
vram_data_in[6] => Selector153.IN3
vram_data_in[6] => Selector161.IN3
vram_data_in[6] => Selector169.IN3
vram_data_in[6] => Selector177.IN3
vram_data_in[6] => Selector185.IN3
vram_data_in[6] => Selector193.IN3
vram_data_in[6] => Selector201.IN3
vram_data_in[6] => Selector209.IN3
vram_data_in[6] => Selector217.IN3
vram_data_in[6] => Selector225.IN3
vram_data_in[6] => Selector233.IN3
vram_data_in[6] => Selector241.IN3
vram_data_in[6] => Selector249.IN2
vram_data_in[7] => Selector0.IN2
vram_data_in[7] => Selector8.IN2
vram_data_in[7] => Selector16.IN2
vram_data_in[7] => Selector24.IN2
vram_data_in[7] => Selector32.IN2
vram_data_in[7] => Selector40.IN2
vram_data_in[7] => Selector48.IN2
vram_data_in[7] => Selector56.IN2
vram_data_in[7] => Selector64.IN2
vram_data_in[7] => Selector72.IN2
vram_data_in[7] => Selector80.IN2
vram_data_in[7] => Selector88.IN2
vram_data_in[7] => Selector96.IN2
vram_data_in[7] => Selector104.IN2
vram_data_in[7] => Selector112.IN2
vram_data_in[7] => Selector120.IN2
vram_data_in[7] => Selector128.IN2
vram_data_in[7] => Selector136.IN2
vram_data_in[7] => Selector144.IN2
vram_data_in[7] => Selector152.IN2
vram_data_in[7] => Selector160.IN2
vram_data_in[7] => Selector168.IN2
vram_data_in[7] => Selector176.IN2
vram_data_in[7] => Selector184.IN2
vram_data_in[7] => Selector192.IN2
vram_data_in[7] => Selector200.IN2
vram_data_in[7] => Selector208.IN2
vram_data_in[7] => Selector216.IN2
vram_data_in[7] => Selector224.IN2
vram_data_in[7] => Selector232.IN2
vram_data_in[7] => Selector240.IN2
vram_data_in[7] => Selector248.IN2
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => vram_addr_int.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
background_colors[0] <= color_reg[0].DB_MAX_OUTPUT_PORT_TYPE
background_colors[1] <= color_reg[1].DB_MAX_OUTPUT_PORT_TYPE
background_colors[2] <= color_reg[2].DB_MAX_OUTPUT_PORT_TYPE
background_colors[3] <= color_reg[3].DB_MAX_OUTPUT_PORT_TYPE
background_colors[4] <= color_reg[4].DB_MAX_OUTPUT_PORT_TYPE
background_colors[5] <= color_reg[5].DB_MAX_OUTPUT_PORT_TYPE
background_colors[6] <= color_reg[6].DB_MAX_OUTPUT_PORT_TYPE
background_colors[7] <= color_reg[7].DB_MAX_OUTPUT_PORT_TYPE
background_colors[8] <= color_reg[8].DB_MAX_OUTPUT_PORT_TYPE
background_colors[9] <= color_reg[9].DB_MAX_OUTPUT_PORT_TYPE
background_colors[10] <= color_reg[10].DB_MAX_OUTPUT_PORT_TYPE
background_colors[11] <= color_reg[11].DB_MAX_OUTPUT_PORT_TYPE
background_colors[12] <= color_reg[12].DB_MAX_OUTPUT_PORT_TYPE
background_colors[13] <= color_reg[13].DB_MAX_OUTPUT_PORT_TYPE
background_colors[14] <= color_reg[14].DB_MAX_OUTPUT_PORT_TYPE
background_colors[15] <= color_reg[15].DB_MAX_OUTPUT_PORT_TYPE
background_colors[16] <= color_reg[16].DB_MAX_OUTPUT_PORT_TYPE
background_colors[17] <= color_reg[17].DB_MAX_OUTPUT_PORT_TYPE
background_colors[18] <= color_reg[18].DB_MAX_OUTPUT_PORT_TYPE
background_colors[19] <= color_reg[19].DB_MAX_OUTPUT_PORT_TYPE
background_colors[20] <= color_reg[20].DB_MAX_OUTPUT_PORT_TYPE
background_colors[21] <= color_reg[21].DB_MAX_OUTPUT_PORT_TYPE
background_colors[22] <= color_reg[22].DB_MAX_OUTPUT_PORT_TYPE
background_colors[23] <= color_reg[23].DB_MAX_OUTPUT_PORT_TYPE
background_colors[24] <= color_reg[24].DB_MAX_OUTPUT_PORT_TYPE
background_colors[25] <= color_reg[25].DB_MAX_OUTPUT_PORT_TYPE
background_colors[26] <= color_reg[26].DB_MAX_OUTPUT_PORT_TYPE
background_colors[27] <= color_reg[27].DB_MAX_OUTPUT_PORT_TYPE
background_colors[28] <= color_reg[28].DB_MAX_OUTPUT_PORT_TYPE
background_colors[29] <= color_reg[29].DB_MAX_OUTPUT_PORT_TYPE
background_colors[30] <= color_reg[30].DB_MAX_OUTPUT_PORT_TYPE
background_colors[31] <= color_reg[31].DB_MAX_OUTPUT_PORT_TYPE
background_colors[32] <= color_reg[32].DB_MAX_OUTPUT_PORT_TYPE
background_colors[33] <= color_reg[33].DB_MAX_OUTPUT_PORT_TYPE
background_colors[34] <= color_reg[34].DB_MAX_OUTPUT_PORT_TYPE
background_colors[35] <= color_reg[35].DB_MAX_OUTPUT_PORT_TYPE
background_colors[36] <= color_reg[36].DB_MAX_OUTPUT_PORT_TYPE
background_colors[37] <= color_reg[37].DB_MAX_OUTPUT_PORT_TYPE
background_colors[38] <= color_reg[38].DB_MAX_OUTPUT_PORT_TYPE
background_colors[39] <= color_reg[39].DB_MAX_OUTPUT_PORT_TYPE
background_colors[40] <= color_reg[40].DB_MAX_OUTPUT_PORT_TYPE
background_colors[41] <= color_reg[41].DB_MAX_OUTPUT_PORT_TYPE
background_colors[42] <= color_reg[42].DB_MAX_OUTPUT_PORT_TYPE
background_colors[43] <= color_reg[43].DB_MAX_OUTPUT_PORT_TYPE
background_colors[44] <= color_reg[44].DB_MAX_OUTPUT_PORT_TYPE
background_colors[45] <= color_reg[45].DB_MAX_OUTPUT_PORT_TYPE
background_colors[46] <= color_reg[46].DB_MAX_OUTPUT_PORT_TYPE
background_colors[47] <= color_reg[47].DB_MAX_OUTPUT_PORT_TYPE
background_colors[48] <= color_reg[48].DB_MAX_OUTPUT_PORT_TYPE
background_colors[49] <= color_reg[49].DB_MAX_OUTPUT_PORT_TYPE
background_colors[50] <= color_reg[50].DB_MAX_OUTPUT_PORT_TYPE
background_colors[51] <= color_reg[51].DB_MAX_OUTPUT_PORT_TYPE
background_colors[52] <= color_reg[52].DB_MAX_OUTPUT_PORT_TYPE
background_colors[53] <= color_reg[53].DB_MAX_OUTPUT_PORT_TYPE
background_colors[54] <= color_reg[54].DB_MAX_OUTPUT_PORT_TYPE
background_colors[55] <= color_reg[55].DB_MAX_OUTPUT_PORT_TYPE
background_colors[56] <= color_reg[56].DB_MAX_OUTPUT_PORT_TYPE
background_colors[57] <= color_reg[57].DB_MAX_OUTPUT_PORT_TYPE
background_colors[58] <= color_reg[58].DB_MAX_OUTPUT_PORT_TYPE
background_colors[59] <= color_reg[59].DB_MAX_OUTPUT_PORT_TYPE
background_colors[60] <= color_reg[60].DB_MAX_OUTPUT_PORT_TYPE
background_colors[61] <= color_reg[61].DB_MAX_OUTPUT_PORT_TYPE
background_colors[62] <= color_reg[62].DB_MAX_OUTPUT_PORT_TYPE
background_colors[63] <= color_reg[63].DB_MAX_OUTPUT_PORT_TYPE
background_colors[64] <= color_reg[64].DB_MAX_OUTPUT_PORT_TYPE
background_colors[65] <= color_reg[65].DB_MAX_OUTPUT_PORT_TYPE
background_colors[66] <= color_reg[66].DB_MAX_OUTPUT_PORT_TYPE
background_colors[67] <= color_reg[67].DB_MAX_OUTPUT_PORT_TYPE
background_colors[68] <= color_reg[68].DB_MAX_OUTPUT_PORT_TYPE
background_colors[69] <= color_reg[69].DB_MAX_OUTPUT_PORT_TYPE
background_colors[70] <= color_reg[70].DB_MAX_OUTPUT_PORT_TYPE
background_colors[71] <= color_reg[71].DB_MAX_OUTPUT_PORT_TYPE
background_colors[72] <= color_reg[72].DB_MAX_OUTPUT_PORT_TYPE
background_colors[73] <= color_reg[73].DB_MAX_OUTPUT_PORT_TYPE
background_colors[74] <= color_reg[74].DB_MAX_OUTPUT_PORT_TYPE
background_colors[75] <= color_reg[75].DB_MAX_OUTPUT_PORT_TYPE
background_colors[76] <= color_reg[76].DB_MAX_OUTPUT_PORT_TYPE
background_colors[77] <= color_reg[77].DB_MAX_OUTPUT_PORT_TYPE
background_colors[78] <= color_reg[78].DB_MAX_OUTPUT_PORT_TYPE
background_colors[79] <= color_reg[79].DB_MAX_OUTPUT_PORT_TYPE
background_colors[80] <= color_reg[80].DB_MAX_OUTPUT_PORT_TYPE
background_colors[81] <= color_reg[81].DB_MAX_OUTPUT_PORT_TYPE
background_colors[82] <= color_reg[82].DB_MAX_OUTPUT_PORT_TYPE
background_colors[83] <= color_reg[83].DB_MAX_OUTPUT_PORT_TYPE
background_colors[84] <= color_reg[84].DB_MAX_OUTPUT_PORT_TYPE
background_colors[85] <= color_reg[85].DB_MAX_OUTPUT_PORT_TYPE
background_colors[86] <= color_reg[86].DB_MAX_OUTPUT_PORT_TYPE
background_colors[87] <= color_reg[87].DB_MAX_OUTPUT_PORT_TYPE
background_colors[88] <= color_reg[88].DB_MAX_OUTPUT_PORT_TYPE
background_colors[89] <= color_reg[89].DB_MAX_OUTPUT_PORT_TYPE
background_colors[90] <= color_reg[90].DB_MAX_OUTPUT_PORT_TYPE
background_colors[91] <= color_reg[91].DB_MAX_OUTPUT_PORT_TYPE
background_colors[92] <= color_reg[92].DB_MAX_OUTPUT_PORT_TYPE
background_colors[93] <= color_reg[93].DB_MAX_OUTPUT_PORT_TYPE
background_colors[94] <= color_reg[94].DB_MAX_OUTPUT_PORT_TYPE
background_colors[95] <= color_reg[95].DB_MAX_OUTPUT_PORT_TYPE
background_colors[96] <= color_reg[96].DB_MAX_OUTPUT_PORT_TYPE
background_colors[97] <= color_reg[97].DB_MAX_OUTPUT_PORT_TYPE
background_colors[98] <= color_reg[98].DB_MAX_OUTPUT_PORT_TYPE
background_colors[99] <= color_reg[99].DB_MAX_OUTPUT_PORT_TYPE
background_colors[100] <= color_reg[100].DB_MAX_OUTPUT_PORT_TYPE
background_colors[101] <= color_reg[101].DB_MAX_OUTPUT_PORT_TYPE
background_colors[102] <= color_reg[102].DB_MAX_OUTPUT_PORT_TYPE
background_colors[103] <= color_reg[103].DB_MAX_OUTPUT_PORT_TYPE
background_colors[104] <= color_reg[104].DB_MAX_OUTPUT_PORT_TYPE
background_colors[105] <= color_reg[105].DB_MAX_OUTPUT_PORT_TYPE
background_colors[106] <= color_reg[106].DB_MAX_OUTPUT_PORT_TYPE
background_colors[107] <= color_reg[107].DB_MAX_OUTPUT_PORT_TYPE
background_colors[108] <= color_reg[108].DB_MAX_OUTPUT_PORT_TYPE
background_colors[109] <= color_reg[109].DB_MAX_OUTPUT_PORT_TYPE
background_colors[110] <= color_reg[110].DB_MAX_OUTPUT_PORT_TYPE
background_colors[111] <= color_reg[111].DB_MAX_OUTPUT_PORT_TYPE
background_colors[112] <= color_reg[112].DB_MAX_OUTPUT_PORT_TYPE
background_colors[113] <= color_reg[113].DB_MAX_OUTPUT_PORT_TYPE
background_colors[114] <= color_reg[114].DB_MAX_OUTPUT_PORT_TYPE
background_colors[115] <= color_reg[115].DB_MAX_OUTPUT_PORT_TYPE
background_colors[116] <= color_reg[116].DB_MAX_OUTPUT_PORT_TYPE
background_colors[117] <= color_reg[117].DB_MAX_OUTPUT_PORT_TYPE
background_colors[118] <= color_reg[118].DB_MAX_OUTPUT_PORT_TYPE
background_colors[119] <= color_reg[119].DB_MAX_OUTPUT_PORT_TYPE
background_colors[120] <= color_reg[120].DB_MAX_OUTPUT_PORT_TYPE
background_colors[121] <= color_reg[121].DB_MAX_OUTPUT_PORT_TYPE
background_colors[122] <= color_reg[122].DB_MAX_OUTPUT_PORT_TYPE
background_colors[123] <= color_reg[123].DB_MAX_OUTPUT_PORT_TYPE
background_colors[124] <= color_reg[124].DB_MAX_OUTPUT_PORT_TYPE
background_colors[125] <= color_reg[125].DB_MAX_OUTPUT_PORT_TYPE
background_colors[126] <= color_reg[126].DB_MAX_OUTPUT_PORT_TYPE
background_colors[127] <= color_reg[127].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[0] <= color_reg[128].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[1] <= color_reg[129].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[2] <= color_reg[130].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[3] <= color_reg[131].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[4] <= color_reg[132].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[5] <= color_reg[133].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[6] <= color_reg[134].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[7] <= color_reg[135].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[8] <= color_reg[136].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[9] <= color_reg[137].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[10] <= color_reg[138].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[11] <= color_reg[139].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[12] <= color_reg[140].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[13] <= color_reg[141].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[14] <= color_reg[142].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[15] <= color_reg[143].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[16] <= color_reg[144].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[17] <= color_reg[145].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[18] <= color_reg[146].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[19] <= color_reg[147].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[20] <= color_reg[148].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[21] <= color_reg[149].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[22] <= color_reg[150].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[23] <= color_reg[151].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[24] <= color_reg[152].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[25] <= color_reg[153].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[26] <= color_reg[154].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[27] <= color_reg[155].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[28] <= color_reg[156].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[29] <= color_reg[157].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[30] <= color_reg[158].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[31] <= color_reg[159].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[32] <= color_reg[160].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[33] <= color_reg[161].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[34] <= color_reg[162].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[35] <= color_reg[163].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[36] <= color_reg[164].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[37] <= color_reg[165].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[38] <= color_reg[166].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[39] <= color_reg[167].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[40] <= color_reg[168].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[41] <= color_reg[169].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[42] <= color_reg[170].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[43] <= color_reg[171].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[44] <= color_reg[172].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[45] <= color_reg[173].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[46] <= color_reg[174].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[47] <= color_reg[175].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[48] <= color_reg[176].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[49] <= color_reg[177].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[50] <= color_reg[178].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[51] <= color_reg[179].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[52] <= color_reg[180].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[53] <= color_reg[181].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[54] <= color_reg[182].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[55] <= color_reg[183].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[56] <= color_reg[184].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[57] <= color_reg[185].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[58] <= color_reg[186].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[59] <= color_reg[187].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[60] <= color_reg[188].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[61] <= color_reg[189].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[62] <= color_reg[190].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[63] <= color_reg[191].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[64] <= color_reg[192].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[65] <= color_reg[193].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[66] <= color_reg[194].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[67] <= color_reg[195].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[68] <= color_reg[196].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[69] <= color_reg[197].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[70] <= color_reg[198].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[71] <= color_reg[199].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[72] <= color_reg[200].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[73] <= color_reg[201].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[74] <= color_reg[202].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[75] <= color_reg[203].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[76] <= color_reg[204].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[77] <= color_reg[205].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[78] <= color_reg[206].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[79] <= color_reg[207].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[80] <= color_reg[208].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[81] <= color_reg[209].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[82] <= color_reg[210].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[83] <= color_reg[211].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[84] <= color_reg[212].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[85] <= color_reg[213].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[86] <= color_reg[214].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[87] <= color_reg[215].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[88] <= color_reg[216].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[89] <= color_reg[217].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[90] <= color_reg[218].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[91] <= color_reg[219].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[92] <= color_reg[220].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[93] <= color_reg[221].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[94] <= color_reg[222].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[95] <= color_reg[223].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[96] <= color_reg[224].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[97] <= color_reg[225].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[98] <= color_reg[226].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[99] <= color_reg[227].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[100] <= color_reg[228].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[101] <= color_reg[229].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[102] <= color_reg[230].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[103] <= color_reg[231].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[104] <= color_reg[232].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[105] <= color_reg[233].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[106] <= color_reg[234].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[107] <= color_reg[235].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[108] <= color_reg[236].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[109] <= color_reg[237].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[110] <= color_reg[238].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[111] <= color_reg[239].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[112] <= color_reg[240].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[113] <= color_reg[241].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[114] <= color_reg[242].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[115] <= color_reg[243].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[116] <= color_reg[244].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[117] <= color_reg[245].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[118] <= color_reg[246].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[119] <= color_reg[247].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[120] <= color_reg[248].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[121] <= color_reg[249].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[122] <= color_reg[250].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[123] <= color_reg[251].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[124] <= color_reg[252].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[125] <= color_reg[253].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[126] <= color_reg[254].DB_MAX_OUTPUT_PORT_TYPE
sprite_colors[127] <= color_reg[255].DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|pixel_to_nametable_ptr:pixel_to_nametable_inst
screen_pixel_row[0] => Add0.IN10
screen_pixel_row[1] => Add0.IN9
screen_pixel_row[2] => Add0.IN8
screen_pixel_row[3] => Add0.IN7
screen_pixel_row[4] => Add0.IN6
screen_pixel_row[5] => Add0.IN5
screen_pixel_row[6] => Add0.IN4
screen_pixel_row[7] => Add0.IN3
screen_pixel_row[8] => Add0.IN2
screen_pixel_col[0] => Add2.IN11
screen_pixel_col[1] => Add2.IN10
screen_pixel_col[2] => Add2.IN9
screen_pixel_col[3] => Add2.IN8
screen_pixel_col[4] => Add2.IN7
screen_pixel_col[5] => Add2.IN6
screen_pixel_col[6] => Add2.IN5
screen_pixel_col[7] => Add2.IN4
screen_pixel_col[8] => Add2.IN2
screen_pixel_col[8] => Add2.IN3
cpu_scroll_addr[0] => Add2.IN19
cpu_scroll_addr[1] => Add2.IN18
cpu_scroll_addr[2] => Add2.IN17
cpu_scroll_addr[3] => Add2.IN16
cpu_scroll_addr[4] => Add2.IN15
cpu_scroll_addr[5] => Add2.IN14
cpu_scroll_addr[6] => Add2.IN13
cpu_scroll_addr[7] => Add2.IN12
cpu_scroll_addr[8] => Add0.IN18
cpu_scroll_addr[9] => Add0.IN17
cpu_scroll_addr[10] => Add0.IN16
cpu_scroll_addr[11] => Add0.IN15
cpu_scroll_addr[12] => Add0.IN14
cpu_scroll_addr[13] => Add0.IN13
cpu_scroll_addr[14] => Add0.IN12
cpu_scroll_addr[15] => Add0.IN11
ppu_ctrl1[0] => Add2.IN20
ppu_ctrl1[1] => Add1.IN9
ppu_ctrl1[1] => Add1.IN10
ppu_ctrl1[1] => Add1.IN11
ppu_ctrl1[1] => Add1.IN12
ppu_ctrl1[2] => ~NO_FANOUT~
ppu_ctrl1[3] => ~NO_FANOUT~
ppu_ctrl1[4] => ~NO_FANOUT~
ppu_ctrl1[5] => ~NO_FANOUT~
ppu_ctrl1[6] => ~NO_FANOUT~
ppu_ctrl1[7] => ~NO_FANOUT~
nametable_ptr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[10] <= always0.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[11] <= always0.DB_MAX_OUTPUT_PORT_TYPE
nametable_ptr[12] <= <GND>
nametable_ptr[13] <= <VCC>
nametable_ptr[14] <= <GND>
nametable_ptr[15] <= <GND>
pattern_table_offset[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pattern_table_offset[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pattern_table_offset[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|name_to_att:name_to_att_inst
nametable_addr[0] => Add0.IN26
nametable_addr[1] => Add0.IN25
nametable_addr[2] => Add0.IN24
nametable_addr[3] => Add0.IN23
nametable_addr[4] => Add0.IN22
nametable_addr[5] => Add0.IN21
nametable_addr[6] => Add0.IN20
nametable_addr[7] => Add0.IN19
nametable_addr[8] => Add0.IN18
nametable_addr[9] => Add0.IN17
nametable_addr[10] => Add1.IN20
nametable_addr[10] => Add0.IN32
nametable_addr[10] => Add0.IN16
nametable_addr[11] => Add1.IN19
nametable_addr[11] => Add0.IN31
nametable_addr[11] => Add0.IN15
nametable_addr[12] => Add1.IN18
nametable_addr[12] => Add0.IN30
nametable_addr[12] => Add0.IN14
nametable_addr[13] => Add1.IN17
nametable_addr[13] => Add0.IN29
nametable_addr[13] => Add0.IN13
nametable_addr[14] => Add1.IN16
nametable_addr[14] => Add0.IN28
nametable_addr[14] => Add0.IN12
nametable_addr[15] => Add1.IN15
nametable_addr[15] => Add0.IN27
nametable_addr[15] => Add0.IN11
attr_byte_addr[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_byte_addr[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
attr_bit_offset[0] <= always0.DB_MAX_OUTPUT_PORT_TYPE
attr_bit_offset[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst
clk => clk.IN1
rst => rst.IN1
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => vram_addr.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => Selector1.IN2
curr_row[0] => Add4.IN18
curr_row[0] => Add14.IN18
curr_row[0] => vga_start_row.DATAB
curr_row[1] => Add4.IN17
curr_row[1] => Add14.IN17
curr_row[1] => vga_start_row.DATAB
curr_row[2] => Add4.IN16
curr_row[2] => Add14.IN16
curr_row[2] => vga_start_row.DATAB
curr_row[3] => Add4.IN15
curr_row[3] => Add14.IN15
curr_row[3] => vga_start_row.DATAB
curr_row[4] => Add4.IN14
curr_row[4] => Add14.IN14
curr_row[4] => vga_start_row.DATAB
curr_row[5] => Add4.IN13
curr_row[5] => Add14.IN13
curr_row[5] => vga_start_row.DATAB
curr_row[6] => Add4.IN12
curr_row[6] => Add14.IN12
curr_row[6] => vga_start_row.DATAB
curr_row[7] => Add4.IN11
curr_row[7] => Add14.IN11
curr_row[7] => vga_start_row.DATAB
curr_row[8] => Add4.IN10
curr_row[8] => Add14.IN10
curr_row[8] => vga_start_row.DATAB
curr_col[0] => LessThan0.IN10
curr_col[0] => Add9.IN18
curr_col[0] => LessThan1.IN10
curr_col[0] => Add18.IN18
curr_col[0] => vga_start_col.DATAB
curr_col[0] => Add8.IN10
curr_col[0] => Add6.IN18
curr_col[0] => Add17.IN10
curr_col[1] => LessThan0.IN9
curr_col[1] => Add9.IN17
curr_col[1] => LessThan1.IN9
curr_col[1] => Add18.IN17
curr_col[1] => vga_start_col.DATAB
curr_col[1] => Add8.IN9
curr_col[1] => Add6.IN17
curr_col[1] => Add17.IN9
curr_col[2] => LessThan0.IN8
curr_col[2] => Add9.IN16
curr_col[2] => LessThan1.IN8
curr_col[2] => Add18.IN16
curr_col[2] => vga_start_col.DATAB
curr_col[2] => Add8.IN8
curr_col[2] => Add6.IN16
curr_col[2] => Add17.IN8
curr_col[3] => LessThan0.IN7
curr_col[3] => Add9.IN15
curr_col[3] => LessThan1.IN7
curr_col[3] => Add18.IN15
curr_col[3] => vga_start_col.DATAB
curr_col[3] => Add8.IN7
curr_col[3] => Add6.IN15
curr_col[3] => Add17.IN7
curr_col[4] => LessThan0.IN6
curr_col[4] => Add9.IN14
curr_col[4] => LessThan1.IN6
curr_col[4] => Add18.IN14
curr_col[4] => vga_start_col.DATAB
curr_col[4] => Add8.IN6
curr_col[4] => Add6.IN14
curr_col[4] => Add17.IN6
curr_col[5] => LessThan0.IN5
curr_col[5] => Add9.IN13
curr_col[5] => LessThan1.IN5
curr_col[5] => Add18.IN13
curr_col[5] => vga_start_col.DATAB
curr_col[5] => Add8.IN5
curr_col[5] => Add6.IN13
curr_col[5] => Add17.IN5
curr_col[6] => LessThan0.IN4
curr_col[6] => Add9.IN12
curr_col[6] => LessThan1.IN4
curr_col[6] => Add18.IN12
curr_col[6] => vga_start_col.DATAB
curr_col[6] => Add8.IN4
curr_col[6] => Add6.IN12
curr_col[6] => Add17.IN4
curr_col[7] => LessThan0.IN3
curr_col[7] => Add9.IN11
curr_col[7] => LessThan1.IN3
curr_col[7] => Add18.IN11
curr_col[7] => vga_start_col.DATAB
curr_col[7] => Add8.IN3
curr_col[7] => Add6.IN11
curr_col[7] => Add17.IN3
curr_col[8] => LessThan0.IN2
curr_col[8] => Add9.IN10
curr_col[8] => sprite_0_pattern_low_final[7].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[6].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[5].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[4].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[3].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[2].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[1].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_low_final[0].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[7].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[6].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[5].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[4].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[3].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[2].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[1].OUTPUTSELECT
curr_col[8] => sprite_0_pattern_high_final[0].OUTPUTSELECT
curr_col[8] => LessThan1.IN2
curr_col[8] => Add18.IN10
curr_col[8] => sprite_1_pattern_low_final[7].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[6].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[5].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[4].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[3].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[2].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[1].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_low_final[0].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[7].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[6].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[5].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[4].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[3].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[2].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[1].OUTPUTSELECT
curr_col[8] => sprite_1_pattern_high_final[0].OUTPUTSELECT
curr_col[8] => vga_start_col.DATAB
curr_col[8] => Add8.IN2
curr_col[8] => Add6.IN10
curr_col[8] => Add17.IN2
vram_addr_wire[0] <= vram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[1] <= vram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[2] <= vram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[3] <= vram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[4] <= vram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[5] <= vram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[6] <= vram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[7] <= vram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[8] <= vram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[9] <= vram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[10] <= vram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[11] <= vram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[12] <= vram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[13] <= vram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[14] <= vram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
vram_addr_wire[15] <= vram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
vram_data_in[0] => Add19.IN12
vram_data_in[0] => Selector38.IN2
vram_data_in[0] => Selector46.IN2
vram_data_in[0] => Selector54.IN2
vram_data_in[0] => Selector62.IN2
vram_data_in[0] => background_pattern_low[0].DATAIN
vram_data_in[0] => nametable_result[0].DATAIN
vram_data_in[0] => attr_table_result[0].DATAIN
vram_data_in[0] => background_pattern_high[0].DATAIN
vram_data_in[1] => Add19.IN11
vram_data_in[1] => Selector37.IN2
vram_data_in[1] => Selector45.IN2
vram_data_in[1] => Selector53.IN2
vram_data_in[1] => Selector61.IN2
vram_data_in[1] => nametable_result[1].DATAIN
vram_data_in[1] => attr_table_result[1].DATAIN
vram_data_in[1] => background_pattern_high[1].DATAIN
vram_data_in[1] => background_pattern_low[1].DATAIN
vram_data_in[2] => Add19.IN10
vram_data_in[2] => Selector36.IN2
vram_data_in[2] => Selector44.IN2
vram_data_in[2] => Selector52.IN2
vram_data_in[2] => Selector60.IN2
vram_data_in[2] => nametable_result[2].DATAIN
vram_data_in[2] => attr_table_result[2].DATAIN
vram_data_in[2] => background_pattern_high[2].DATAIN
vram_data_in[2] => background_pattern_low[2].DATAIN
vram_data_in[3] => Add19.IN9
vram_data_in[3] => Selector35.IN2
vram_data_in[3] => Selector43.IN2
vram_data_in[3] => Selector51.IN2
vram_data_in[3] => Selector59.IN2
vram_data_in[3] => nametable_result[3].DATAIN
vram_data_in[3] => attr_table_result[3].DATAIN
vram_data_in[3] => background_pattern_high[3].DATAIN
vram_data_in[3] => background_pattern_low[3].DATAIN
vram_data_in[4] => Add19.IN8
vram_data_in[4] => Selector34.IN2
vram_data_in[4] => Selector42.IN2
vram_data_in[4] => Selector50.IN2
vram_data_in[4] => Selector58.IN2
vram_data_in[4] => nametable_result[4].DATAIN
vram_data_in[4] => attr_table_result[4].DATAIN
vram_data_in[4] => background_pattern_high[4].DATAIN
vram_data_in[4] => background_pattern_low[4].DATAIN
vram_data_in[5] => Add19.IN7
vram_data_in[5] => Selector33.IN2
vram_data_in[5] => Selector41.IN2
vram_data_in[5] => Selector49.IN2
vram_data_in[5] => Selector57.IN2
vram_data_in[5] => nametable_result[5].DATAIN
vram_data_in[5] => attr_table_result[5].DATAIN
vram_data_in[5] => background_pattern_high[5].DATAIN
vram_data_in[5] => background_pattern_low[5].DATAIN
vram_data_in[6] => Add19.IN6
vram_data_in[6] => Selector32.IN2
vram_data_in[6] => Selector40.IN2
vram_data_in[6] => Selector48.IN2
vram_data_in[6] => Selector56.IN2
vram_data_in[6] => nametable_result[6].DATAIN
vram_data_in[6] => attr_table_result[6].DATAIN
vram_data_in[6] => background_pattern_high[6].DATAIN
vram_data_in[6] => background_pattern_low[6].DATAIN
vram_data_in[7] => Add19.IN5
vram_data_in[7] => Selector31.IN2
vram_data_in[7] => Selector39.IN2
vram_data_in[7] => Selector47.IN2
vram_data_in[7] => Selector55.IN2
vram_data_in[7] => nametable_result[7].DATAIN
vram_data_in[7] => attr_table_result[7].DATAIN
vram_data_in[7] => background_pattern_high[7].DATAIN
vram_data_in[7] => background_pattern_low[7].DATAIN
ppu_ctrl1[0] => ~NO_FANOUT~
ppu_ctrl1[1] => ~NO_FANOUT~
ppu_ctrl1[2] => ~NO_FANOUT~
ppu_ctrl1[3] => ~NO_FANOUT~
ppu_ctrl1[4] => ~NO_FANOUT~
ppu_ctrl1[5] => sprite_0_tile_addr[15].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[14].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[13].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[12].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[11].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[10].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[9].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[8].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[7].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[6].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[5].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[4].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[3].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[2].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[1].OUTPUTSELECT
ppu_ctrl1[5] => sprite_0_tile_addr[0].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[15].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[14].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[13].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[12].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[11].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[10].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[9].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[8].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[7].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[6].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[5].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[4].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[3].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[2].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[1].OUTPUTSELECT
ppu_ctrl1[5] => sprite_1_tile_addr[0].OUTPUTSELECT
ppu_ctrl1[6] => ~NO_FANOUT~
ppu_ctrl1[7] => ~NO_FANOUT~
ppu_ctrl2[0] => ppu_ctrl2_out.DATAB
ppu_ctrl2[1] => ppu_ctrl2_out.DATAB
ppu_ctrl2[2] => ppu_ctrl2_out.DATAB
ppu_ctrl2[3] => ppu_ctrl2_out.DATAB
ppu_ctrl2[4] => draw_sprite_0.IN0
ppu_ctrl2[4] => draw_sprite_1.IN0
ppu_ctrl2[4] => ppu_ctrl2_out.DATAB
ppu_ctrl2[5] => ppu_ctrl2_out.DATAB
ppu_ctrl2[6] => ppu_ctrl2_out.DATAB
ppu_ctrl2[7] => ppu_ctrl2_out.DATAB
background_colors[0] => background_colors[0].IN1
background_colors[1] => background_colors[1].IN1
background_colors[2] => background_colors[2].IN1
background_colors[3] => background_colors[3].IN1
background_colors[4] => background_colors[4].IN1
background_colors[5] => background_colors[5].IN1
background_colors[6] => background_colors[6].IN1
background_colors[7] => background_colors[7].IN1
background_colors[8] => background_colors[8].IN1
background_colors[9] => background_colors[9].IN1
background_colors[10] => background_colors[10].IN1
background_colors[11] => background_colors[11].IN1
background_colors[12] => background_colors[12].IN1
background_colors[13] => background_colors[13].IN1
background_colors[14] => background_colors[14].IN1
background_colors[15] => background_colors[15].IN1
background_colors[16] => background_colors[16].IN1
background_colors[17] => background_colors[17].IN1
background_colors[18] => background_colors[18].IN1
background_colors[19] => background_colors[19].IN1
background_colors[20] => background_colors[20].IN1
background_colors[21] => background_colors[21].IN1
background_colors[22] => background_colors[22].IN1
background_colors[23] => background_colors[23].IN1
background_colors[24] => background_colors[24].IN1
background_colors[25] => background_colors[25].IN1
background_colors[26] => background_colors[26].IN1
background_colors[27] => background_colors[27].IN1
background_colors[28] => background_colors[28].IN1
background_colors[29] => background_colors[29].IN1
background_colors[30] => background_colors[30].IN1
background_colors[31] => background_colors[31].IN1
background_colors[32] => background_colors[32].IN1
background_colors[33] => background_colors[33].IN1
background_colors[34] => background_colors[34].IN1
background_colors[35] => background_colors[35].IN1
background_colors[36] => background_colors[36].IN1
background_colors[37] => background_colors[37].IN1
background_colors[38] => background_colors[38].IN1
background_colors[39] => background_colors[39].IN1
background_colors[40] => background_colors[40].IN1
background_colors[41] => background_colors[41].IN1
background_colors[42] => background_colors[42].IN1
background_colors[43] => background_colors[43].IN1
background_colors[44] => background_colors[44].IN1
background_colors[45] => background_colors[45].IN1
background_colors[46] => background_colors[46].IN1
background_colors[47] => background_colors[47].IN1
background_colors[48] => background_colors[48].IN1
background_colors[49] => background_colors[49].IN1
background_colors[50] => background_colors[50].IN1
background_colors[51] => background_colors[51].IN1
background_colors[52] => background_colors[52].IN1
background_colors[53] => background_colors[53].IN1
background_colors[54] => background_colors[54].IN1
background_colors[55] => background_colors[55].IN1
background_colors[56] => background_colors[56].IN1
background_colors[57] => background_colors[57].IN1
background_colors[58] => background_colors[58].IN1
background_colors[59] => background_colors[59].IN1
background_colors[60] => background_colors[60].IN1
background_colors[61] => background_colors[61].IN1
background_colors[62] => background_colors[62].IN1
background_colors[63] => background_colors[63].IN1
background_colors[64] => background_colors[64].IN1
background_colors[65] => background_colors[65].IN1
background_colors[66] => background_colors[66].IN1
background_colors[67] => background_colors[67].IN1
background_colors[68] => background_colors[68].IN1
background_colors[69] => background_colors[69].IN1
background_colors[70] => background_colors[70].IN1
background_colors[71] => background_colors[71].IN1
background_colors[72] => background_colors[72].IN1
background_colors[73] => background_colors[73].IN1
background_colors[74] => background_colors[74].IN1
background_colors[75] => background_colors[75].IN1
background_colors[76] => background_colors[76].IN1
background_colors[77] => background_colors[77].IN1
background_colors[78] => background_colors[78].IN1
background_colors[79] => background_colors[79].IN1
background_colors[80] => background_colors[80].IN1
background_colors[81] => background_colors[81].IN1
background_colors[82] => background_colors[82].IN1
background_colors[83] => background_colors[83].IN1
background_colors[84] => background_colors[84].IN1
background_colors[85] => background_colors[85].IN1
background_colors[86] => background_colors[86].IN1
background_colors[87] => background_colors[87].IN1
background_colors[88] => background_colors[88].IN1
background_colors[89] => background_colors[89].IN1
background_colors[90] => background_colors[90].IN1
background_colors[91] => background_colors[91].IN1
background_colors[92] => background_colors[92].IN1
background_colors[93] => background_colors[93].IN1
background_colors[94] => background_colors[94].IN1
background_colors[95] => background_colors[95].IN1
background_colors[96] => background_colors[96].IN1
background_colors[97] => background_colors[97].IN1
background_colors[98] => background_colors[98].IN1
background_colors[99] => background_colors[99].IN1
background_colors[100] => background_colors[100].IN1
background_colors[101] => background_colors[101].IN1
background_colors[102] => background_colors[102].IN1
background_colors[103] => background_colors[103].IN1
background_colors[104] => background_colors[104].IN1
background_colors[105] => background_colors[105].IN1
background_colors[106] => background_colors[106].IN1
background_colors[107] => background_colors[107].IN1
background_colors[108] => background_colors[108].IN1
background_colors[109] => background_colors[109].IN1
background_colors[110] => background_colors[110].IN1
background_colors[111] => background_colors[111].IN1
background_colors[112] => background_colors[112].IN1
background_colors[113] => background_colors[113].IN1
background_colors[114] => background_colors[114].IN1
background_colors[115] => background_colors[115].IN1
background_colors[116] => background_colors[116].IN1
background_colors[117] => background_colors[117].IN1
background_colors[118] => background_colors[118].IN1
background_colors[119] => background_colors[119].IN1
background_colors[120] => background_colors[120].IN1
background_colors[121] => background_colors[121].IN1
background_colors[122] => background_colors[122].IN1
background_colors[123] => background_colors[123].IN1
background_colors[124] => background_colors[124].IN1
background_colors[125] => background_colors[125].IN1
background_colors[126] => background_colors[126].IN1
background_colors[127] => background_colors[127].IN1
background_pattern_base[0] => Add20.IN29
background_pattern_base[0] => Add23.IN33
background_pattern_base[1] => Add20.IN28
background_pattern_base[1] => Add23.IN32
background_pattern_base[2] => Add20.IN27
background_pattern_base[2] => Add23.IN31
background_pattern_base[3] => Add20.IN26
background_pattern_base[3] => Add22.IN28
background_pattern_base[4] => Add19.IN24
background_pattern_base[4] => Add21.IN16
background_pattern_base[5] => Add19.IN23
background_pattern_base[5] => Add21.IN15
background_pattern_base[6] => Add19.IN22
background_pattern_base[6] => Add21.IN14
background_pattern_base[7] => Add19.IN21
background_pattern_base[7] => Add21.IN13
background_pattern_base[8] => Add19.IN20
background_pattern_base[8] => Add21.IN12
background_pattern_base[9] => Add19.IN19
background_pattern_base[9] => Add21.IN11
background_pattern_base[10] => Add19.IN18
background_pattern_base[10] => Add21.IN10
background_pattern_base[11] => Add19.IN17
background_pattern_base[11] => Add21.IN9
background_pattern_base[12] => Add19.IN16
background_pattern_base[12] => Add21.IN8
background_pattern_base[13] => Add19.IN15
background_pattern_base[13] => Add21.IN7
background_pattern_base[14] => Add19.IN14
background_pattern_base[14] => Add21.IN6
background_pattern_base[15] => Add19.IN13
background_pattern_base[15] => Add21.IN5
nametable_ptr[0] => vram_addr.DATAB
nametable_ptr[1] => vram_addr.DATAB
nametable_ptr[2] => vram_addr.DATAB
nametable_ptr[3] => vram_addr.DATAB
nametable_ptr[4] => vram_addr.DATAB
nametable_ptr[5] => vram_addr.DATAB
nametable_ptr[6] => vram_addr.DATAB
nametable_ptr[7] => vram_addr.DATAB
nametable_ptr[8] => vram_addr.DATAB
nametable_ptr[9] => vram_addr.DATAB
nametable_ptr[10] => vram_addr.DATAB
nametable_ptr[11] => vram_addr.DATAB
nametable_ptr[12] => vram_addr.DATAB
nametable_ptr[13] => vram_addr.DATAB
nametable_ptr[14] => vram_addr.DATAB
nametable_ptr[15] => vram_addr.DATAB
pattern_table_offset[0] => Add20.IN32
pattern_table_offset[0] => Add23.IN36
pattern_table_offset[1] => Add20.IN31
pattern_table_offset[1] => Add23.IN35
pattern_table_offset[2] => Add20.IN30
pattern_table_offset[2] => Add23.IN34
attr_ptr[0] => Selector17.IN6
attr_ptr[1] => Selector16.IN6
attr_ptr[2] => Selector15.IN6
attr_ptr[3] => Selector14.IN8
attr_ptr[4] => Selector13.IN8
attr_ptr[5] => Selector12.IN8
attr_ptr[6] => Selector11.IN8
attr_ptr[7] => Selector10.IN8
attr_ptr[8] => Selector9.IN8
attr_ptr[9] => Selector8.IN8
attr_ptr[10] => Selector7.IN8
attr_ptr[11] => Selector6.IN8
attr_ptr[12] => Selector5.IN8
attr_ptr[13] => Selector4.IN8
attr_ptr[14] => Selector3.IN8
attr_ptr[15] => Selector2.IN8
attr_shift[0] => Mux0.IN2
attr_shift[0] => Mux1.IN3
attr_shift[1] => Mux0.IN1
attr_shift[1] => Mux1.IN2
sprite_colors[0] => sprite_colors[0].IN1
sprite_colors[1] => sprite_colors[1].IN1
sprite_colors[2] => sprite_colors[2].IN1
sprite_colors[3] => sprite_colors[3].IN1
sprite_colors[4] => sprite_colors[4].IN1
sprite_colors[5] => sprite_colors[5].IN1
sprite_colors[6] => sprite_colors[6].IN1
sprite_colors[7] => sprite_colors[7].IN1
sprite_colors[8] => sprite_colors[8].IN1
sprite_colors[9] => sprite_colors[9].IN1
sprite_colors[10] => sprite_colors[10].IN1
sprite_colors[11] => sprite_colors[11].IN1
sprite_colors[12] => sprite_colors[12].IN1
sprite_colors[13] => sprite_colors[13].IN1
sprite_colors[14] => sprite_colors[14].IN1
sprite_colors[15] => sprite_colors[15].IN1
sprite_colors[16] => sprite_colors[16].IN1
sprite_colors[17] => sprite_colors[17].IN1
sprite_colors[18] => sprite_colors[18].IN1
sprite_colors[19] => sprite_colors[19].IN1
sprite_colors[20] => sprite_colors[20].IN1
sprite_colors[21] => sprite_colors[21].IN1
sprite_colors[22] => sprite_colors[22].IN1
sprite_colors[23] => sprite_colors[23].IN1
sprite_colors[24] => sprite_colors[24].IN1
sprite_colors[25] => sprite_colors[25].IN1
sprite_colors[26] => sprite_colors[26].IN1
sprite_colors[27] => sprite_colors[27].IN1
sprite_colors[28] => sprite_colors[28].IN1
sprite_colors[29] => sprite_colors[29].IN1
sprite_colors[30] => sprite_colors[30].IN1
sprite_colors[31] => sprite_colors[31].IN1
sprite_colors[32] => sprite_colors[32].IN1
sprite_colors[33] => sprite_colors[33].IN1
sprite_colors[34] => sprite_colors[34].IN1
sprite_colors[35] => sprite_colors[35].IN1
sprite_colors[36] => sprite_colors[36].IN1
sprite_colors[37] => sprite_colors[37].IN1
sprite_colors[38] => sprite_colors[38].IN1
sprite_colors[39] => sprite_colors[39].IN1
sprite_colors[40] => sprite_colors[40].IN1
sprite_colors[41] => sprite_colors[41].IN1
sprite_colors[42] => sprite_colors[42].IN1
sprite_colors[43] => sprite_colors[43].IN1
sprite_colors[44] => sprite_colors[44].IN1
sprite_colors[45] => sprite_colors[45].IN1
sprite_colors[46] => sprite_colors[46].IN1
sprite_colors[47] => sprite_colors[47].IN1
sprite_colors[48] => sprite_colors[48].IN1
sprite_colors[49] => sprite_colors[49].IN1
sprite_colors[50] => sprite_colors[50].IN1
sprite_colors[51] => sprite_colors[51].IN1
sprite_colors[52] => sprite_colors[52].IN1
sprite_colors[53] => sprite_colors[53].IN1
sprite_colors[54] => sprite_colors[54].IN1
sprite_colors[55] => sprite_colors[55].IN1
sprite_colors[56] => sprite_colors[56].IN1
sprite_colors[57] => sprite_colors[57].IN1
sprite_colors[58] => sprite_colors[58].IN1
sprite_colors[59] => sprite_colors[59].IN1
sprite_colors[60] => sprite_colors[60].IN1
sprite_colors[61] => sprite_colors[61].IN1
sprite_colors[62] => sprite_colors[62].IN1
sprite_colors[63] => sprite_colors[63].IN1
sprite_colors[64] => sprite_colors[64].IN1
sprite_colors[65] => sprite_colors[65].IN1
sprite_colors[66] => sprite_colors[66].IN1
sprite_colors[67] => sprite_colors[67].IN1
sprite_colors[68] => sprite_colors[68].IN1
sprite_colors[69] => sprite_colors[69].IN1
sprite_colors[70] => sprite_colors[70].IN1
sprite_colors[71] => sprite_colors[71].IN1
sprite_colors[72] => sprite_colors[72].IN1
sprite_colors[73] => sprite_colors[73].IN1
sprite_colors[74] => sprite_colors[74].IN1
sprite_colors[75] => sprite_colors[75].IN1
sprite_colors[76] => sprite_colors[76].IN1
sprite_colors[77] => sprite_colors[77].IN1
sprite_colors[78] => sprite_colors[78].IN1
sprite_colors[79] => sprite_colors[79].IN1
sprite_colors[80] => sprite_colors[80].IN1
sprite_colors[81] => sprite_colors[81].IN1
sprite_colors[82] => sprite_colors[82].IN1
sprite_colors[83] => sprite_colors[83].IN1
sprite_colors[84] => sprite_colors[84].IN1
sprite_colors[85] => sprite_colors[85].IN1
sprite_colors[86] => sprite_colors[86].IN1
sprite_colors[87] => sprite_colors[87].IN1
sprite_colors[88] => sprite_colors[88].IN1
sprite_colors[89] => sprite_colors[89].IN1
sprite_colors[90] => sprite_colors[90].IN1
sprite_colors[91] => sprite_colors[91].IN1
sprite_colors[92] => sprite_colors[92].IN1
sprite_colors[93] => sprite_colors[93].IN1
sprite_colors[94] => sprite_colors[94].IN1
sprite_colors[95] => sprite_colors[95].IN1
sprite_colors[96] => sprite_colors[96].IN1
sprite_colors[97] => sprite_colors[97].IN1
sprite_colors[98] => sprite_colors[98].IN1
sprite_colors[99] => sprite_colors[99].IN1
sprite_colors[100] => sprite_colors[100].IN1
sprite_colors[101] => sprite_colors[101].IN1
sprite_colors[102] => sprite_colors[102].IN1
sprite_colors[103] => sprite_colors[103].IN1
sprite_colors[104] => sprite_colors[104].IN1
sprite_colors[105] => sprite_colors[105].IN1
sprite_colors[106] => sprite_colors[106].IN1
sprite_colors[107] => sprite_colors[107].IN1
sprite_colors[108] => sprite_colors[108].IN1
sprite_colors[109] => sprite_colors[109].IN1
sprite_colors[110] => sprite_colors[110].IN1
sprite_colors[111] => sprite_colors[111].IN1
sprite_colors[112] => sprite_colors[112].IN1
sprite_colors[113] => sprite_colors[113].IN1
sprite_colors[114] => sprite_colors[114].IN1
sprite_colors[115] => sprite_colors[115].IN1
sprite_colors[116] => sprite_colors[116].IN1
sprite_colors[117] => sprite_colors[117].IN1
sprite_colors[118] => sprite_colors[118].IN1
sprite_colors[119] => sprite_colors[119].IN1
sprite_colors[120] => sprite_colors[120].IN1
sprite_colors[121] => sprite_colors[121].IN1
sprite_colors[122] => sprite_colors[122].IN1
sprite_colors[123] => sprite_colors[123].IN1
sprite_colors[124] => sprite_colors[124].IN1
sprite_colors[125] => sprite_colors[125].IN1
sprite_colors[126] => sprite_colors[126].IN1
sprite_colors[127] => sprite_colors[127].IN1
sprite_pattern_base[0] => Add2.IN64
sprite_pattern_base[0] => Add12.IN64
sprite_pattern_base[1] => Add2.IN63
sprite_pattern_base[1] => Add12.IN63
sprite_pattern_base[2] => Add2.IN62
sprite_pattern_base[2] => Add12.IN62
sprite_pattern_base[3] => Add2.IN61
sprite_pattern_base[3] => Add12.IN61
sprite_pattern_base[4] => Add0.IN16
sprite_pattern_base[4] => Add10.IN16
sprite_pattern_base[5] => Add0.IN15
sprite_pattern_base[5] => Add10.IN15
sprite_pattern_base[6] => Add0.IN14
sprite_pattern_base[6] => Add10.IN14
sprite_pattern_base[7] => Add0.IN13
sprite_pattern_base[7] => Add10.IN13
sprite_pattern_base[8] => Add0.IN12
sprite_pattern_base[8] => Add10.IN12
sprite_pattern_base[9] => Add0.IN11
sprite_pattern_base[9] => Add10.IN11
sprite_pattern_base[10] => Add0.IN10
sprite_pattern_base[10] => Add10.IN10
sprite_pattern_base[11] => Add0.IN9
sprite_pattern_base[11] => Add10.IN9
sprite_pattern_base[12] => Add0.IN8
sprite_pattern_base[12] => Add10.IN8
sprite_pattern_base[13] => Add0.IN7
sprite_pattern_base[13] => Add10.IN7
sprite_pattern_base[14] => Add0.IN6
sprite_pattern_base[14] => Add10.IN6
sprite_pattern_base[15] => Add0.IN5
sprite_pattern_base[15] => Add10.IN5
sprite_0_on_tile => draw_sprite_0.IN1
sprite_0_tile_num[0] => Add0.IN24
sprite_0_tile_num[0] => Add5.IN56
sprite_0_tile_num[1] => Add0.IN23
sprite_0_tile_num[1] => Add5.IN55
sprite_0_tile_num[2] => Add0.IN22
sprite_0_tile_num[2] => Add5.IN54
sprite_0_tile_num[3] => Add0.IN21
sprite_0_tile_num[3] => Add5.IN53
sprite_0_tile_num[4] => Add0.IN20
sprite_0_tile_num[4] => Add5.IN52
sprite_0_tile_num[5] => Add0.IN19
sprite_0_tile_num[5] => Add5.IN51
sprite_0_tile_num[6] => Add0.IN18
sprite_0_tile_num[6] => Add5.IN50
sprite_0_tile_num[7] => Add0.IN17
sprite_0_tile_num[7] => Add5.IN49
sprite_0_row[0] => Add4.IN9
sprite_0_row[1] => Add4.IN8
sprite_0_row[2] => Add4.IN7
sprite_0_row[3] => Add4.IN6
sprite_0_row[4] => Add4.IN5
sprite_0_row[5] => Add4.IN4
sprite_0_row[6] => Add4.IN3
sprite_0_row[7] => Add4.IN2
sprite_0_col[0] => Add7.IN16
sprite_0_col[0] => LessThan0.IN18
sprite_0_col[0] => Add8.IN18
sprite_0_col[0] => Add9.IN9
sprite_0_col[1] => Add7.IN15
sprite_0_col[1] => LessThan0.IN17
sprite_0_col[1] => Add8.IN17
sprite_0_col[1] => Add9.IN8
sprite_0_col[2] => Add7.IN14
sprite_0_col[2] => LessThan0.IN16
sprite_0_col[2] => Add8.IN16
sprite_0_col[2] => Add9.IN7
sprite_0_col[3] => Add7.IN13
sprite_0_col[3] => LessThan0.IN15
sprite_0_col[3] => Add8.IN15
sprite_0_col[3] => Add9.IN6
sprite_0_col[4] => Add7.IN12
sprite_0_col[4] => LessThan0.IN14
sprite_0_col[4] => Add8.IN14
sprite_0_col[4] => Add9.IN5
sprite_0_col[5] => Add7.IN11
sprite_0_col[5] => LessThan0.IN13
sprite_0_col[5] => Add8.IN13
sprite_0_col[5] => Add9.IN4
sprite_0_col[6] => Add7.IN10
sprite_0_col[6] => LessThan0.IN12
sprite_0_col[6] => Add8.IN12
sprite_0_col[6] => Add9.IN3
sprite_0_col[7] => Add7.IN9
sprite_0_col[7] => LessThan0.IN11
sprite_0_col[7] => Add8.IN11
sprite_0_col[7] => Add9.IN2
sprite_0_attr[0] => sprite_0_attr[0].IN1
sprite_0_attr[1] => sprite_0_attr[1].IN1
sprite_0_attr[2] => sprite_0_attr_out.DATAB
sprite_0_attr[3] => sprite_0_attr_out.DATAB
sprite_0_attr[4] => sprite_0_attr_out.DATAB
sprite_0_attr[5] => sprite_0_attr_out.DATAB
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_0_attr[6] => sprite_0_attr_out.DATAB
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_0_attr[7] => sprite_0_attr_out.DATAB
sprite_1_on_tile => draw_sprite_1.IN1
sprite_1_tile_num[0] => Add10.IN24
sprite_1_tile_num[0] => Add15.IN56
sprite_1_tile_num[1] => Add10.IN23
sprite_1_tile_num[1] => Add15.IN55
sprite_1_tile_num[2] => Add10.IN22
sprite_1_tile_num[2] => Add15.IN54
sprite_1_tile_num[3] => Add10.IN21
sprite_1_tile_num[3] => Add15.IN53
sprite_1_tile_num[4] => Add10.IN20
sprite_1_tile_num[4] => Add15.IN52
sprite_1_tile_num[5] => Add10.IN19
sprite_1_tile_num[5] => Add15.IN51
sprite_1_tile_num[6] => Add10.IN18
sprite_1_tile_num[6] => Add15.IN50
sprite_1_tile_num[7] => Add10.IN17
sprite_1_tile_num[7] => Add15.IN49
sprite_1_row[0] => Add14.IN9
sprite_1_row[1] => Add14.IN8
sprite_1_row[2] => Add14.IN7
sprite_1_row[3] => Add14.IN6
sprite_1_row[4] => Add14.IN5
sprite_1_row[5] => Add14.IN4
sprite_1_row[6] => Add14.IN3
sprite_1_row[7] => Add14.IN2
sprite_1_col[0] => Add16.IN16
sprite_1_col[0] => LessThan1.IN18
sprite_1_col[0] => Add17.IN18
sprite_1_col[0] => Add18.IN9
sprite_1_col[1] => Add16.IN15
sprite_1_col[1] => LessThan1.IN17
sprite_1_col[1] => Add17.IN17
sprite_1_col[1] => Add18.IN8
sprite_1_col[2] => Add16.IN14
sprite_1_col[2] => LessThan1.IN16
sprite_1_col[2] => Add17.IN16
sprite_1_col[2] => Add18.IN7
sprite_1_col[3] => Add16.IN13
sprite_1_col[3] => LessThan1.IN15
sprite_1_col[3] => Add17.IN15
sprite_1_col[3] => Add18.IN6
sprite_1_col[4] => Add16.IN12
sprite_1_col[4] => LessThan1.IN14
sprite_1_col[4] => Add17.IN14
sprite_1_col[4] => Add18.IN5
sprite_1_col[5] => Add16.IN11
sprite_1_col[5] => LessThan1.IN13
sprite_1_col[5] => Add17.IN13
sprite_1_col[5] => Add18.IN4
sprite_1_col[6] => Add16.IN10
sprite_1_col[6] => LessThan1.IN12
sprite_1_col[6] => Add17.IN12
sprite_1_col[6] => Add18.IN3
sprite_1_col[7] => Add16.IN9
sprite_1_col[7] => LessThan1.IN11
sprite_1_col[7] => Add17.IN11
sprite_1_col[7] => Add18.IN2
sprite_1_attr[0] => sprite_1_attr[0].IN1
sprite_1_attr[1] => sprite_1_attr[1].IN1
sprite_1_attr[2] => sprite_1_attr_out.DATAB
sprite_1_attr[3] => sprite_1_attr_out.DATAB
sprite_1_attr[4] => sprite_1_attr_out.DATAB
sprite_1_attr[5] => sprite_1_attr_out.DATAB
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_pattern_h.OUTPUTSELECT
sprite_1_attr[6] => sprite_1_attr_out.DATAB
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => get_sprite_tile_addr.OUTPUTSELECT
sprite_1_attr[7] => sprite_1_attr_out.DATAB
vga_ram_row[0] <= render_8_pixels:render_8_inst.port4
vga_ram_row[1] <= render_8_pixels:render_8_inst.port4
vga_ram_row[2] <= render_8_pixels:render_8_inst.port4
vga_ram_row[3] <= render_8_pixels:render_8_inst.port4
vga_ram_row[4] <= render_8_pixels:render_8_inst.port4
vga_ram_row[5] <= render_8_pixels:render_8_inst.port4
vga_ram_row[6] <= render_8_pixels:render_8_inst.port4
vga_ram_row[7] <= render_8_pixels:render_8_inst.port4
vga_ram_row[8] <= render_8_pixels:render_8_inst.port4
vga_ram_col[0] <= render_8_pixels:render_8_inst.port5
vga_ram_col[1] <= render_8_pixels:render_8_inst.port5
vga_ram_col[2] <= render_8_pixels:render_8_inst.port5
vga_ram_col[3] <= render_8_pixels:render_8_inst.port5
vga_ram_col[4] <= render_8_pixels:render_8_inst.port5
vga_ram_col[5] <= render_8_pixels:render_8_inst.port5
vga_ram_col[6] <= render_8_pixels:render_8_inst.port5
vga_ram_col[7] <= render_8_pixels:render_8_inst.port5
vga_ram_col[8] <= render_8_pixels:render_8_inst.port5
vga_ram_data[0] <= render_8_pixels:render_8_inst.port6
vga_ram_data[1] <= render_8_pixels:render_8_inst.port6
vga_ram_data[2] <= render_8_pixels:render_8_inst.port6
vga_ram_data[3] <= render_8_pixels:render_8_inst.port6
vga_ram_data[4] <= render_8_pixels:render_8_inst.port6
vga_ram_data[5] <= render_8_pixels:render_8_inst.port6
vga_ram_data[6] <= render_8_pixels:render_8_inst.port6
vga_ram_data[7] <= render_8_pixels:render_8_inst.port6
vga_write_en <= render_8_pixels:render_8_inst.port7
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_hit <= render_8_pixels:render_8_inst.port22
sprite_1_hit <= render_8_pixels:render_8_inst.port23


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|color_selector:color_selector_inst
background_colors[0] => Mux0.IN101
background_colors[1] => Mux1.IN101
background_colors[2] => Mux2.IN101
background_colors[3] => Mux3.IN101
background_colors[4] => Mux4.IN101
background_colors[5] => Mux5.IN101
background_colors[6] => Mux6.IN101
background_colors[7] => Mux7.IN101
background_colors[8] => Mux8.IN101
background_colors[9] => Mux9.IN101
background_colors[10] => Mux10.IN101
background_colors[11] => Mux11.IN101
background_colors[12] => Mux12.IN101
background_colors[13] => Mux13.IN101
background_colors[14] => Mux14.IN101
background_colors[15] => Mux15.IN101
background_colors[16] => Mux16.IN101
background_colors[17] => Mux17.IN101
background_colors[18] => Mux18.IN101
background_colors[19] => Mux19.IN101
background_colors[20] => Mux20.IN101
background_colors[21] => Mux21.IN101
background_colors[22] => Mux22.IN101
background_colors[23] => Mux23.IN101
background_colors[24] => Mux24.IN101
background_colors[25] => Mux25.IN101
background_colors[26] => Mux26.IN101
background_colors[27] => Mux27.IN101
background_colors[28] => Mux28.IN101
background_colors[29] => Mux29.IN101
background_colors[30] => Mux30.IN101
background_colors[31] => Mux31.IN101
background_colors[32] => Mux0.IN69
background_colors[33] => Mux1.IN69
background_colors[34] => Mux2.IN69
background_colors[35] => Mux3.IN69
background_colors[36] => Mux4.IN69
background_colors[37] => Mux5.IN69
background_colors[38] => Mux6.IN69
background_colors[39] => Mux7.IN69
background_colors[40] => Mux8.IN69
background_colors[41] => Mux9.IN69
background_colors[42] => Mux10.IN69
background_colors[43] => Mux11.IN69
background_colors[44] => Mux12.IN69
background_colors[45] => Mux13.IN69
background_colors[46] => Mux14.IN69
background_colors[47] => Mux15.IN69
background_colors[48] => Mux16.IN69
background_colors[49] => Mux17.IN69
background_colors[50] => Mux18.IN69
background_colors[51] => Mux19.IN69
background_colors[52] => Mux20.IN69
background_colors[53] => Mux21.IN69
background_colors[54] => Mux22.IN69
background_colors[55] => Mux23.IN69
background_colors[56] => Mux24.IN69
background_colors[57] => Mux25.IN69
background_colors[58] => Mux26.IN69
background_colors[59] => Mux27.IN69
background_colors[60] => Mux28.IN69
background_colors[61] => Mux29.IN69
background_colors[62] => Mux30.IN69
background_colors[63] => Mux31.IN69
background_colors[64] => Mux0.IN37
background_colors[65] => Mux1.IN37
background_colors[66] => Mux2.IN37
background_colors[67] => Mux3.IN37
background_colors[68] => Mux4.IN37
background_colors[69] => Mux5.IN37
background_colors[70] => Mux6.IN37
background_colors[71] => Mux7.IN37
background_colors[72] => Mux8.IN37
background_colors[73] => Mux9.IN37
background_colors[74] => Mux10.IN37
background_colors[75] => Mux11.IN37
background_colors[76] => Mux12.IN37
background_colors[77] => Mux13.IN37
background_colors[78] => Mux14.IN37
background_colors[79] => Mux15.IN37
background_colors[80] => Mux16.IN37
background_colors[81] => Mux17.IN37
background_colors[82] => Mux18.IN37
background_colors[83] => Mux19.IN37
background_colors[84] => Mux20.IN37
background_colors[85] => Mux21.IN37
background_colors[86] => Mux22.IN37
background_colors[87] => Mux23.IN37
background_colors[88] => Mux24.IN37
background_colors[89] => Mux25.IN37
background_colors[90] => Mux26.IN37
background_colors[91] => Mux27.IN37
background_colors[92] => Mux28.IN37
background_colors[93] => Mux29.IN37
background_colors[94] => Mux30.IN37
background_colors[95] => Mux31.IN37
background_colors[96] => Mux0.IN5
background_colors[97] => Mux1.IN5
background_colors[98] => Mux2.IN5
background_colors[99] => Mux3.IN5
background_colors[100] => Mux4.IN5
background_colors[101] => Mux5.IN5
background_colors[102] => Mux6.IN5
background_colors[103] => Mux7.IN5
background_colors[104] => Mux8.IN5
background_colors[105] => Mux9.IN5
background_colors[106] => Mux10.IN5
background_colors[107] => Mux11.IN5
background_colors[108] => Mux12.IN5
background_colors[109] => Mux13.IN5
background_colors[110] => Mux14.IN5
background_colors[111] => Mux15.IN5
background_colors[112] => Mux16.IN5
background_colors[113] => Mux17.IN5
background_colors[114] => Mux18.IN5
background_colors[115] => Mux19.IN5
background_colors[116] => Mux20.IN5
background_colors[117] => Mux21.IN5
background_colors[118] => Mux22.IN5
background_colors[119] => Mux23.IN5
background_colors[120] => Mux24.IN5
background_colors[121] => Mux25.IN5
background_colors[122] => Mux26.IN5
background_colors[123] => Mux27.IN5
background_colors[124] => Mux28.IN5
background_colors[125] => Mux29.IN5
background_colors[126] => Mux30.IN5
background_colors[127] => Mux31.IN5
sprite_colors[0] => Mux32.IN101
sprite_colors[0] => Mux64.IN101
sprite_colors[1] => Mux33.IN101
sprite_colors[1] => Mux65.IN101
sprite_colors[2] => Mux34.IN101
sprite_colors[2] => Mux66.IN101
sprite_colors[3] => Mux35.IN101
sprite_colors[3] => Mux67.IN101
sprite_colors[4] => Mux36.IN101
sprite_colors[4] => Mux68.IN101
sprite_colors[5] => Mux37.IN101
sprite_colors[5] => Mux69.IN101
sprite_colors[6] => Mux38.IN101
sprite_colors[6] => Mux70.IN101
sprite_colors[7] => Mux39.IN101
sprite_colors[7] => Mux71.IN101
sprite_colors[8] => Mux40.IN101
sprite_colors[8] => Mux72.IN101
sprite_colors[9] => Mux41.IN101
sprite_colors[9] => Mux73.IN101
sprite_colors[10] => Mux42.IN101
sprite_colors[10] => Mux74.IN101
sprite_colors[11] => Mux43.IN101
sprite_colors[11] => Mux75.IN101
sprite_colors[12] => Mux44.IN101
sprite_colors[12] => Mux76.IN101
sprite_colors[13] => Mux45.IN101
sprite_colors[13] => Mux77.IN101
sprite_colors[14] => Mux46.IN101
sprite_colors[14] => Mux78.IN101
sprite_colors[15] => Mux47.IN101
sprite_colors[15] => Mux79.IN101
sprite_colors[16] => Mux48.IN101
sprite_colors[16] => Mux80.IN101
sprite_colors[17] => Mux49.IN101
sprite_colors[17] => Mux81.IN101
sprite_colors[18] => Mux50.IN101
sprite_colors[18] => Mux82.IN101
sprite_colors[19] => Mux51.IN101
sprite_colors[19] => Mux83.IN101
sprite_colors[20] => Mux52.IN101
sprite_colors[20] => Mux84.IN101
sprite_colors[21] => Mux53.IN101
sprite_colors[21] => Mux85.IN101
sprite_colors[22] => Mux54.IN101
sprite_colors[22] => Mux86.IN101
sprite_colors[23] => Mux55.IN101
sprite_colors[23] => Mux87.IN101
sprite_colors[24] => Mux56.IN101
sprite_colors[24] => Mux88.IN101
sprite_colors[25] => Mux57.IN101
sprite_colors[25] => Mux89.IN101
sprite_colors[26] => Mux58.IN101
sprite_colors[26] => Mux90.IN101
sprite_colors[27] => Mux59.IN101
sprite_colors[27] => Mux91.IN101
sprite_colors[28] => Mux60.IN101
sprite_colors[28] => Mux92.IN101
sprite_colors[29] => Mux61.IN101
sprite_colors[29] => Mux93.IN101
sprite_colors[30] => Mux62.IN101
sprite_colors[30] => Mux94.IN101
sprite_colors[31] => Mux63.IN101
sprite_colors[31] => Mux95.IN101
sprite_colors[32] => Mux32.IN69
sprite_colors[32] => Mux64.IN69
sprite_colors[33] => Mux33.IN69
sprite_colors[33] => Mux65.IN69
sprite_colors[34] => Mux34.IN69
sprite_colors[34] => Mux66.IN69
sprite_colors[35] => Mux35.IN69
sprite_colors[35] => Mux67.IN69
sprite_colors[36] => Mux36.IN69
sprite_colors[36] => Mux68.IN69
sprite_colors[37] => Mux37.IN69
sprite_colors[37] => Mux69.IN69
sprite_colors[38] => Mux38.IN69
sprite_colors[38] => Mux70.IN69
sprite_colors[39] => Mux39.IN69
sprite_colors[39] => Mux71.IN69
sprite_colors[40] => Mux40.IN69
sprite_colors[40] => Mux72.IN69
sprite_colors[41] => Mux41.IN69
sprite_colors[41] => Mux73.IN69
sprite_colors[42] => Mux42.IN69
sprite_colors[42] => Mux74.IN69
sprite_colors[43] => Mux43.IN69
sprite_colors[43] => Mux75.IN69
sprite_colors[44] => Mux44.IN69
sprite_colors[44] => Mux76.IN69
sprite_colors[45] => Mux45.IN69
sprite_colors[45] => Mux77.IN69
sprite_colors[46] => Mux46.IN69
sprite_colors[46] => Mux78.IN69
sprite_colors[47] => Mux47.IN69
sprite_colors[47] => Mux79.IN69
sprite_colors[48] => Mux48.IN69
sprite_colors[48] => Mux80.IN69
sprite_colors[49] => Mux49.IN69
sprite_colors[49] => Mux81.IN69
sprite_colors[50] => Mux50.IN69
sprite_colors[50] => Mux82.IN69
sprite_colors[51] => Mux51.IN69
sprite_colors[51] => Mux83.IN69
sprite_colors[52] => Mux52.IN69
sprite_colors[52] => Mux84.IN69
sprite_colors[53] => Mux53.IN69
sprite_colors[53] => Mux85.IN69
sprite_colors[54] => Mux54.IN69
sprite_colors[54] => Mux86.IN69
sprite_colors[55] => Mux55.IN69
sprite_colors[55] => Mux87.IN69
sprite_colors[56] => Mux56.IN69
sprite_colors[56] => Mux88.IN69
sprite_colors[57] => Mux57.IN69
sprite_colors[57] => Mux89.IN69
sprite_colors[58] => Mux58.IN69
sprite_colors[58] => Mux90.IN69
sprite_colors[59] => Mux59.IN69
sprite_colors[59] => Mux91.IN69
sprite_colors[60] => Mux60.IN69
sprite_colors[60] => Mux92.IN69
sprite_colors[61] => Mux61.IN69
sprite_colors[61] => Mux93.IN69
sprite_colors[62] => Mux62.IN69
sprite_colors[62] => Mux94.IN69
sprite_colors[63] => Mux63.IN69
sprite_colors[63] => Mux95.IN69
sprite_colors[64] => Mux32.IN37
sprite_colors[64] => Mux64.IN37
sprite_colors[65] => Mux33.IN37
sprite_colors[65] => Mux65.IN37
sprite_colors[66] => Mux34.IN37
sprite_colors[66] => Mux66.IN37
sprite_colors[67] => Mux35.IN37
sprite_colors[67] => Mux67.IN37
sprite_colors[68] => Mux36.IN37
sprite_colors[68] => Mux68.IN37
sprite_colors[69] => Mux37.IN37
sprite_colors[69] => Mux69.IN37
sprite_colors[70] => Mux38.IN37
sprite_colors[70] => Mux70.IN37
sprite_colors[71] => Mux39.IN37
sprite_colors[71] => Mux71.IN37
sprite_colors[72] => Mux40.IN37
sprite_colors[72] => Mux72.IN37
sprite_colors[73] => Mux41.IN37
sprite_colors[73] => Mux73.IN37
sprite_colors[74] => Mux42.IN37
sprite_colors[74] => Mux74.IN37
sprite_colors[75] => Mux43.IN37
sprite_colors[75] => Mux75.IN37
sprite_colors[76] => Mux44.IN37
sprite_colors[76] => Mux76.IN37
sprite_colors[77] => Mux45.IN37
sprite_colors[77] => Mux77.IN37
sprite_colors[78] => Mux46.IN37
sprite_colors[78] => Mux78.IN37
sprite_colors[79] => Mux47.IN37
sprite_colors[79] => Mux79.IN37
sprite_colors[80] => Mux48.IN37
sprite_colors[80] => Mux80.IN37
sprite_colors[81] => Mux49.IN37
sprite_colors[81] => Mux81.IN37
sprite_colors[82] => Mux50.IN37
sprite_colors[82] => Mux82.IN37
sprite_colors[83] => Mux51.IN37
sprite_colors[83] => Mux83.IN37
sprite_colors[84] => Mux52.IN37
sprite_colors[84] => Mux84.IN37
sprite_colors[85] => Mux53.IN37
sprite_colors[85] => Mux85.IN37
sprite_colors[86] => Mux54.IN37
sprite_colors[86] => Mux86.IN37
sprite_colors[87] => Mux55.IN37
sprite_colors[87] => Mux87.IN37
sprite_colors[88] => Mux56.IN37
sprite_colors[88] => Mux88.IN37
sprite_colors[89] => Mux57.IN37
sprite_colors[89] => Mux89.IN37
sprite_colors[90] => Mux58.IN37
sprite_colors[90] => Mux90.IN37
sprite_colors[91] => Mux59.IN37
sprite_colors[91] => Mux91.IN37
sprite_colors[92] => Mux60.IN37
sprite_colors[92] => Mux92.IN37
sprite_colors[93] => Mux61.IN37
sprite_colors[93] => Mux93.IN37
sprite_colors[94] => Mux62.IN37
sprite_colors[94] => Mux94.IN37
sprite_colors[95] => Mux63.IN37
sprite_colors[95] => Mux95.IN37
sprite_colors[96] => Mux32.IN5
sprite_colors[96] => Mux64.IN5
sprite_colors[97] => Mux33.IN5
sprite_colors[97] => Mux65.IN5
sprite_colors[98] => Mux34.IN5
sprite_colors[98] => Mux66.IN5
sprite_colors[99] => Mux35.IN5
sprite_colors[99] => Mux67.IN5
sprite_colors[100] => Mux36.IN5
sprite_colors[100] => Mux68.IN5
sprite_colors[101] => Mux37.IN5
sprite_colors[101] => Mux69.IN5
sprite_colors[102] => Mux38.IN5
sprite_colors[102] => Mux70.IN5
sprite_colors[103] => Mux39.IN5
sprite_colors[103] => Mux71.IN5
sprite_colors[104] => Mux40.IN5
sprite_colors[104] => Mux72.IN5
sprite_colors[105] => Mux41.IN5
sprite_colors[105] => Mux73.IN5
sprite_colors[106] => Mux42.IN5
sprite_colors[106] => Mux74.IN5
sprite_colors[107] => Mux43.IN5
sprite_colors[107] => Mux75.IN5
sprite_colors[108] => Mux44.IN5
sprite_colors[108] => Mux76.IN5
sprite_colors[109] => Mux45.IN5
sprite_colors[109] => Mux77.IN5
sprite_colors[110] => Mux46.IN5
sprite_colors[110] => Mux78.IN5
sprite_colors[111] => Mux47.IN5
sprite_colors[111] => Mux79.IN5
sprite_colors[112] => Mux48.IN5
sprite_colors[112] => Mux80.IN5
sprite_colors[113] => Mux49.IN5
sprite_colors[113] => Mux81.IN5
sprite_colors[114] => Mux50.IN5
sprite_colors[114] => Mux82.IN5
sprite_colors[115] => Mux51.IN5
sprite_colors[115] => Mux83.IN5
sprite_colors[116] => Mux52.IN5
sprite_colors[116] => Mux84.IN5
sprite_colors[117] => Mux53.IN5
sprite_colors[117] => Mux85.IN5
sprite_colors[118] => Mux54.IN5
sprite_colors[118] => Mux86.IN5
sprite_colors[119] => Mux55.IN5
sprite_colors[119] => Mux87.IN5
sprite_colors[120] => Mux56.IN5
sprite_colors[120] => Mux88.IN5
sprite_colors[121] => Mux57.IN5
sprite_colors[121] => Mux89.IN5
sprite_colors[122] => Mux58.IN5
sprite_colors[122] => Mux90.IN5
sprite_colors[123] => Mux59.IN5
sprite_colors[123] => Mux91.IN5
sprite_colors[124] => Mux60.IN5
sprite_colors[124] => Mux92.IN5
sprite_colors[125] => Mux61.IN5
sprite_colors[125] => Mux93.IN5
sprite_colors[126] => Mux62.IN5
sprite_colors[126] => Mux94.IN5
sprite_colors[127] => Mux63.IN5
sprite_colors[127] => Mux95.IN5
background_upper[0] => Mux0.IN134
background_upper[0] => Mux1.IN134
background_upper[0] => Mux2.IN134
background_upper[0] => Mux3.IN134
background_upper[0] => Mux4.IN134
background_upper[0] => Mux5.IN134
background_upper[0] => Mux6.IN134
background_upper[0] => Mux7.IN134
background_upper[0] => Mux8.IN134
background_upper[0] => Mux9.IN134
background_upper[0] => Mux10.IN134
background_upper[0] => Mux11.IN134
background_upper[0] => Mux12.IN134
background_upper[0] => Mux13.IN134
background_upper[0] => Mux14.IN134
background_upper[0] => Mux15.IN134
background_upper[0] => Mux16.IN134
background_upper[0] => Mux17.IN134
background_upper[0] => Mux18.IN134
background_upper[0] => Mux19.IN134
background_upper[0] => Mux20.IN134
background_upper[0] => Mux21.IN134
background_upper[0] => Mux22.IN134
background_upper[0] => Mux23.IN134
background_upper[0] => Mux24.IN134
background_upper[0] => Mux25.IN134
background_upper[0] => Mux26.IN134
background_upper[0] => Mux27.IN134
background_upper[0] => Mux28.IN134
background_upper[0] => Mux29.IN134
background_upper[0] => Mux30.IN134
background_upper[0] => Mux31.IN134
background_upper[1] => Mux0.IN133
background_upper[1] => Mux1.IN133
background_upper[1] => Mux2.IN133
background_upper[1] => Mux3.IN133
background_upper[1] => Mux4.IN133
background_upper[1] => Mux5.IN133
background_upper[1] => Mux6.IN133
background_upper[1] => Mux7.IN133
background_upper[1] => Mux8.IN133
background_upper[1] => Mux9.IN133
background_upper[1] => Mux10.IN133
background_upper[1] => Mux11.IN133
background_upper[1] => Mux12.IN133
background_upper[1] => Mux13.IN133
background_upper[1] => Mux14.IN133
background_upper[1] => Mux15.IN133
background_upper[1] => Mux16.IN133
background_upper[1] => Mux17.IN133
background_upper[1] => Mux18.IN133
background_upper[1] => Mux19.IN133
background_upper[1] => Mux20.IN133
background_upper[1] => Mux21.IN133
background_upper[1] => Mux22.IN133
background_upper[1] => Mux23.IN133
background_upper[1] => Mux24.IN133
background_upper[1] => Mux25.IN133
background_upper[1] => Mux26.IN133
background_upper[1] => Mux27.IN133
background_upper[1] => Mux28.IN133
background_upper[1] => Mux29.IN133
background_upper[1] => Mux30.IN133
background_upper[1] => Mux31.IN133
sprite_0_upper[0] => Mux32.IN134
sprite_0_upper[0] => Mux33.IN134
sprite_0_upper[0] => Mux34.IN134
sprite_0_upper[0] => Mux35.IN134
sprite_0_upper[0] => Mux36.IN134
sprite_0_upper[0] => Mux37.IN134
sprite_0_upper[0] => Mux38.IN134
sprite_0_upper[0] => Mux39.IN134
sprite_0_upper[0] => Mux40.IN134
sprite_0_upper[0] => Mux41.IN134
sprite_0_upper[0] => Mux42.IN134
sprite_0_upper[0] => Mux43.IN134
sprite_0_upper[0] => Mux44.IN134
sprite_0_upper[0] => Mux45.IN134
sprite_0_upper[0] => Mux46.IN134
sprite_0_upper[0] => Mux47.IN134
sprite_0_upper[0] => Mux48.IN134
sprite_0_upper[0] => Mux49.IN134
sprite_0_upper[0] => Mux50.IN134
sprite_0_upper[0] => Mux51.IN134
sprite_0_upper[0] => Mux52.IN134
sprite_0_upper[0] => Mux53.IN134
sprite_0_upper[0] => Mux54.IN134
sprite_0_upper[0] => Mux55.IN134
sprite_0_upper[0] => Mux56.IN134
sprite_0_upper[0] => Mux57.IN134
sprite_0_upper[0] => Mux58.IN134
sprite_0_upper[0] => Mux59.IN134
sprite_0_upper[0] => Mux60.IN134
sprite_0_upper[0] => Mux61.IN134
sprite_0_upper[0] => Mux62.IN134
sprite_0_upper[0] => Mux63.IN134
sprite_0_upper[1] => Mux32.IN133
sprite_0_upper[1] => Mux33.IN133
sprite_0_upper[1] => Mux34.IN133
sprite_0_upper[1] => Mux35.IN133
sprite_0_upper[1] => Mux36.IN133
sprite_0_upper[1] => Mux37.IN133
sprite_0_upper[1] => Mux38.IN133
sprite_0_upper[1] => Mux39.IN133
sprite_0_upper[1] => Mux40.IN133
sprite_0_upper[1] => Mux41.IN133
sprite_0_upper[1] => Mux42.IN133
sprite_0_upper[1] => Mux43.IN133
sprite_0_upper[1] => Mux44.IN133
sprite_0_upper[1] => Mux45.IN133
sprite_0_upper[1] => Mux46.IN133
sprite_0_upper[1] => Mux47.IN133
sprite_0_upper[1] => Mux48.IN133
sprite_0_upper[1] => Mux49.IN133
sprite_0_upper[1] => Mux50.IN133
sprite_0_upper[1] => Mux51.IN133
sprite_0_upper[1] => Mux52.IN133
sprite_0_upper[1] => Mux53.IN133
sprite_0_upper[1] => Mux54.IN133
sprite_0_upper[1] => Mux55.IN133
sprite_0_upper[1] => Mux56.IN133
sprite_0_upper[1] => Mux57.IN133
sprite_0_upper[1] => Mux58.IN133
sprite_0_upper[1] => Mux59.IN133
sprite_0_upper[1] => Mux60.IN133
sprite_0_upper[1] => Mux61.IN133
sprite_0_upper[1] => Mux62.IN133
sprite_0_upper[1] => Mux63.IN133
sprite_1_upper[0] => Mux64.IN134
sprite_1_upper[0] => Mux65.IN134
sprite_1_upper[0] => Mux66.IN134
sprite_1_upper[0] => Mux67.IN134
sprite_1_upper[0] => Mux68.IN134
sprite_1_upper[0] => Mux69.IN134
sprite_1_upper[0] => Mux70.IN134
sprite_1_upper[0] => Mux71.IN134
sprite_1_upper[0] => Mux72.IN134
sprite_1_upper[0] => Mux73.IN134
sprite_1_upper[0] => Mux74.IN134
sprite_1_upper[0] => Mux75.IN134
sprite_1_upper[0] => Mux76.IN134
sprite_1_upper[0] => Mux77.IN134
sprite_1_upper[0] => Mux78.IN134
sprite_1_upper[0] => Mux79.IN134
sprite_1_upper[0] => Mux80.IN134
sprite_1_upper[0] => Mux81.IN134
sprite_1_upper[0] => Mux82.IN134
sprite_1_upper[0] => Mux83.IN134
sprite_1_upper[0] => Mux84.IN134
sprite_1_upper[0] => Mux85.IN134
sprite_1_upper[0] => Mux86.IN134
sprite_1_upper[0] => Mux87.IN134
sprite_1_upper[0] => Mux88.IN134
sprite_1_upper[0] => Mux89.IN134
sprite_1_upper[0] => Mux90.IN134
sprite_1_upper[0] => Mux91.IN134
sprite_1_upper[0] => Mux92.IN134
sprite_1_upper[0] => Mux93.IN134
sprite_1_upper[0] => Mux94.IN134
sprite_1_upper[0] => Mux95.IN134
sprite_1_upper[1] => Mux64.IN133
sprite_1_upper[1] => Mux65.IN133
sprite_1_upper[1] => Mux66.IN133
sprite_1_upper[1] => Mux67.IN133
sprite_1_upper[1] => Mux68.IN133
sprite_1_upper[1] => Mux69.IN133
sprite_1_upper[1] => Mux70.IN133
sprite_1_upper[1] => Mux71.IN133
sprite_1_upper[1] => Mux72.IN133
sprite_1_upper[1] => Mux73.IN133
sprite_1_upper[1] => Mux74.IN133
sprite_1_upper[1] => Mux75.IN133
sprite_1_upper[1] => Mux76.IN133
sprite_1_upper[1] => Mux77.IN133
sprite_1_upper[1] => Mux78.IN133
sprite_1_upper[1] => Mux79.IN133
sprite_1_upper[1] => Mux80.IN133
sprite_1_upper[1] => Mux81.IN133
sprite_1_upper[1] => Mux82.IN133
sprite_1_upper[1] => Mux83.IN133
sprite_1_upper[1] => Mux84.IN133
sprite_1_upper[1] => Mux85.IN133
sprite_1_upper[1] => Mux86.IN133
sprite_1_upper[1] => Mux87.IN133
sprite_1_upper[1] => Mux88.IN133
sprite_1_upper[1] => Mux89.IN133
sprite_1_upper[1] => Mux90.IN133
sprite_1_upper[1] => Mux91.IN133
sprite_1_upper[1] => Mux92.IN133
sprite_1_upper[1] => Mux93.IN133
sprite_1_upper[1] => Mux94.IN133
sprite_1_upper[1] => Mux95.IN133
background_colors_out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
background_colors_out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[2] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[4] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[5] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[6] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[7] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[8] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[9] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[10] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[11] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[12] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[13] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[14] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[15] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[16] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[17] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[18] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[19] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[20] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[21] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[23] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[24] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[25] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[26] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[27] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[28] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[29] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[30] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_colors[31] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[0] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[1] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[2] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[3] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[4] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[5] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[7] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[8] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[9] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[10] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[11] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[12] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[13] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[14] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[15] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[16] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[17] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[18] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[19] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[20] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[21] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[22] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[23] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[24] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[25] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[26] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[27] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[28] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[29] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[30] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_colors[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst
clk => vga_write_en~reg0.CLK
clk => vga_data[0]~reg0.CLK
clk => vga_data[1]~reg0.CLK
clk => vga_data[2]~reg0.CLK
clk => vga_data[3]~reg0.CLK
clk => vga_data[4]~reg0.CLK
clk => vga_data[5]~reg0.CLK
clk => vga_data[6]~reg0.CLK
clk => vga_data[7]~reg0.CLK
clk => vga_addr_col[0]~reg0.CLK
clk => vga_addr_col[1]~reg0.CLK
clk => vga_addr_col[2]~reg0.CLK
clk => vga_addr_col[3]~reg0.CLK
clk => vga_addr_col[4]~reg0.CLK
clk => vga_addr_col[5]~reg0.CLK
clk => vga_addr_col[6]~reg0.CLK
clk => vga_addr_col[7]~reg0.CLK
clk => vga_addr_col[8]~reg0.CLK
clk => vga_addr_row[0]~reg0.CLK
clk => vga_addr_row[1]~reg0.CLK
clk => vga_addr_row[2]~reg0.CLK
clk => vga_addr_row[3]~reg0.CLK
clk => vga_addr_row[4]~reg0.CLK
clk => vga_addr_row[5]~reg0.CLK
clk => vga_addr_row[6]~reg0.CLK
clk => vga_addr_row[7]~reg0.CLK
clk => vga_addr_row[8]~reg0.CLK
clk => busy~reg0.CLK
rst => vga_write_en~reg0.ACLR
rst => vga_data[0]~reg0.ACLR
rst => vga_data[1]~reg0.ACLR
rst => vga_data[2]~reg0.ACLR
rst => vga_data[3]~reg0.ACLR
rst => vga_data[4]~reg0.ACLR
rst => vga_data[5]~reg0.ACLR
rst => vga_data[6]~reg0.ACLR
rst => vga_data[7]~reg0.ACLR
rst => vga_addr_col[0]~reg0.ACLR
rst => vga_addr_col[1]~reg0.ACLR
rst => vga_addr_col[2]~reg0.ACLR
rst => vga_addr_col[3]~reg0.ACLR
rst => vga_addr_col[4]~reg0.ACLR
rst => vga_addr_col[5]~reg0.ACLR
rst => vga_addr_col[6]~reg0.ACLR
rst => vga_addr_col[7]~reg0.ACLR
rst => vga_addr_col[8]~reg0.ACLR
rst => vga_addr_row[0]~reg0.ACLR
rst => vga_addr_row[1]~reg0.ACLR
rst => vga_addr_row[2]~reg0.ACLR
rst => vga_addr_row[3]~reg0.ACLR
rst => vga_addr_row[4]~reg0.ACLR
rst => vga_addr_row[5]~reg0.ACLR
rst => vga_addr_row[6]~reg0.ACLR
rst => vga_addr_row[7]~reg0.ACLR
rst => vga_addr_row[8]~reg0.ACLR
rst => busy~reg0.ACLR
vga_start_row[0] => vga_addr_row.DATAB
vga_start_row[1] => vga_addr_row.DATAB
vga_start_row[2] => vga_addr_row.DATAB
vga_start_row[3] => vga_addr_row.DATAB
vga_start_row[4] => vga_addr_row.DATAB
vga_start_row[5] => vga_addr_row.DATAB
vga_start_row[6] => vga_addr_row.DATAB
vga_start_row[7] => vga_addr_row.DATAB
vga_start_row[8] => vga_addr_row.DATAB
vga_start_col[0] => vga_addr_col.DATAB
vga_start_col[0] => Add0.IN9
vga_start_col[1] => vga_addr_col.DATAB
vga_start_col[1] => Add0.IN8
vga_start_col[2] => vga_addr_col.DATAB
vga_start_col[2] => Add0.IN7
vga_start_col[3] => vga_addr_col.DATAB
vga_start_col[3] => Add0.IN6
vga_start_col[4] => vga_addr_col.DATAB
vga_start_col[4] => Add0.IN5
vga_start_col[5] => vga_addr_col.DATAB
vga_start_col[5] => Add0.IN4
vga_start_col[6] => vga_addr_col.DATAB
vga_start_col[6] => Add0.IN3
vga_start_col[7] => vga_addr_col.DATAB
vga_start_col[7] => Add0.IN2
vga_start_col[8] => vga_addr_col.DATAB
vga_start_col[8] => Add0.IN1
vga_addr_row[0] <= vga_addr_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[1] <= vga_addr_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[2] <= vga_addr_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[3] <= vga_addr_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[4] <= vga_addr_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[5] <= vga_addr_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[6] <= vga_addr_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[7] <= vga_addr_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_row[8] <= vga_addr_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[0] <= vga_addr_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[1] <= vga_addr_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[2] <= vga_addr_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[3] <= vga_addr_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[4] <= vga_addr_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[5] <= vga_addr_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[6] <= vga_addr_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[7] <= vga_addr_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_addr_col[8] <= vga_addr_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_write_en <= vga_write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_pattern_low[0] => sprite_0_pattern_low[0].IN1
sprite_0_pattern_low[1] => sprite_0_pattern_low[1].IN1
sprite_0_pattern_low[2] => sprite_0_pattern_low[2].IN1
sprite_0_pattern_low[3] => sprite_0_pattern_low[3].IN1
sprite_0_pattern_low[4] => sprite_0_pattern_low[4].IN1
sprite_0_pattern_low[5] => sprite_0_pattern_low[5].IN1
sprite_0_pattern_low[6] => sprite_0_pattern_low[6].IN1
sprite_0_pattern_low[7] => sprite_0_pattern_low[7].IN1
sprite_0_pattern_high[0] => sprite_0_pattern_high[0].IN1
sprite_0_pattern_high[1] => sprite_0_pattern_high[1].IN1
sprite_0_pattern_high[2] => sprite_0_pattern_high[2].IN1
sprite_0_pattern_high[3] => sprite_0_pattern_high[3].IN1
sprite_0_pattern_high[4] => sprite_0_pattern_high[4].IN1
sprite_0_pattern_high[5] => sprite_0_pattern_high[5].IN1
sprite_0_pattern_high[6] => sprite_0_pattern_high[6].IN1
sprite_0_pattern_high[7] => sprite_0_pattern_high[7].IN1
sprite_0_attr[0] => sprite_0_attr[0].IN1
sprite_0_attr[1] => sprite_0_attr[1].IN1
sprite_0_attr[2] => sprite_0_attr[2].IN1
sprite_0_attr[3] => sprite_0_attr[3].IN1
sprite_0_attr[4] => sprite_0_attr[4].IN1
sprite_0_attr[5] => sprite_0_attr[5].IN1
sprite_0_attr[6] => sprite_0_attr[6].IN1
sprite_0_attr[7] => sprite_0_attr[7].IN1
sprite_0_colors[0] => sprite_0_colors[0].IN1
sprite_0_colors[1] => sprite_0_colors[1].IN1
sprite_0_colors[2] => sprite_0_colors[2].IN1
sprite_0_colors[3] => sprite_0_colors[3].IN1
sprite_0_colors[4] => sprite_0_colors[4].IN1
sprite_0_colors[5] => sprite_0_colors[5].IN1
sprite_0_colors[6] => sprite_0_colors[6].IN1
sprite_0_colors[7] => sprite_0_colors[7].IN1
sprite_0_colors[8] => sprite_0_colors[8].IN1
sprite_0_colors[9] => sprite_0_colors[9].IN1
sprite_0_colors[10] => sprite_0_colors[10].IN1
sprite_0_colors[11] => sprite_0_colors[11].IN1
sprite_0_colors[12] => sprite_0_colors[12].IN1
sprite_0_colors[13] => sprite_0_colors[13].IN1
sprite_0_colors[14] => sprite_0_colors[14].IN1
sprite_0_colors[15] => sprite_0_colors[15].IN1
sprite_0_colors[16] => sprite_0_colors[16].IN1
sprite_0_colors[17] => sprite_0_colors[17].IN1
sprite_0_colors[18] => sprite_0_colors[18].IN1
sprite_0_colors[19] => sprite_0_colors[19].IN1
sprite_0_colors[20] => sprite_0_colors[20].IN1
sprite_0_colors[21] => sprite_0_colors[21].IN1
sprite_0_colors[22] => sprite_0_colors[22].IN1
sprite_0_colors[23] => sprite_0_colors[23].IN1
sprite_0_colors[24] => sprite_0_colors[24].IN1
sprite_0_colors[25] => sprite_0_colors[25].IN1
sprite_0_colors[26] => sprite_0_colors[26].IN1
sprite_0_colors[27] => sprite_0_colors[27].IN1
sprite_0_colors[28] => sprite_0_colors[28].IN1
sprite_0_colors[29] => sprite_0_colors[29].IN1
sprite_0_colors[30] => sprite_0_colors[30].IN1
sprite_0_colors[31] => sprite_0_colors[31].IN1
sprite_1_pattern_low[0] => sprite_1_pattern_low[0].IN1
sprite_1_pattern_low[1] => sprite_1_pattern_low[1].IN1
sprite_1_pattern_low[2] => sprite_1_pattern_low[2].IN1
sprite_1_pattern_low[3] => sprite_1_pattern_low[3].IN1
sprite_1_pattern_low[4] => sprite_1_pattern_low[4].IN1
sprite_1_pattern_low[5] => sprite_1_pattern_low[5].IN1
sprite_1_pattern_low[6] => sprite_1_pattern_low[6].IN1
sprite_1_pattern_low[7] => sprite_1_pattern_low[7].IN1
sprite_1_pattern_high[0] => sprite_1_pattern_high[0].IN1
sprite_1_pattern_high[1] => sprite_1_pattern_high[1].IN1
sprite_1_pattern_high[2] => sprite_1_pattern_high[2].IN1
sprite_1_pattern_high[3] => sprite_1_pattern_high[3].IN1
sprite_1_pattern_high[4] => sprite_1_pattern_high[4].IN1
sprite_1_pattern_high[5] => sprite_1_pattern_high[5].IN1
sprite_1_pattern_high[6] => sprite_1_pattern_high[6].IN1
sprite_1_pattern_high[7] => sprite_1_pattern_high[7].IN1
sprite_1_attr[0] => sprite_1_attr[0].IN1
sprite_1_attr[1] => sprite_1_attr[1].IN1
sprite_1_attr[2] => sprite_1_attr[2].IN1
sprite_1_attr[3] => sprite_1_attr[3].IN1
sprite_1_attr[4] => sprite_1_attr[4].IN1
sprite_1_attr[5] => sprite_1_attr[5].IN1
sprite_1_attr[6] => sprite_1_attr[6].IN1
sprite_1_attr[7] => sprite_1_attr[7].IN1
sprite_1_colors[0] => sprite_1_colors[0].IN1
sprite_1_colors[1] => sprite_1_colors[1].IN1
sprite_1_colors[2] => sprite_1_colors[2].IN1
sprite_1_colors[3] => sprite_1_colors[3].IN1
sprite_1_colors[4] => sprite_1_colors[4].IN1
sprite_1_colors[5] => sprite_1_colors[5].IN1
sprite_1_colors[6] => sprite_1_colors[6].IN1
sprite_1_colors[7] => sprite_1_colors[7].IN1
sprite_1_colors[8] => sprite_1_colors[8].IN1
sprite_1_colors[9] => sprite_1_colors[9].IN1
sprite_1_colors[10] => sprite_1_colors[10].IN1
sprite_1_colors[11] => sprite_1_colors[11].IN1
sprite_1_colors[12] => sprite_1_colors[12].IN1
sprite_1_colors[13] => sprite_1_colors[13].IN1
sprite_1_colors[14] => sprite_1_colors[14].IN1
sprite_1_colors[15] => sprite_1_colors[15].IN1
sprite_1_colors[16] => sprite_1_colors[16].IN1
sprite_1_colors[17] => sprite_1_colors[17].IN1
sprite_1_colors[18] => sprite_1_colors[18].IN1
sprite_1_colors[19] => sprite_1_colors[19].IN1
sprite_1_colors[20] => sprite_1_colors[20].IN1
sprite_1_colors[21] => sprite_1_colors[21].IN1
sprite_1_colors[22] => sprite_1_colors[22].IN1
sprite_1_colors[23] => sprite_1_colors[23].IN1
sprite_1_colors[24] => sprite_1_colors[24].IN1
sprite_1_colors[25] => sprite_1_colors[25].IN1
sprite_1_colors[26] => sprite_1_colors[26].IN1
sprite_1_colors[27] => sprite_1_colors[27].IN1
sprite_1_colors[28] => sprite_1_colors[28].IN1
sprite_1_colors[29] => sprite_1_colors[29].IN1
sprite_1_colors[30] => sprite_1_colors[30].IN1
sprite_1_colors[31] => sprite_1_colors[31].IN1
background_pattern_low[0] => background_pattern_low[0].IN1
background_pattern_low[1] => background_pattern_low[1].IN1
background_pattern_low[2] => background_pattern_low[2].IN1
background_pattern_low[3] => background_pattern_low[3].IN1
background_pattern_low[4] => background_pattern_low[4].IN1
background_pattern_low[5] => background_pattern_low[5].IN1
background_pattern_low[6] => background_pattern_low[6].IN1
background_pattern_low[7] => background_pattern_low[7].IN1
background_pattern_high[0] => background_pattern_high[0].IN1
background_pattern_high[1] => background_pattern_high[1].IN1
background_pattern_high[2] => background_pattern_high[2].IN1
background_pattern_high[3] => background_pattern_high[3].IN1
background_pattern_high[4] => background_pattern_high[4].IN1
background_pattern_high[5] => background_pattern_high[5].IN1
background_pattern_high[6] => background_pattern_high[6].IN1
background_pattern_high[7] => background_pattern_high[7].IN1
background_colors[0] => background_colors[0].IN1
background_colors[1] => background_colors[1].IN1
background_colors[2] => background_colors[2].IN1
background_colors[3] => background_colors[3].IN1
background_colors[4] => background_colors[4].IN1
background_colors[5] => background_colors[5].IN1
background_colors[6] => background_colors[6].IN1
background_colors[7] => background_colors[7].IN1
background_colors[8] => background_colors[8].IN1
background_colors[9] => background_colors[9].IN1
background_colors[10] => background_colors[10].IN1
background_colors[11] => background_colors[11].IN1
background_colors[12] => background_colors[12].IN1
background_colors[13] => background_colors[13].IN1
background_colors[14] => background_colors[14].IN1
background_colors[15] => background_colors[15].IN1
background_colors[16] => background_colors[16].IN1
background_colors[17] => background_colors[17].IN1
background_colors[18] => background_colors[18].IN1
background_colors[19] => background_colors[19].IN1
background_colors[20] => background_colors[20].IN1
background_colors[21] => background_colors[21].IN1
background_colors[22] => background_colors[22].IN1
background_colors[23] => background_colors[23].IN1
background_colors[24] => background_colors[24].IN1
background_colors[25] => background_colors[25].IN1
background_colors[26] => background_colors[26].IN1
background_colors[27] => background_colors[27].IN1
background_colors[28] => background_colors[28].IN1
background_colors[29] => background_colors[29].IN1
background_colors[30] => background_colors[30].IN1
background_colors[31] => background_colors[31].IN1
ppu_ctrl2[0] => ppu_ctrl2[0].IN1
ppu_ctrl2[1] => ppu_ctrl2[1].IN1
ppu_ctrl2[2] => ppu_ctrl2[2].IN1
ppu_ctrl2[3] => ppu_ctrl2[3].IN1
ppu_ctrl2[4] => ppu_ctrl2[4].IN1
ppu_ctrl2[5] => ppu_ctrl2[5].IN1
ppu_ctrl2[6] => ppu_ctrl2[6].IN1
ppu_ctrl2[7] => ppu_ctrl2[7].IN1
start => busy.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_row.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_addr_col.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_data.OUTPUTSELECT
start => vga_write_en.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_hit <= pixel_mux:pixel_mux_inst.port13
sprite_1_hit <= pixel_mux:pixel_mux_inst.port14


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst
sprite_0_pattern_low[0] => s_p.IN0
sprite_0_pattern_low[0] => LessThan0.IN3
sprite_0_pattern_low[0] => Mux0.IN3
sprite_0_pattern_low[0] => Mux1.IN4
sprite_0_pattern_low[0] => Mux2.IN5
sprite_0_pattern_low[0] => Mux3.IN6
sprite_0_pattern_low[0] => Mux4.IN7
sprite_0_pattern_low[0] => Mux5.IN8
sprite_0_pattern_low[0] => Mux6.IN9
sprite_0_pattern_low[0] => Mux7.IN10
sprite_0_pattern_low[1] => s_p.IN0
sprite_0_pattern_low[1] => LessThan2.IN3
sprite_0_pattern_low[1] => Mux24.IN3
sprite_0_pattern_low[1] => Mux25.IN4
sprite_0_pattern_low[1] => Mux26.IN5
sprite_0_pattern_low[1] => Mux27.IN6
sprite_0_pattern_low[1] => Mux28.IN7
sprite_0_pattern_low[1] => Mux29.IN8
sprite_0_pattern_low[1] => Mux30.IN9
sprite_0_pattern_low[1] => Mux31.IN10
sprite_0_pattern_low[2] => s_p.IN0
sprite_0_pattern_low[2] => LessThan4.IN3
sprite_0_pattern_low[2] => Mux48.IN3
sprite_0_pattern_low[2] => Mux49.IN4
sprite_0_pattern_low[2] => Mux50.IN5
sprite_0_pattern_low[2] => Mux51.IN6
sprite_0_pattern_low[2] => Mux52.IN7
sprite_0_pattern_low[2] => Mux53.IN8
sprite_0_pattern_low[2] => Mux54.IN9
sprite_0_pattern_low[2] => Mux55.IN10
sprite_0_pattern_low[3] => s_p.IN0
sprite_0_pattern_low[3] => LessThan6.IN3
sprite_0_pattern_low[3] => Mux72.IN3
sprite_0_pattern_low[3] => Mux73.IN4
sprite_0_pattern_low[3] => Mux74.IN5
sprite_0_pattern_low[3] => Mux75.IN6
sprite_0_pattern_low[3] => Mux76.IN7
sprite_0_pattern_low[3] => Mux77.IN8
sprite_0_pattern_low[3] => Mux78.IN9
sprite_0_pattern_low[3] => Mux79.IN10
sprite_0_pattern_low[4] => s_p.IN0
sprite_0_pattern_low[4] => LessThan8.IN3
sprite_0_pattern_low[4] => Mux96.IN3
sprite_0_pattern_low[4] => Mux97.IN4
sprite_0_pattern_low[4] => Mux98.IN5
sprite_0_pattern_low[4] => Mux99.IN6
sprite_0_pattern_low[4] => Mux100.IN7
sprite_0_pattern_low[4] => Mux101.IN8
sprite_0_pattern_low[4] => Mux102.IN9
sprite_0_pattern_low[4] => Mux103.IN10
sprite_0_pattern_low[5] => s_p.IN0
sprite_0_pattern_low[5] => LessThan10.IN3
sprite_0_pattern_low[5] => Mux120.IN3
sprite_0_pattern_low[5] => Mux121.IN4
sprite_0_pattern_low[5] => Mux122.IN5
sprite_0_pattern_low[5] => Mux123.IN6
sprite_0_pattern_low[5] => Mux124.IN7
sprite_0_pattern_low[5] => Mux125.IN8
sprite_0_pattern_low[5] => Mux126.IN9
sprite_0_pattern_low[5] => Mux127.IN10
sprite_0_pattern_low[6] => s_p.IN0
sprite_0_pattern_low[6] => LessThan12.IN3
sprite_0_pattern_low[6] => Mux144.IN3
sprite_0_pattern_low[6] => Mux145.IN4
sprite_0_pattern_low[6] => Mux146.IN5
sprite_0_pattern_low[6] => Mux147.IN6
sprite_0_pattern_low[6] => Mux148.IN7
sprite_0_pattern_low[6] => Mux149.IN8
sprite_0_pattern_low[6] => Mux150.IN9
sprite_0_pattern_low[6] => Mux151.IN10
sprite_0_pattern_low[7] => s_p.IN0
sprite_0_pattern_low[7] => LessThan14.IN3
sprite_0_pattern_low[7] => Mux168.IN3
sprite_0_pattern_low[7] => Mux169.IN4
sprite_0_pattern_low[7] => Mux170.IN5
sprite_0_pattern_low[7] => Mux171.IN6
sprite_0_pattern_low[7] => Mux172.IN7
sprite_0_pattern_low[7] => Mux173.IN8
sprite_0_pattern_low[7] => Mux174.IN9
sprite_0_pattern_low[7] => Mux175.IN10
sprite_0_pattern_high[0] => s_p.IN1
sprite_0_pattern_high[0] => LessThan0.IN4
sprite_0_pattern_high[0] => Mux0.IN4
sprite_0_pattern_high[0] => Mux1.IN5
sprite_0_pattern_high[0] => Mux2.IN6
sprite_0_pattern_high[0] => Mux3.IN7
sprite_0_pattern_high[0] => Mux4.IN8
sprite_0_pattern_high[0] => Mux5.IN9
sprite_0_pattern_high[0] => Mux6.IN10
sprite_0_pattern_high[0] => Mux7.IN11
sprite_0_pattern_high[1] => s_p.IN1
sprite_0_pattern_high[1] => LessThan2.IN4
sprite_0_pattern_high[1] => Mux24.IN4
sprite_0_pattern_high[1] => Mux25.IN5
sprite_0_pattern_high[1] => Mux26.IN6
sprite_0_pattern_high[1] => Mux27.IN7
sprite_0_pattern_high[1] => Mux28.IN8
sprite_0_pattern_high[1] => Mux29.IN9
sprite_0_pattern_high[1] => Mux30.IN10
sprite_0_pattern_high[1] => Mux31.IN11
sprite_0_pattern_high[2] => s_p.IN1
sprite_0_pattern_high[2] => LessThan4.IN4
sprite_0_pattern_high[2] => Mux48.IN4
sprite_0_pattern_high[2] => Mux49.IN5
sprite_0_pattern_high[2] => Mux50.IN6
sprite_0_pattern_high[2] => Mux51.IN7
sprite_0_pattern_high[2] => Mux52.IN8
sprite_0_pattern_high[2] => Mux53.IN9
sprite_0_pattern_high[2] => Mux54.IN10
sprite_0_pattern_high[2] => Mux55.IN11
sprite_0_pattern_high[3] => s_p.IN1
sprite_0_pattern_high[3] => LessThan6.IN4
sprite_0_pattern_high[3] => Mux72.IN4
sprite_0_pattern_high[3] => Mux73.IN5
sprite_0_pattern_high[3] => Mux74.IN6
sprite_0_pattern_high[3] => Mux75.IN7
sprite_0_pattern_high[3] => Mux76.IN8
sprite_0_pattern_high[3] => Mux77.IN9
sprite_0_pattern_high[3] => Mux78.IN10
sprite_0_pattern_high[3] => Mux79.IN11
sprite_0_pattern_high[4] => s_p.IN1
sprite_0_pattern_high[4] => LessThan8.IN4
sprite_0_pattern_high[4] => Mux96.IN4
sprite_0_pattern_high[4] => Mux97.IN5
sprite_0_pattern_high[4] => Mux98.IN6
sprite_0_pattern_high[4] => Mux99.IN7
sprite_0_pattern_high[4] => Mux100.IN8
sprite_0_pattern_high[4] => Mux101.IN9
sprite_0_pattern_high[4] => Mux102.IN10
sprite_0_pattern_high[4] => Mux103.IN11
sprite_0_pattern_high[5] => s_p.IN1
sprite_0_pattern_high[5] => LessThan10.IN4
sprite_0_pattern_high[5] => Mux120.IN4
sprite_0_pattern_high[5] => Mux121.IN5
sprite_0_pattern_high[5] => Mux122.IN6
sprite_0_pattern_high[5] => Mux123.IN7
sprite_0_pattern_high[5] => Mux124.IN8
sprite_0_pattern_high[5] => Mux125.IN9
sprite_0_pattern_high[5] => Mux126.IN10
sprite_0_pattern_high[5] => Mux127.IN11
sprite_0_pattern_high[6] => s_p.IN1
sprite_0_pattern_high[6] => LessThan12.IN4
sprite_0_pattern_high[6] => Mux144.IN4
sprite_0_pattern_high[6] => Mux145.IN5
sprite_0_pattern_high[6] => Mux146.IN6
sprite_0_pattern_high[6] => Mux147.IN7
sprite_0_pattern_high[6] => Mux148.IN8
sprite_0_pattern_high[6] => Mux149.IN9
sprite_0_pattern_high[6] => Mux150.IN10
sprite_0_pattern_high[6] => Mux151.IN11
sprite_0_pattern_high[7] => s_p.IN1
sprite_0_pattern_high[7] => LessThan14.IN4
sprite_0_pattern_high[7] => Mux168.IN4
sprite_0_pattern_high[7] => Mux169.IN5
sprite_0_pattern_high[7] => Mux170.IN6
sprite_0_pattern_high[7] => Mux171.IN7
sprite_0_pattern_high[7] => Mux172.IN8
sprite_0_pattern_high[7] => Mux173.IN9
sprite_0_pattern_high[7] => Mux174.IN10
sprite_0_pattern_high[7] => Mux175.IN11
sprite_0_attr[0] => ~NO_FANOUT~
sprite_0_attr[1] => ~NO_FANOUT~
sprite_0_attr[2] => ~NO_FANOUT~
sprite_0_attr[3] => ~NO_FANOUT~
sprite_0_attr[4] => ~NO_FANOUT~
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[5] => always0.IN1
sprite_0_attr[6] => ~NO_FANOUT~
sprite_0_attr[7] => ~NO_FANOUT~
sprite_0_colors[0] => Mux0.IN29
sprite_0_colors[0] => Mux24.IN29
sprite_0_colors[0] => Mux48.IN29
sprite_0_colors[0] => Mux72.IN29
sprite_0_colors[0] => Mux96.IN29
sprite_0_colors[0] => Mux120.IN29
sprite_0_colors[0] => Mux144.IN29
sprite_0_colors[0] => Mux168.IN29
sprite_0_colors[1] => Mux1.IN29
sprite_0_colors[1] => Mux25.IN29
sprite_0_colors[1] => Mux49.IN29
sprite_0_colors[1] => Mux73.IN29
sprite_0_colors[1] => Mux97.IN29
sprite_0_colors[1] => Mux121.IN29
sprite_0_colors[1] => Mux145.IN29
sprite_0_colors[1] => Mux169.IN29
sprite_0_colors[2] => Mux2.IN29
sprite_0_colors[2] => Mux26.IN29
sprite_0_colors[2] => Mux50.IN29
sprite_0_colors[2] => Mux74.IN29
sprite_0_colors[2] => Mux98.IN29
sprite_0_colors[2] => Mux122.IN29
sprite_0_colors[2] => Mux146.IN29
sprite_0_colors[2] => Mux170.IN29
sprite_0_colors[3] => Mux3.IN29
sprite_0_colors[3] => Mux27.IN29
sprite_0_colors[3] => Mux51.IN29
sprite_0_colors[3] => Mux75.IN29
sprite_0_colors[3] => Mux99.IN29
sprite_0_colors[3] => Mux123.IN29
sprite_0_colors[3] => Mux147.IN29
sprite_0_colors[3] => Mux171.IN29
sprite_0_colors[4] => Mux4.IN29
sprite_0_colors[4] => Mux28.IN29
sprite_0_colors[4] => Mux52.IN29
sprite_0_colors[4] => Mux76.IN29
sprite_0_colors[4] => Mux100.IN29
sprite_0_colors[4] => Mux124.IN29
sprite_0_colors[4] => Mux148.IN29
sprite_0_colors[4] => Mux172.IN29
sprite_0_colors[5] => Mux5.IN29
sprite_0_colors[5] => Mux29.IN29
sprite_0_colors[5] => Mux53.IN29
sprite_0_colors[5] => Mux77.IN29
sprite_0_colors[5] => Mux101.IN29
sprite_0_colors[5] => Mux125.IN29
sprite_0_colors[5] => Mux149.IN29
sprite_0_colors[5] => Mux173.IN29
sprite_0_colors[6] => Mux6.IN29
sprite_0_colors[6] => Mux30.IN29
sprite_0_colors[6] => Mux54.IN29
sprite_0_colors[6] => Mux78.IN29
sprite_0_colors[6] => Mux102.IN29
sprite_0_colors[6] => Mux126.IN29
sprite_0_colors[6] => Mux150.IN29
sprite_0_colors[6] => Mux174.IN29
sprite_0_colors[7] => Mux7.IN29
sprite_0_colors[7] => Mux31.IN29
sprite_0_colors[7] => Mux55.IN29
sprite_0_colors[7] => Mux79.IN29
sprite_0_colors[7] => Mux103.IN29
sprite_0_colors[7] => Mux127.IN29
sprite_0_colors[7] => Mux151.IN29
sprite_0_colors[7] => Mux175.IN29
sprite_0_colors[8] => Mux0.IN21
sprite_0_colors[8] => Mux24.IN21
sprite_0_colors[8] => Mux48.IN21
sprite_0_colors[8] => Mux72.IN21
sprite_0_colors[8] => Mux96.IN21
sprite_0_colors[8] => Mux120.IN21
sprite_0_colors[8] => Mux144.IN21
sprite_0_colors[8] => Mux168.IN21
sprite_0_colors[9] => Mux1.IN21
sprite_0_colors[9] => Mux25.IN21
sprite_0_colors[9] => Mux49.IN21
sprite_0_colors[9] => Mux73.IN21
sprite_0_colors[9] => Mux97.IN21
sprite_0_colors[9] => Mux121.IN21
sprite_0_colors[9] => Mux145.IN21
sprite_0_colors[9] => Mux169.IN21
sprite_0_colors[10] => Mux2.IN21
sprite_0_colors[10] => Mux26.IN21
sprite_0_colors[10] => Mux50.IN21
sprite_0_colors[10] => Mux74.IN21
sprite_0_colors[10] => Mux98.IN21
sprite_0_colors[10] => Mux122.IN21
sprite_0_colors[10] => Mux146.IN21
sprite_0_colors[10] => Mux170.IN21
sprite_0_colors[11] => Mux3.IN21
sprite_0_colors[11] => Mux27.IN21
sprite_0_colors[11] => Mux51.IN21
sprite_0_colors[11] => Mux75.IN21
sprite_0_colors[11] => Mux99.IN21
sprite_0_colors[11] => Mux123.IN21
sprite_0_colors[11] => Mux147.IN21
sprite_0_colors[11] => Mux171.IN21
sprite_0_colors[12] => Mux4.IN21
sprite_0_colors[12] => Mux28.IN21
sprite_0_colors[12] => Mux52.IN21
sprite_0_colors[12] => Mux76.IN21
sprite_0_colors[12] => Mux100.IN21
sprite_0_colors[12] => Mux124.IN21
sprite_0_colors[12] => Mux148.IN21
sprite_0_colors[12] => Mux172.IN21
sprite_0_colors[13] => Mux5.IN21
sprite_0_colors[13] => Mux29.IN21
sprite_0_colors[13] => Mux53.IN21
sprite_0_colors[13] => Mux77.IN21
sprite_0_colors[13] => Mux101.IN21
sprite_0_colors[13] => Mux125.IN21
sprite_0_colors[13] => Mux149.IN21
sprite_0_colors[13] => Mux173.IN21
sprite_0_colors[14] => Mux6.IN21
sprite_0_colors[14] => Mux30.IN21
sprite_0_colors[14] => Mux54.IN21
sprite_0_colors[14] => Mux78.IN21
sprite_0_colors[14] => Mux102.IN21
sprite_0_colors[14] => Mux126.IN21
sprite_0_colors[14] => Mux150.IN21
sprite_0_colors[14] => Mux174.IN21
sprite_0_colors[15] => Mux7.IN21
sprite_0_colors[15] => Mux31.IN21
sprite_0_colors[15] => Mux55.IN21
sprite_0_colors[15] => Mux79.IN21
sprite_0_colors[15] => Mux103.IN21
sprite_0_colors[15] => Mux127.IN21
sprite_0_colors[15] => Mux151.IN21
sprite_0_colors[15] => Mux175.IN21
sprite_0_colors[16] => Mux0.IN13
sprite_0_colors[16] => Mux24.IN13
sprite_0_colors[16] => Mux48.IN13
sprite_0_colors[16] => Mux72.IN13
sprite_0_colors[16] => Mux96.IN13
sprite_0_colors[16] => Mux120.IN13
sprite_0_colors[16] => Mux144.IN13
sprite_0_colors[16] => Mux168.IN13
sprite_0_colors[17] => Mux1.IN13
sprite_0_colors[17] => Mux25.IN13
sprite_0_colors[17] => Mux49.IN13
sprite_0_colors[17] => Mux73.IN13
sprite_0_colors[17] => Mux97.IN13
sprite_0_colors[17] => Mux121.IN13
sprite_0_colors[17] => Mux145.IN13
sprite_0_colors[17] => Mux169.IN13
sprite_0_colors[18] => Mux2.IN13
sprite_0_colors[18] => Mux26.IN13
sprite_0_colors[18] => Mux50.IN13
sprite_0_colors[18] => Mux74.IN13
sprite_0_colors[18] => Mux98.IN13
sprite_0_colors[18] => Mux122.IN13
sprite_0_colors[18] => Mux146.IN13
sprite_0_colors[18] => Mux170.IN13
sprite_0_colors[19] => Mux3.IN13
sprite_0_colors[19] => Mux27.IN13
sprite_0_colors[19] => Mux51.IN13
sprite_0_colors[19] => Mux75.IN13
sprite_0_colors[19] => Mux99.IN13
sprite_0_colors[19] => Mux123.IN13
sprite_0_colors[19] => Mux147.IN13
sprite_0_colors[19] => Mux171.IN13
sprite_0_colors[20] => Mux4.IN13
sprite_0_colors[20] => Mux28.IN13
sprite_0_colors[20] => Mux52.IN13
sprite_0_colors[20] => Mux76.IN13
sprite_0_colors[20] => Mux100.IN13
sprite_0_colors[20] => Mux124.IN13
sprite_0_colors[20] => Mux148.IN13
sprite_0_colors[20] => Mux172.IN13
sprite_0_colors[21] => Mux5.IN13
sprite_0_colors[21] => Mux29.IN13
sprite_0_colors[21] => Mux53.IN13
sprite_0_colors[21] => Mux77.IN13
sprite_0_colors[21] => Mux101.IN13
sprite_0_colors[21] => Mux125.IN13
sprite_0_colors[21] => Mux149.IN13
sprite_0_colors[21] => Mux173.IN13
sprite_0_colors[22] => Mux6.IN13
sprite_0_colors[22] => Mux30.IN13
sprite_0_colors[22] => Mux54.IN13
sprite_0_colors[22] => Mux78.IN13
sprite_0_colors[22] => Mux102.IN13
sprite_0_colors[22] => Mux126.IN13
sprite_0_colors[22] => Mux150.IN13
sprite_0_colors[22] => Mux174.IN13
sprite_0_colors[23] => Mux7.IN13
sprite_0_colors[23] => Mux31.IN13
sprite_0_colors[23] => Mux55.IN13
sprite_0_colors[23] => Mux79.IN13
sprite_0_colors[23] => Mux103.IN13
sprite_0_colors[23] => Mux127.IN13
sprite_0_colors[23] => Mux151.IN13
sprite_0_colors[23] => Mux175.IN13
sprite_0_colors[24] => Mux0.IN5
sprite_0_colors[24] => Mux24.IN5
sprite_0_colors[24] => Mux48.IN5
sprite_0_colors[24] => Mux72.IN5
sprite_0_colors[24] => Mux96.IN5
sprite_0_colors[24] => Mux120.IN5
sprite_0_colors[24] => Mux144.IN5
sprite_0_colors[24] => Mux168.IN5
sprite_0_colors[25] => Mux1.IN3
sprite_0_colors[25] => Mux25.IN3
sprite_0_colors[25] => Mux49.IN3
sprite_0_colors[25] => Mux73.IN3
sprite_0_colors[25] => Mux97.IN3
sprite_0_colors[25] => Mux121.IN3
sprite_0_colors[25] => Mux145.IN3
sprite_0_colors[25] => Mux169.IN3
sprite_0_colors[26] => Mux2.IN3
sprite_0_colors[26] => Mux26.IN3
sprite_0_colors[26] => Mux50.IN3
sprite_0_colors[26] => Mux74.IN3
sprite_0_colors[26] => Mux98.IN3
sprite_0_colors[26] => Mux122.IN3
sprite_0_colors[26] => Mux146.IN3
sprite_0_colors[26] => Mux170.IN3
sprite_0_colors[27] => Mux3.IN3
sprite_0_colors[27] => Mux27.IN3
sprite_0_colors[27] => Mux51.IN3
sprite_0_colors[27] => Mux75.IN3
sprite_0_colors[27] => Mux99.IN3
sprite_0_colors[27] => Mux123.IN3
sprite_0_colors[27] => Mux147.IN3
sprite_0_colors[27] => Mux171.IN3
sprite_0_colors[28] => Mux4.IN3
sprite_0_colors[28] => Mux28.IN3
sprite_0_colors[28] => Mux52.IN3
sprite_0_colors[28] => Mux76.IN3
sprite_0_colors[28] => Mux100.IN3
sprite_0_colors[28] => Mux124.IN3
sprite_0_colors[28] => Mux148.IN3
sprite_0_colors[28] => Mux172.IN3
sprite_0_colors[29] => Mux5.IN3
sprite_0_colors[29] => Mux29.IN3
sprite_0_colors[29] => Mux53.IN3
sprite_0_colors[29] => Mux77.IN3
sprite_0_colors[29] => Mux101.IN3
sprite_0_colors[29] => Mux125.IN3
sprite_0_colors[29] => Mux149.IN3
sprite_0_colors[29] => Mux173.IN3
sprite_0_colors[30] => Mux6.IN3
sprite_0_colors[30] => Mux30.IN3
sprite_0_colors[30] => Mux54.IN3
sprite_0_colors[30] => Mux78.IN3
sprite_0_colors[30] => Mux102.IN3
sprite_0_colors[30] => Mux126.IN3
sprite_0_colors[30] => Mux150.IN3
sprite_0_colors[30] => Mux174.IN3
sprite_0_colors[31] => Mux7.IN3
sprite_0_colors[31] => Mux31.IN3
sprite_0_colors[31] => Mux55.IN3
sprite_0_colors[31] => Mux79.IN3
sprite_0_colors[31] => Mux103.IN3
sprite_0_colors[31] => Mux127.IN3
sprite_0_colors[31] => Mux151.IN3
sprite_0_colors[31] => Mux175.IN3
sprite_1_pattern_low[0] => s_p.IN0
sprite_1_pattern_low[0] => LessThan1.IN3
sprite_1_pattern_low[0] => Mux8.IN3
sprite_1_pattern_low[0] => Mux9.IN4
sprite_1_pattern_low[0] => Mux10.IN5
sprite_1_pattern_low[0] => Mux11.IN6
sprite_1_pattern_low[0] => Mux12.IN7
sprite_1_pattern_low[0] => Mux13.IN8
sprite_1_pattern_low[0] => Mux14.IN9
sprite_1_pattern_low[0] => Mux15.IN10
sprite_1_pattern_low[1] => s_p.IN0
sprite_1_pattern_low[1] => LessThan3.IN3
sprite_1_pattern_low[1] => Mux32.IN3
sprite_1_pattern_low[1] => Mux33.IN4
sprite_1_pattern_low[1] => Mux34.IN5
sprite_1_pattern_low[1] => Mux35.IN6
sprite_1_pattern_low[1] => Mux36.IN7
sprite_1_pattern_low[1] => Mux37.IN8
sprite_1_pattern_low[1] => Mux38.IN9
sprite_1_pattern_low[1] => Mux39.IN10
sprite_1_pattern_low[2] => s_p.IN0
sprite_1_pattern_low[2] => LessThan5.IN3
sprite_1_pattern_low[2] => Mux56.IN3
sprite_1_pattern_low[2] => Mux57.IN4
sprite_1_pattern_low[2] => Mux58.IN5
sprite_1_pattern_low[2] => Mux59.IN6
sprite_1_pattern_low[2] => Mux60.IN7
sprite_1_pattern_low[2] => Mux61.IN8
sprite_1_pattern_low[2] => Mux62.IN9
sprite_1_pattern_low[2] => Mux63.IN10
sprite_1_pattern_low[3] => s_p.IN0
sprite_1_pattern_low[3] => LessThan7.IN3
sprite_1_pattern_low[3] => Mux80.IN3
sprite_1_pattern_low[3] => Mux81.IN4
sprite_1_pattern_low[3] => Mux82.IN5
sprite_1_pattern_low[3] => Mux83.IN6
sprite_1_pattern_low[3] => Mux84.IN7
sprite_1_pattern_low[3] => Mux85.IN8
sprite_1_pattern_low[3] => Mux86.IN9
sprite_1_pattern_low[3] => Mux87.IN10
sprite_1_pattern_low[4] => s_p.IN0
sprite_1_pattern_low[4] => LessThan9.IN3
sprite_1_pattern_low[4] => Mux104.IN3
sprite_1_pattern_low[4] => Mux105.IN4
sprite_1_pattern_low[4] => Mux106.IN5
sprite_1_pattern_low[4] => Mux107.IN6
sprite_1_pattern_low[4] => Mux108.IN7
sprite_1_pattern_low[4] => Mux109.IN8
sprite_1_pattern_low[4] => Mux110.IN9
sprite_1_pattern_low[4] => Mux111.IN10
sprite_1_pattern_low[5] => s_p.IN0
sprite_1_pattern_low[5] => LessThan11.IN3
sprite_1_pattern_low[5] => Mux128.IN3
sprite_1_pattern_low[5] => Mux129.IN4
sprite_1_pattern_low[5] => Mux130.IN5
sprite_1_pattern_low[5] => Mux131.IN6
sprite_1_pattern_low[5] => Mux132.IN7
sprite_1_pattern_low[5] => Mux133.IN8
sprite_1_pattern_low[5] => Mux134.IN9
sprite_1_pattern_low[5] => Mux135.IN10
sprite_1_pattern_low[6] => s_p.IN0
sprite_1_pattern_low[6] => LessThan13.IN3
sprite_1_pattern_low[6] => Mux152.IN3
sprite_1_pattern_low[6] => Mux153.IN4
sprite_1_pattern_low[6] => Mux154.IN5
sprite_1_pattern_low[6] => Mux155.IN6
sprite_1_pattern_low[6] => Mux156.IN7
sprite_1_pattern_low[6] => Mux157.IN8
sprite_1_pattern_low[6] => Mux158.IN9
sprite_1_pattern_low[6] => Mux159.IN10
sprite_1_pattern_low[7] => s_p.IN0
sprite_1_pattern_low[7] => LessThan15.IN3
sprite_1_pattern_low[7] => Mux176.IN3
sprite_1_pattern_low[7] => Mux177.IN4
sprite_1_pattern_low[7] => Mux178.IN5
sprite_1_pattern_low[7] => Mux179.IN6
sprite_1_pattern_low[7] => Mux180.IN7
sprite_1_pattern_low[7] => Mux181.IN8
sprite_1_pattern_low[7] => Mux182.IN9
sprite_1_pattern_low[7] => Mux183.IN10
sprite_1_pattern_high[0] => s_p.IN1
sprite_1_pattern_high[0] => LessThan1.IN4
sprite_1_pattern_high[0] => Mux8.IN4
sprite_1_pattern_high[0] => Mux9.IN5
sprite_1_pattern_high[0] => Mux10.IN6
sprite_1_pattern_high[0] => Mux11.IN7
sprite_1_pattern_high[0] => Mux12.IN8
sprite_1_pattern_high[0] => Mux13.IN9
sprite_1_pattern_high[0] => Mux14.IN10
sprite_1_pattern_high[0] => Mux15.IN11
sprite_1_pattern_high[1] => s_p.IN1
sprite_1_pattern_high[1] => LessThan3.IN4
sprite_1_pattern_high[1] => Mux32.IN4
sprite_1_pattern_high[1] => Mux33.IN5
sprite_1_pattern_high[1] => Mux34.IN6
sprite_1_pattern_high[1] => Mux35.IN7
sprite_1_pattern_high[1] => Mux36.IN8
sprite_1_pattern_high[1] => Mux37.IN9
sprite_1_pattern_high[1] => Mux38.IN10
sprite_1_pattern_high[1] => Mux39.IN11
sprite_1_pattern_high[2] => s_p.IN1
sprite_1_pattern_high[2] => LessThan5.IN4
sprite_1_pattern_high[2] => Mux56.IN4
sprite_1_pattern_high[2] => Mux57.IN5
sprite_1_pattern_high[2] => Mux58.IN6
sprite_1_pattern_high[2] => Mux59.IN7
sprite_1_pattern_high[2] => Mux60.IN8
sprite_1_pattern_high[2] => Mux61.IN9
sprite_1_pattern_high[2] => Mux62.IN10
sprite_1_pattern_high[2] => Mux63.IN11
sprite_1_pattern_high[3] => s_p.IN1
sprite_1_pattern_high[3] => LessThan7.IN4
sprite_1_pattern_high[3] => Mux80.IN4
sprite_1_pattern_high[3] => Mux81.IN5
sprite_1_pattern_high[3] => Mux82.IN6
sprite_1_pattern_high[3] => Mux83.IN7
sprite_1_pattern_high[3] => Mux84.IN8
sprite_1_pattern_high[3] => Mux85.IN9
sprite_1_pattern_high[3] => Mux86.IN10
sprite_1_pattern_high[3] => Mux87.IN11
sprite_1_pattern_high[4] => s_p.IN1
sprite_1_pattern_high[4] => LessThan9.IN4
sprite_1_pattern_high[4] => Mux104.IN4
sprite_1_pattern_high[4] => Mux105.IN5
sprite_1_pattern_high[4] => Mux106.IN6
sprite_1_pattern_high[4] => Mux107.IN7
sprite_1_pattern_high[4] => Mux108.IN8
sprite_1_pattern_high[4] => Mux109.IN9
sprite_1_pattern_high[4] => Mux110.IN10
sprite_1_pattern_high[4] => Mux111.IN11
sprite_1_pattern_high[5] => s_p.IN1
sprite_1_pattern_high[5] => LessThan11.IN4
sprite_1_pattern_high[5] => Mux128.IN4
sprite_1_pattern_high[5] => Mux129.IN5
sprite_1_pattern_high[5] => Mux130.IN6
sprite_1_pattern_high[5] => Mux131.IN7
sprite_1_pattern_high[5] => Mux132.IN8
sprite_1_pattern_high[5] => Mux133.IN9
sprite_1_pattern_high[5] => Mux134.IN10
sprite_1_pattern_high[5] => Mux135.IN11
sprite_1_pattern_high[6] => s_p.IN1
sprite_1_pattern_high[6] => LessThan13.IN4
sprite_1_pattern_high[6] => Mux152.IN4
sprite_1_pattern_high[6] => Mux153.IN5
sprite_1_pattern_high[6] => Mux154.IN6
sprite_1_pattern_high[6] => Mux155.IN7
sprite_1_pattern_high[6] => Mux156.IN8
sprite_1_pattern_high[6] => Mux157.IN9
sprite_1_pattern_high[6] => Mux158.IN10
sprite_1_pattern_high[6] => Mux159.IN11
sprite_1_pattern_high[7] => s_p.IN1
sprite_1_pattern_high[7] => LessThan15.IN4
sprite_1_pattern_high[7] => Mux176.IN4
sprite_1_pattern_high[7] => Mux177.IN5
sprite_1_pattern_high[7] => Mux178.IN6
sprite_1_pattern_high[7] => Mux179.IN7
sprite_1_pattern_high[7] => Mux180.IN8
sprite_1_pattern_high[7] => Mux181.IN9
sprite_1_pattern_high[7] => Mux182.IN10
sprite_1_pattern_high[7] => Mux183.IN11
sprite_1_attr[0] => ~NO_FANOUT~
sprite_1_attr[1] => ~NO_FANOUT~
sprite_1_attr[2] => ~NO_FANOUT~
sprite_1_attr[3] => ~NO_FANOUT~
sprite_1_attr[4] => ~NO_FANOUT~
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[5] => always0.IN1
sprite_1_attr[6] => ~NO_FANOUT~
sprite_1_attr[7] => ~NO_FANOUT~
sprite_1_colors[0] => Mux8.IN29
sprite_1_colors[0] => Mux32.IN29
sprite_1_colors[0] => Mux56.IN29
sprite_1_colors[0] => Mux80.IN29
sprite_1_colors[0] => Mux104.IN29
sprite_1_colors[0] => Mux128.IN29
sprite_1_colors[0] => Mux152.IN29
sprite_1_colors[0] => Mux176.IN29
sprite_1_colors[1] => Mux9.IN29
sprite_1_colors[1] => Mux33.IN29
sprite_1_colors[1] => Mux57.IN29
sprite_1_colors[1] => Mux81.IN29
sprite_1_colors[1] => Mux105.IN29
sprite_1_colors[1] => Mux129.IN29
sprite_1_colors[1] => Mux153.IN29
sprite_1_colors[1] => Mux177.IN29
sprite_1_colors[2] => Mux10.IN29
sprite_1_colors[2] => Mux34.IN29
sprite_1_colors[2] => Mux58.IN29
sprite_1_colors[2] => Mux82.IN29
sprite_1_colors[2] => Mux106.IN29
sprite_1_colors[2] => Mux130.IN29
sprite_1_colors[2] => Mux154.IN29
sprite_1_colors[2] => Mux178.IN29
sprite_1_colors[3] => Mux11.IN29
sprite_1_colors[3] => Mux35.IN29
sprite_1_colors[3] => Mux59.IN29
sprite_1_colors[3] => Mux83.IN29
sprite_1_colors[3] => Mux107.IN29
sprite_1_colors[3] => Mux131.IN29
sprite_1_colors[3] => Mux155.IN29
sprite_1_colors[3] => Mux179.IN29
sprite_1_colors[4] => Mux12.IN29
sprite_1_colors[4] => Mux36.IN29
sprite_1_colors[4] => Mux60.IN29
sprite_1_colors[4] => Mux84.IN29
sprite_1_colors[4] => Mux108.IN29
sprite_1_colors[4] => Mux132.IN29
sprite_1_colors[4] => Mux156.IN29
sprite_1_colors[4] => Mux180.IN29
sprite_1_colors[5] => Mux13.IN29
sprite_1_colors[5] => Mux37.IN29
sprite_1_colors[5] => Mux61.IN29
sprite_1_colors[5] => Mux85.IN29
sprite_1_colors[5] => Mux109.IN29
sprite_1_colors[5] => Mux133.IN29
sprite_1_colors[5] => Mux157.IN29
sprite_1_colors[5] => Mux181.IN29
sprite_1_colors[6] => Mux14.IN29
sprite_1_colors[6] => Mux38.IN29
sprite_1_colors[6] => Mux62.IN29
sprite_1_colors[6] => Mux86.IN29
sprite_1_colors[6] => Mux110.IN29
sprite_1_colors[6] => Mux134.IN29
sprite_1_colors[6] => Mux158.IN29
sprite_1_colors[6] => Mux182.IN29
sprite_1_colors[7] => Mux15.IN29
sprite_1_colors[7] => Mux39.IN29
sprite_1_colors[7] => Mux63.IN29
sprite_1_colors[7] => Mux87.IN29
sprite_1_colors[7] => Mux111.IN29
sprite_1_colors[7] => Mux135.IN29
sprite_1_colors[7] => Mux159.IN29
sprite_1_colors[7] => Mux183.IN29
sprite_1_colors[8] => Mux8.IN21
sprite_1_colors[8] => Mux32.IN21
sprite_1_colors[8] => Mux56.IN21
sprite_1_colors[8] => Mux80.IN21
sprite_1_colors[8] => Mux104.IN21
sprite_1_colors[8] => Mux128.IN21
sprite_1_colors[8] => Mux152.IN21
sprite_1_colors[8] => Mux176.IN21
sprite_1_colors[9] => Mux9.IN21
sprite_1_colors[9] => Mux33.IN21
sprite_1_colors[9] => Mux57.IN21
sprite_1_colors[9] => Mux81.IN21
sprite_1_colors[9] => Mux105.IN21
sprite_1_colors[9] => Mux129.IN21
sprite_1_colors[9] => Mux153.IN21
sprite_1_colors[9] => Mux177.IN21
sprite_1_colors[10] => Mux10.IN21
sprite_1_colors[10] => Mux34.IN21
sprite_1_colors[10] => Mux58.IN21
sprite_1_colors[10] => Mux82.IN21
sprite_1_colors[10] => Mux106.IN21
sprite_1_colors[10] => Mux130.IN21
sprite_1_colors[10] => Mux154.IN21
sprite_1_colors[10] => Mux178.IN21
sprite_1_colors[11] => Mux11.IN21
sprite_1_colors[11] => Mux35.IN21
sprite_1_colors[11] => Mux59.IN21
sprite_1_colors[11] => Mux83.IN21
sprite_1_colors[11] => Mux107.IN21
sprite_1_colors[11] => Mux131.IN21
sprite_1_colors[11] => Mux155.IN21
sprite_1_colors[11] => Mux179.IN21
sprite_1_colors[12] => Mux12.IN21
sprite_1_colors[12] => Mux36.IN21
sprite_1_colors[12] => Mux60.IN21
sprite_1_colors[12] => Mux84.IN21
sprite_1_colors[12] => Mux108.IN21
sprite_1_colors[12] => Mux132.IN21
sprite_1_colors[12] => Mux156.IN21
sprite_1_colors[12] => Mux180.IN21
sprite_1_colors[13] => Mux13.IN21
sprite_1_colors[13] => Mux37.IN21
sprite_1_colors[13] => Mux61.IN21
sprite_1_colors[13] => Mux85.IN21
sprite_1_colors[13] => Mux109.IN21
sprite_1_colors[13] => Mux133.IN21
sprite_1_colors[13] => Mux157.IN21
sprite_1_colors[13] => Mux181.IN21
sprite_1_colors[14] => Mux14.IN21
sprite_1_colors[14] => Mux38.IN21
sprite_1_colors[14] => Mux62.IN21
sprite_1_colors[14] => Mux86.IN21
sprite_1_colors[14] => Mux110.IN21
sprite_1_colors[14] => Mux134.IN21
sprite_1_colors[14] => Mux158.IN21
sprite_1_colors[14] => Mux182.IN21
sprite_1_colors[15] => Mux15.IN21
sprite_1_colors[15] => Mux39.IN21
sprite_1_colors[15] => Mux63.IN21
sprite_1_colors[15] => Mux87.IN21
sprite_1_colors[15] => Mux111.IN21
sprite_1_colors[15] => Mux135.IN21
sprite_1_colors[15] => Mux159.IN21
sprite_1_colors[15] => Mux183.IN21
sprite_1_colors[16] => Mux8.IN13
sprite_1_colors[16] => Mux32.IN13
sprite_1_colors[16] => Mux56.IN13
sprite_1_colors[16] => Mux80.IN13
sprite_1_colors[16] => Mux104.IN13
sprite_1_colors[16] => Mux128.IN13
sprite_1_colors[16] => Mux152.IN13
sprite_1_colors[16] => Mux176.IN13
sprite_1_colors[17] => Mux9.IN13
sprite_1_colors[17] => Mux33.IN13
sprite_1_colors[17] => Mux57.IN13
sprite_1_colors[17] => Mux81.IN13
sprite_1_colors[17] => Mux105.IN13
sprite_1_colors[17] => Mux129.IN13
sprite_1_colors[17] => Mux153.IN13
sprite_1_colors[17] => Mux177.IN13
sprite_1_colors[18] => Mux10.IN13
sprite_1_colors[18] => Mux34.IN13
sprite_1_colors[18] => Mux58.IN13
sprite_1_colors[18] => Mux82.IN13
sprite_1_colors[18] => Mux106.IN13
sprite_1_colors[18] => Mux130.IN13
sprite_1_colors[18] => Mux154.IN13
sprite_1_colors[18] => Mux178.IN13
sprite_1_colors[19] => Mux11.IN13
sprite_1_colors[19] => Mux35.IN13
sprite_1_colors[19] => Mux59.IN13
sprite_1_colors[19] => Mux83.IN13
sprite_1_colors[19] => Mux107.IN13
sprite_1_colors[19] => Mux131.IN13
sprite_1_colors[19] => Mux155.IN13
sprite_1_colors[19] => Mux179.IN13
sprite_1_colors[20] => Mux12.IN13
sprite_1_colors[20] => Mux36.IN13
sprite_1_colors[20] => Mux60.IN13
sprite_1_colors[20] => Mux84.IN13
sprite_1_colors[20] => Mux108.IN13
sprite_1_colors[20] => Mux132.IN13
sprite_1_colors[20] => Mux156.IN13
sprite_1_colors[20] => Mux180.IN13
sprite_1_colors[21] => Mux13.IN13
sprite_1_colors[21] => Mux37.IN13
sprite_1_colors[21] => Mux61.IN13
sprite_1_colors[21] => Mux85.IN13
sprite_1_colors[21] => Mux109.IN13
sprite_1_colors[21] => Mux133.IN13
sprite_1_colors[21] => Mux157.IN13
sprite_1_colors[21] => Mux181.IN13
sprite_1_colors[22] => Mux14.IN13
sprite_1_colors[22] => Mux38.IN13
sprite_1_colors[22] => Mux62.IN13
sprite_1_colors[22] => Mux86.IN13
sprite_1_colors[22] => Mux110.IN13
sprite_1_colors[22] => Mux134.IN13
sprite_1_colors[22] => Mux158.IN13
sprite_1_colors[22] => Mux182.IN13
sprite_1_colors[23] => Mux15.IN13
sprite_1_colors[23] => Mux39.IN13
sprite_1_colors[23] => Mux63.IN13
sprite_1_colors[23] => Mux87.IN13
sprite_1_colors[23] => Mux111.IN13
sprite_1_colors[23] => Mux135.IN13
sprite_1_colors[23] => Mux159.IN13
sprite_1_colors[23] => Mux183.IN13
sprite_1_colors[24] => Mux8.IN5
sprite_1_colors[24] => Mux32.IN5
sprite_1_colors[24] => Mux56.IN5
sprite_1_colors[24] => Mux80.IN5
sprite_1_colors[24] => Mux104.IN5
sprite_1_colors[24] => Mux128.IN5
sprite_1_colors[24] => Mux152.IN5
sprite_1_colors[24] => Mux176.IN5
sprite_1_colors[25] => Mux9.IN3
sprite_1_colors[25] => Mux33.IN3
sprite_1_colors[25] => Mux57.IN3
sprite_1_colors[25] => Mux81.IN3
sprite_1_colors[25] => Mux105.IN3
sprite_1_colors[25] => Mux129.IN3
sprite_1_colors[25] => Mux153.IN3
sprite_1_colors[25] => Mux177.IN3
sprite_1_colors[26] => Mux10.IN3
sprite_1_colors[26] => Mux34.IN3
sprite_1_colors[26] => Mux58.IN3
sprite_1_colors[26] => Mux82.IN3
sprite_1_colors[26] => Mux106.IN3
sprite_1_colors[26] => Mux130.IN3
sprite_1_colors[26] => Mux154.IN3
sprite_1_colors[26] => Mux178.IN3
sprite_1_colors[27] => Mux11.IN3
sprite_1_colors[27] => Mux35.IN3
sprite_1_colors[27] => Mux59.IN3
sprite_1_colors[27] => Mux83.IN3
sprite_1_colors[27] => Mux107.IN3
sprite_1_colors[27] => Mux131.IN3
sprite_1_colors[27] => Mux155.IN3
sprite_1_colors[27] => Mux179.IN3
sprite_1_colors[28] => Mux12.IN3
sprite_1_colors[28] => Mux36.IN3
sprite_1_colors[28] => Mux60.IN3
sprite_1_colors[28] => Mux84.IN3
sprite_1_colors[28] => Mux108.IN3
sprite_1_colors[28] => Mux132.IN3
sprite_1_colors[28] => Mux156.IN3
sprite_1_colors[28] => Mux180.IN3
sprite_1_colors[29] => Mux13.IN3
sprite_1_colors[29] => Mux37.IN3
sprite_1_colors[29] => Mux61.IN3
sprite_1_colors[29] => Mux85.IN3
sprite_1_colors[29] => Mux109.IN3
sprite_1_colors[29] => Mux133.IN3
sprite_1_colors[29] => Mux157.IN3
sprite_1_colors[29] => Mux181.IN3
sprite_1_colors[30] => Mux14.IN3
sprite_1_colors[30] => Mux38.IN3
sprite_1_colors[30] => Mux62.IN3
sprite_1_colors[30] => Mux86.IN3
sprite_1_colors[30] => Mux110.IN3
sprite_1_colors[30] => Mux134.IN3
sprite_1_colors[30] => Mux158.IN3
sprite_1_colors[30] => Mux182.IN3
sprite_1_colors[31] => Mux15.IN3
sprite_1_colors[31] => Mux39.IN3
sprite_1_colors[31] => Mux63.IN3
sprite_1_colors[31] => Mux87.IN3
sprite_1_colors[31] => Mux111.IN3
sprite_1_colors[31] => Mux135.IN3
sprite_1_colors[31] => Mux159.IN3
sprite_1_colors[31] => Mux183.IN3
ppu_ctrl2[0] => ~NO_FANOUT~
ppu_ctrl2[1] => ~NO_FANOUT~
ppu_ctrl2[2] => ~NO_FANOUT~
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[3] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[4] => always0.IN1
ppu_ctrl2[5] => ~NO_FANOUT~
ppu_ctrl2[6] => ~NO_FANOUT~
ppu_ctrl2[7] => ~NO_FANOUT~
background_pattern_low[0] => b_p.IN0
background_pattern_low[0] => Mux16.IN3
background_pattern_low[0] => Mux17.IN4
background_pattern_low[0] => Mux18.IN5
background_pattern_low[0] => Mux19.IN6
background_pattern_low[0] => Mux20.IN7
background_pattern_low[0] => Mux21.IN8
background_pattern_low[0] => Mux22.IN9
background_pattern_low[0] => Mux23.IN10
background_pattern_low[0] => Equal2.IN31
background_pattern_low[1] => b_p.IN0
background_pattern_low[1] => Mux40.IN3
background_pattern_low[1] => Mux41.IN4
background_pattern_low[1] => Mux42.IN5
background_pattern_low[1] => Mux43.IN6
background_pattern_low[1] => Mux44.IN7
background_pattern_low[1] => Mux45.IN8
background_pattern_low[1] => Mux46.IN9
background_pattern_low[1] => Mux47.IN10
background_pattern_low[1] => Equal3.IN31
background_pattern_low[2] => b_p.IN0
background_pattern_low[2] => Mux64.IN3
background_pattern_low[2] => Mux65.IN4
background_pattern_low[2] => Mux66.IN5
background_pattern_low[2] => Mux67.IN6
background_pattern_low[2] => Mux68.IN7
background_pattern_low[2] => Mux69.IN8
background_pattern_low[2] => Mux70.IN9
background_pattern_low[2] => Mux71.IN10
background_pattern_low[2] => Equal4.IN31
background_pattern_low[3] => b_p.IN0
background_pattern_low[3] => Mux88.IN3
background_pattern_low[3] => Mux89.IN4
background_pattern_low[3] => Mux90.IN5
background_pattern_low[3] => Mux91.IN6
background_pattern_low[3] => Mux92.IN7
background_pattern_low[3] => Mux93.IN8
background_pattern_low[3] => Mux94.IN9
background_pattern_low[3] => Mux95.IN10
background_pattern_low[3] => Equal5.IN31
background_pattern_low[4] => b_p.IN0
background_pattern_low[4] => Mux112.IN3
background_pattern_low[4] => Mux113.IN4
background_pattern_low[4] => Mux114.IN5
background_pattern_low[4] => Mux115.IN6
background_pattern_low[4] => Mux116.IN7
background_pattern_low[4] => Mux117.IN8
background_pattern_low[4] => Mux118.IN9
background_pattern_low[4] => Mux119.IN10
background_pattern_low[4] => Equal6.IN31
background_pattern_low[5] => b_p.IN0
background_pattern_low[5] => Mux136.IN3
background_pattern_low[5] => Mux137.IN4
background_pattern_low[5] => Mux138.IN5
background_pattern_low[5] => Mux139.IN6
background_pattern_low[5] => Mux140.IN7
background_pattern_low[5] => Mux141.IN8
background_pattern_low[5] => Mux142.IN9
background_pattern_low[5] => Mux143.IN10
background_pattern_low[5] => Equal7.IN31
background_pattern_low[6] => b_p.IN0
background_pattern_low[6] => Mux160.IN3
background_pattern_low[6] => Mux161.IN4
background_pattern_low[6] => Mux162.IN5
background_pattern_low[6] => Mux163.IN6
background_pattern_low[6] => Mux164.IN7
background_pattern_low[6] => Mux165.IN8
background_pattern_low[6] => Mux166.IN9
background_pattern_low[6] => Mux167.IN10
background_pattern_low[6] => Equal8.IN31
background_pattern_low[7] => b_p.IN0
background_pattern_low[7] => Mux184.IN3
background_pattern_low[7] => Mux185.IN4
background_pattern_low[7] => Mux186.IN5
background_pattern_low[7] => Mux187.IN6
background_pattern_low[7] => Mux188.IN7
background_pattern_low[7] => Mux189.IN8
background_pattern_low[7] => Mux190.IN9
background_pattern_low[7] => Mux191.IN10
background_pattern_low[7] => Equal9.IN31
background_pattern_high[0] => b_p.IN1
background_pattern_high[0] => Mux16.IN4
background_pattern_high[0] => Mux17.IN5
background_pattern_high[0] => Mux18.IN6
background_pattern_high[0] => Mux19.IN7
background_pattern_high[0] => Mux20.IN8
background_pattern_high[0] => Mux21.IN9
background_pattern_high[0] => Mux22.IN10
background_pattern_high[0] => Mux23.IN11
background_pattern_high[0] => Equal2.IN30
background_pattern_high[1] => b_p.IN1
background_pattern_high[1] => Mux40.IN4
background_pattern_high[1] => Mux41.IN5
background_pattern_high[1] => Mux42.IN6
background_pattern_high[1] => Mux43.IN7
background_pattern_high[1] => Mux44.IN8
background_pattern_high[1] => Mux45.IN9
background_pattern_high[1] => Mux46.IN10
background_pattern_high[1] => Mux47.IN11
background_pattern_high[1] => Equal3.IN30
background_pattern_high[2] => b_p.IN1
background_pattern_high[2] => Mux64.IN4
background_pattern_high[2] => Mux65.IN5
background_pattern_high[2] => Mux66.IN6
background_pattern_high[2] => Mux67.IN7
background_pattern_high[2] => Mux68.IN8
background_pattern_high[2] => Mux69.IN9
background_pattern_high[2] => Mux70.IN10
background_pattern_high[2] => Mux71.IN11
background_pattern_high[2] => Equal4.IN30
background_pattern_high[3] => b_p.IN1
background_pattern_high[3] => Mux88.IN4
background_pattern_high[3] => Mux89.IN5
background_pattern_high[3] => Mux90.IN6
background_pattern_high[3] => Mux91.IN7
background_pattern_high[3] => Mux92.IN8
background_pattern_high[3] => Mux93.IN9
background_pattern_high[3] => Mux94.IN10
background_pattern_high[3] => Mux95.IN11
background_pattern_high[3] => Equal5.IN30
background_pattern_high[4] => b_p.IN1
background_pattern_high[4] => Mux112.IN4
background_pattern_high[4] => Mux113.IN5
background_pattern_high[4] => Mux114.IN6
background_pattern_high[4] => Mux115.IN7
background_pattern_high[4] => Mux116.IN8
background_pattern_high[4] => Mux117.IN9
background_pattern_high[4] => Mux118.IN10
background_pattern_high[4] => Mux119.IN11
background_pattern_high[4] => Equal6.IN30
background_pattern_high[5] => b_p.IN1
background_pattern_high[5] => Mux136.IN4
background_pattern_high[5] => Mux137.IN5
background_pattern_high[5] => Mux138.IN6
background_pattern_high[5] => Mux139.IN7
background_pattern_high[5] => Mux140.IN8
background_pattern_high[5] => Mux141.IN9
background_pattern_high[5] => Mux142.IN10
background_pattern_high[5] => Mux143.IN11
background_pattern_high[5] => Equal7.IN30
background_pattern_high[6] => b_p.IN1
background_pattern_high[6] => Mux160.IN4
background_pattern_high[6] => Mux161.IN5
background_pattern_high[6] => Mux162.IN6
background_pattern_high[6] => Mux163.IN7
background_pattern_high[6] => Mux164.IN8
background_pattern_high[6] => Mux165.IN9
background_pattern_high[6] => Mux166.IN10
background_pattern_high[6] => Mux167.IN11
background_pattern_high[6] => Equal8.IN30
background_pattern_high[7] => b_p.IN1
background_pattern_high[7] => Mux184.IN4
background_pattern_high[7] => Mux185.IN5
background_pattern_high[7] => Mux186.IN6
background_pattern_high[7] => Mux187.IN7
background_pattern_high[7] => Mux188.IN8
background_pattern_high[7] => Mux189.IN9
background_pattern_high[7] => Mux190.IN10
background_pattern_high[7] => Mux191.IN11
background_pattern_high[7] => Equal9.IN30
background_colors[0] => Mux16.IN29
background_colors[0] => Mux40.IN29
background_colors[0] => Mux64.IN29
background_colors[0] => Mux88.IN29
background_colors[0] => Mux112.IN29
background_colors[0] => Mux136.IN29
background_colors[0] => Mux160.IN29
background_colors[0] => Mux184.IN29
background_colors[1] => Mux17.IN29
background_colors[1] => Mux41.IN29
background_colors[1] => Mux65.IN29
background_colors[1] => Mux89.IN29
background_colors[1] => Mux113.IN29
background_colors[1] => Mux137.IN29
background_colors[1] => Mux161.IN29
background_colors[1] => Mux185.IN29
background_colors[2] => Mux18.IN29
background_colors[2] => Mux42.IN29
background_colors[2] => Mux66.IN29
background_colors[2] => Mux90.IN29
background_colors[2] => Mux114.IN29
background_colors[2] => Mux138.IN29
background_colors[2] => Mux162.IN29
background_colors[2] => Mux186.IN29
background_colors[3] => Mux19.IN29
background_colors[3] => Mux43.IN29
background_colors[3] => Mux67.IN29
background_colors[3] => Mux91.IN29
background_colors[3] => Mux115.IN29
background_colors[3] => Mux139.IN29
background_colors[3] => Mux163.IN29
background_colors[3] => Mux187.IN29
background_colors[4] => Mux20.IN29
background_colors[4] => Mux44.IN29
background_colors[4] => Mux68.IN29
background_colors[4] => Mux92.IN29
background_colors[4] => Mux116.IN29
background_colors[4] => Mux140.IN29
background_colors[4] => Mux164.IN29
background_colors[4] => Mux188.IN29
background_colors[5] => Mux21.IN29
background_colors[5] => Mux45.IN29
background_colors[5] => Mux69.IN29
background_colors[5] => Mux93.IN29
background_colors[5] => Mux117.IN29
background_colors[5] => Mux141.IN29
background_colors[5] => Mux165.IN29
background_colors[5] => Mux189.IN29
background_colors[6] => Mux22.IN29
background_colors[6] => Mux46.IN29
background_colors[6] => Mux70.IN29
background_colors[6] => Mux94.IN29
background_colors[6] => Mux118.IN29
background_colors[6] => Mux142.IN29
background_colors[6] => Mux166.IN29
background_colors[6] => Mux190.IN29
background_colors[7] => Mux23.IN29
background_colors[7] => Mux47.IN29
background_colors[7] => Mux71.IN29
background_colors[7] => Mux95.IN29
background_colors[7] => Mux119.IN29
background_colors[7] => Mux143.IN29
background_colors[7] => Mux167.IN29
background_colors[7] => Mux191.IN29
background_colors[8] => Mux16.IN21
background_colors[8] => Mux40.IN21
background_colors[8] => Mux64.IN21
background_colors[8] => Mux88.IN21
background_colors[8] => Mux112.IN21
background_colors[8] => Mux136.IN21
background_colors[8] => Mux160.IN21
background_colors[8] => Mux184.IN21
background_colors[9] => Mux17.IN21
background_colors[9] => Mux41.IN21
background_colors[9] => Mux65.IN21
background_colors[9] => Mux89.IN21
background_colors[9] => Mux113.IN21
background_colors[9] => Mux137.IN21
background_colors[9] => Mux161.IN21
background_colors[9] => Mux185.IN21
background_colors[10] => Mux18.IN21
background_colors[10] => Mux42.IN21
background_colors[10] => Mux66.IN21
background_colors[10] => Mux90.IN21
background_colors[10] => Mux114.IN21
background_colors[10] => Mux138.IN21
background_colors[10] => Mux162.IN21
background_colors[10] => Mux186.IN21
background_colors[11] => Mux19.IN21
background_colors[11] => Mux43.IN21
background_colors[11] => Mux67.IN21
background_colors[11] => Mux91.IN21
background_colors[11] => Mux115.IN21
background_colors[11] => Mux139.IN21
background_colors[11] => Mux163.IN21
background_colors[11] => Mux187.IN21
background_colors[12] => Mux20.IN21
background_colors[12] => Mux44.IN21
background_colors[12] => Mux68.IN21
background_colors[12] => Mux92.IN21
background_colors[12] => Mux116.IN21
background_colors[12] => Mux140.IN21
background_colors[12] => Mux164.IN21
background_colors[12] => Mux188.IN21
background_colors[13] => Mux21.IN21
background_colors[13] => Mux45.IN21
background_colors[13] => Mux69.IN21
background_colors[13] => Mux93.IN21
background_colors[13] => Mux117.IN21
background_colors[13] => Mux141.IN21
background_colors[13] => Mux165.IN21
background_colors[13] => Mux189.IN21
background_colors[14] => Mux22.IN21
background_colors[14] => Mux46.IN21
background_colors[14] => Mux70.IN21
background_colors[14] => Mux94.IN21
background_colors[14] => Mux118.IN21
background_colors[14] => Mux142.IN21
background_colors[14] => Mux166.IN21
background_colors[14] => Mux190.IN21
background_colors[15] => Mux23.IN21
background_colors[15] => Mux47.IN21
background_colors[15] => Mux71.IN21
background_colors[15] => Mux95.IN21
background_colors[15] => Mux119.IN21
background_colors[15] => Mux143.IN21
background_colors[15] => Mux167.IN21
background_colors[15] => Mux191.IN21
background_colors[16] => Mux16.IN13
background_colors[16] => Mux40.IN13
background_colors[16] => Mux64.IN13
background_colors[16] => Mux88.IN13
background_colors[16] => Mux112.IN13
background_colors[16] => Mux136.IN13
background_colors[16] => Mux160.IN13
background_colors[16] => Mux184.IN13
background_colors[17] => Mux17.IN13
background_colors[17] => Mux41.IN13
background_colors[17] => Mux65.IN13
background_colors[17] => Mux89.IN13
background_colors[17] => Mux113.IN13
background_colors[17] => Mux137.IN13
background_colors[17] => Mux161.IN13
background_colors[17] => Mux185.IN13
background_colors[18] => Mux18.IN13
background_colors[18] => Mux42.IN13
background_colors[18] => Mux66.IN13
background_colors[18] => Mux90.IN13
background_colors[18] => Mux114.IN13
background_colors[18] => Mux138.IN13
background_colors[18] => Mux162.IN13
background_colors[18] => Mux186.IN13
background_colors[19] => Mux19.IN13
background_colors[19] => Mux43.IN13
background_colors[19] => Mux67.IN13
background_colors[19] => Mux91.IN13
background_colors[19] => Mux115.IN13
background_colors[19] => Mux139.IN13
background_colors[19] => Mux163.IN13
background_colors[19] => Mux187.IN13
background_colors[20] => Mux20.IN13
background_colors[20] => Mux44.IN13
background_colors[20] => Mux68.IN13
background_colors[20] => Mux92.IN13
background_colors[20] => Mux116.IN13
background_colors[20] => Mux140.IN13
background_colors[20] => Mux164.IN13
background_colors[20] => Mux188.IN13
background_colors[21] => Mux21.IN13
background_colors[21] => Mux45.IN13
background_colors[21] => Mux69.IN13
background_colors[21] => Mux93.IN13
background_colors[21] => Mux117.IN13
background_colors[21] => Mux141.IN13
background_colors[21] => Mux165.IN13
background_colors[21] => Mux189.IN13
background_colors[22] => Mux22.IN13
background_colors[22] => Mux46.IN13
background_colors[22] => Mux70.IN13
background_colors[22] => Mux94.IN13
background_colors[22] => Mux118.IN13
background_colors[22] => Mux142.IN13
background_colors[22] => Mux166.IN13
background_colors[22] => Mux190.IN13
background_colors[23] => Mux23.IN13
background_colors[23] => Mux47.IN13
background_colors[23] => Mux71.IN13
background_colors[23] => Mux95.IN13
background_colors[23] => Mux119.IN13
background_colors[23] => Mux143.IN13
background_colors[23] => Mux167.IN13
background_colors[23] => Mux191.IN13
background_colors[24] => Mux16.IN5
background_colors[24] => Mux40.IN5
background_colors[24] => Mux64.IN5
background_colors[24] => Mux88.IN5
background_colors[24] => Mux112.IN5
background_colors[24] => Mux136.IN5
background_colors[24] => Mux160.IN5
background_colors[24] => Mux184.IN5
background_colors[25] => Mux17.IN3
background_colors[25] => Mux41.IN3
background_colors[25] => Mux65.IN3
background_colors[25] => Mux89.IN3
background_colors[25] => Mux113.IN3
background_colors[25] => Mux137.IN3
background_colors[25] => Mux161.IN3
background_colors[25] => Mux185.IN3
background_colors[26] => Mux18.IN3
background_colors[26] => Mux42.IN3
background_colors[26] => Mux66.IN3
background_colors[26] => Mux90.IN3
background_colors[26] => Mux114.IN3
background_colors[26] => Mux138.IN3
background_colors[26] => Mux162.IN3
background_colors[26] => Mux186.IN3
background_colors[27] => Mux19.IN3
background_colors[27] => Mux43.IN3
background_colors[27] => Mux67.IN3
background_colors[27] => Mux91.IN3
background_colors[27] => Mux115.IN3
background_colors[27] => Mux139.IN3
background_colors[27] => Mux163.IN3
background_colors[27] => Mux187.IN3
background_colors[28] => Mux20.IN3
background_colors[28] => Mux44.IN3
background_colors[28] => Mux68.IN3
background_colors[28] => Mux92.IN3
background_colors[28] => Mux116.IN3
background_colors[28] => Mux140.IN3
background_colors[28] => Mux164.IN3
background_colors[28] => Mux188.IN3
background_colors[29] => Mux21.IN3
background_colors[29] => Mux45.IN3
background_colors[29] => Mux69.IN3
background_colors[29] => Mux93.IN3
background_colors[29] => Mux117.IN3
background_colors[29] => Mux141.IN3
background_colors[29] => Mux165.IN3
background_colors[29] => Mux189.IN3
background_colors[30] => Mux22.IN3
background_colors[30] => Mux46.IN3
background_colors[30] => Mux70.IN3
background_colors[30] => Mux94.IN3
background_colors[30] => Mux118.IN3
background_colors[30] => Mux142.IN3
background_colors[30] => Mux166.IN3
background_colors[30] => Mux190.IN3
background_colors[31] => Mux23.IN3
background_colors[31] => Mux47.IN3
background_colors[31] => Mux71.IN3
background_colors[31] => Mux95.IN3
background_colors[31] => Mux119.IN3
background_colors[31] => Mux143.IN3
background_colors[31] => Mux167.IN3
background_colors[31] => Mux191.IN3
pixel_out[0] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[4] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[5] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[6] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[7] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[8] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[9] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[10] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[11] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[12] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[13] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[14] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[15] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[16] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[17] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[18] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[19] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[20] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[21] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[22] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[23] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[24] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[25] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[26] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[27] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[28] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[29] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[30] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[31] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[32] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[33] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[34] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[35] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[36] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[37] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[38] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[39] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[40] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[41] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[42] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[43] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[44] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[45] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[46] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[47] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[48] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[49] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[50] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[51] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[52] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[53] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[54] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[55] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[56] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[57] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[58] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[59] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[60] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[61] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[62] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[63] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
sprite_0_hit <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
sprite_1_hit <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst
clk => vsync_reg.CLK
clk => sprite_overflow_reg.CLK
clk => sprite_0_hit_reg.CLK
rst => vsync_reg.ACLR
rst => sprite_0_hit_reg.ACLR
rst => sprite_overflow_reg.ACLR
sprite_0_hit => sprite_0_hit_reg.OUTPUTSELECT
sprite_overflow => sprite_overflow_reg.OUTPUTSELECT
ppu_vsync_reg => always2.IN0
ppu_ctrl1[0] => ~NO_FANOUT~
ppu_ctrl1[1] => ~NO_FANOUT~
ppu_ctrl1[2] => ~NO_FANOUT~
ppu_ctrl1[3] => ~NO_FANOUT~
ppu_ctrl1[4] => ~NO_FANOUT~
ppu_ctrl1[5] => ~NO_FANOUT~
ppu_ctrl1[6] => ~NO_FANOUT~
ppu_ctrl1[7] => always2.IN1
ppu_state[0] => Equal0.IN0
ppu_state[1] => Equal0.IN31
ppu_state[2] => Equal0.IN30
ppu_state[3] => Equal0.IN29
ppu_state[4] => Equal0.IN28
ppu_state[5] => Equal0.IN27
ppu_state[6] => Equal0.IN26
ppu_state[7] => Equal0.IN25
cpu_addr[0] => Equal1.IN15
cpu_addr[1] => Equal1.IN1
cpu_addr[2] => Equal1.IN14
cpu_addr[3] => Equal1.IN13
cpu_addr[4] => Equal1.IN12
cpu_addr[5] => Equal1.IN11
cpu_addr[6] => Equal1.IN10
cpu_addr[7] => Equal1.IN9
cpu_addr[8] => Equal1.IN8
cpu_addr[9] => Equal1.IN7
cpu_addr[10] => Equal1.IN6
cpu_addr[11] => Equal1.IN5
cpu_addr[12] => Equal1.IN4
cpu_addr[13] => Equal1.IN0
cpu_addr[14] => Equal1.IN3
cpu_addr[15] => Equal1.IN2
ppu_status[0] <= <GND>
ppu_status[1] <= <GND>
ppu_status[2] <= <GND>
ppu_status[3] <= <GND>
ppu_status[4] <= <GND>
ppu_status[5] <= sprite_overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
ppu_status[6] <= sprite_0_hit_reg.DB_MAX_OUTPUT_PORT_TYPE
ppu_status[7] <= vsync_reg.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst
clk => clk.IN4
rst => rst.IN4
cpu_addr[0] => cpu_addr[0].IN3
cpu_addr[1] => cpu_addr[1].IN3
cpu_addr[2] => cpu_addr[2].IN3
cpu_addr[3] => cpu_addr[3].IN3
cpu_addr[4] => cpu_addr[4].IN3
cpu_addr[5] => cpu_addr[5].IN3
cpu_addr[6] => cpu_addr[6].IN3
cpu_addr[7] => cpu_addr[7].IN3
cpu_addr[8] => cpu_addr[8].IN3
cpu_addr[9] => cpu_addr[9].IN3
cpu_addr[10] => cpu_addr[10].IN3
cpu_addr[11] => cpu_addr[11].IN3
cpu_addr[12] => cpu_addr[12].IN3
cpu_addr[13] => cpu_addr[13].IN3
cpu_addr[14] => cpu_addr[14].IN3
cpu_addr[15] => cpu_addr[15].IN3
cpu_data_in[0] => cpu_data_in[0].IN1
cpu_data_in[1] => cpu_data_in[1].IN1
cpu_data_in[2] => cpu_data_in[2].IN1
cpu_data_in[3] => cpu_data_in[3].IN1
cpu_data_in[4] => cpu_data_in[4].IN1
cpu_data_in[5] => cpu_data_in[5].IN1
cpu_data_in[6] => cpu_data_in[6].IN1
cpu_data_in[7] => cpu_data_in[7].IN1
cpu_data_out[0] <= dma_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[1] <= dma_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[2] <= dma_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[3] <= dma_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[4] <= dma_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[5] <= dma_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[6] <= dma_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[7] <= dma_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_write_en => cpu_write_en.IN3
cpu_read_en => cpu_read_en.IN3
ppu_ctrl1[0] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[1] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[2] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[3] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[4] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[5] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[6] <= mem_decode:mem_decode_inst.port7
ppu_ctrl1[7] <= mem_decode:mem_decode_inst.port7
ppu_ctrl2[0] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[1] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[2] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[3] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[4] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[5] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[6] <= mem_decode:mem_decode_inst.port8
ppu_ctrl2[7] <= mem_decode:mem_decode_inst.port8
ppu_status[0] => ppu_status[0].IN1
ppu_status[1] => ppu_status[1].IN1
ppu_status[2] => ppu_status[2].IN1
ppu_status[3] => ppu_status[3].IN1
ppu_status[4] => ppu_status[4].IN1
ppu_status[5] => ppu_status[5].IN1
ppu_status[6] => ppu_status[6].IN1
ppu_status[7] => ppu_status[7].IN1
ppu_scroll_addr[0] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[1] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[2] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[3] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[4] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[5] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[6] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[7] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[8] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[9] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[10] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[11] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[12] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[13] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[14] <= mem_decode:mem_decode_inst.port10
ppu_scroll_addr[15] <= mem_decode:mem_decode_inst.port10
vram_ppu_addr[0] => vram_ppu_addr[0].IN1
vram_ppu_addr[1] => vram_ppu_addr[1].IN1
vram_ppu_addr[2] => vram_ppu_addr[2].IN1
vram_ppu_addr[3] => vram_ppu_addr[3].IN1
vram_ppu_addr[4] => vram_ppu_addr[4].IN1
vram_ppu_addr[5] => vram_ppu_addr[5].IN1
vram_ppu_addr[6] => vram_ppu_addr[6].IN1
vram_ppu_addr[7] => vram_ppu_addr[7].IN1
vram_ppu_addr[8] => vram_ppu_addr[8].IN1
vram_ppu_addr[9] => vram_ppu_addr[9].IN1
vram_ppu_addr[10] => vram_ppu_addr[10].IN1
vram_ppu_addr[11] => vram_ppu_addr[11].IN1
vram_ppu_addr[12] => vram_ppu_addr[12].IN1
vram_ppu_addr[13] => vram_ppu_addr[13].IN1
vram_ppu_addr[14] => vram_ppu_addr[14].IN1
vram_ppu_addr[15] => vram_ppu_addr[15].IN1
vram_ppu_data[0] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[1] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[2] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[3] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[4] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[5] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[6] <= mem_decode:mem_decode_inst.port12
vram_ppu_data[7] <= mem_decode:mem_decode_inst.port12
spram_ppu_addr[0] => spram_ppu_addr[0].IN1
spram_ppu_addr[1] => spram_ppu_addr[1].IN1
spram_ppu_addr[2] => spram_ppu_addr[2].IN1
spram_ppu_addr[3] => spram_ppu_addr[3].IN1
spram_ppu_addr[4] => spram_ppu_addr[4].IN1
spram_ppu_addr[5] => spram_ppu_addr[5].IN1
spram_ppu_addr[6] => spram_ppu_addr[6].IN1
spram_ppu_addr[7] => spram_ppu_addr[7].IN1
spram_ppu_data[0] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[1] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[2] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[3] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[4] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[5] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[6] <= mem_decode:mem_decode_inst.port14
spram_ppu_data[7] <= mem_decode:mem_decode_inst.port14
spram_cpu_addr[0] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[1] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[2] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[3] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[4] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[5] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[6] <= mem_decode:mem_decode_inst.port15
spram_cpu_addr[7] <= mem_decode:mem_decode_inst.port15
ppu_status_read <= mem_decode:mem_decode_inst.port16
joycon_1[0] => joycon_1[0].IN1
joycon_1[1] => joycon_1[1].IN1
joycon_1[2] => joycon_1[2].IN1
joycon_1[3] => joycon_1[3].IN1
joycon_1[4] => joycon_1[4].IN1
joycon_1[5] => joycon_1[5].IN1
joycon_1[6] => joycon_1[6].IN1
joycon_1[7] => joycon_1[7].IN1
joycon_2[0] => joycon_2[0].IN1
joycon_2[1] => joycon_2[1].IN1
joycon_2[2] => joycon_2[2].IN1
joycon_2[3] => joycon_2[3].IN1
joycon_2[4] => joycon_2[4].IN1
joycon_2[5] => joycon_2[5].IN1
joycon_2[6] => joycon_2[6].IN1
joycon_2[7] => joycon_2[7].IN1
busy <= dma_module:dma_module_inst.port9


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst
clk => clk.IN3
rst => ppu_ctrl2[0]~reg0.ACLR
rst => ppu_ctrl2[1]~reg0.ACLR
rst => ppu_ctrl2[2]~reg0.ACLR
rst => ppu_ctrl2[3]~reg0.ACLR
rst => ppu_ctrl2[4]~reg0.ACLR
rst => ppu_ctrl2[5]~reg0.ACLR
rst => ppu_ctrl2[6]~reg0.ACLR
rst => ppu_ctrl2[7]~reg0.ACLR
rst => ppu_ctrl1[0]~reg0.ACLR
rst => ppu_ctrl1[1]~reg0.ACLR
rst => ppu_ctrl1[2]~reg0.ACLR
rst => ppu_ctrl1[3]~reg0.ACLR
rst => ppu_ctrl1[4]~reg0.ACLR
rst => ppu_ctrl1[5]~reg0.ACLR
rst => ppu_ctrl1[6]~reg0.ACLR
rst => ppu_ctrl1[7]~reg0.ACLR
rst => ppu_scroll_addr[0]~reg0.ACLR
rst => ppu_scroll_addr[1]~reg0.ACLR
rst => ppu_scroll_addr[2]~reg0.ACLR
rst => ppu_scroll_addr[3]~reg0.ACLR
rst => ppu_scroll_addr[4]~reg0.ACLR
rst => ppu_scroll_addr[5]~reg0.ACLR
rst => ppu_scroll_addr[6]~reg0.ACLR
rst => ppu_scroll_addr[7]~reg0.ACLR
rst => ppu_scroll_addr[8]~reg0.ACLR
rst => ppu_scroll_addr[9]~reg0.ACLR
rst => ppu_scroll_addr[10]~reg0.ACLR
rst => ppu_scroll_addr[11]~reg0.ACLR
rst => ppu_scroll_addr[12]~reg0.ACLR
rst => ppu_scroll_addr[13]~reg0.ACLR
rst => ppu_scroll_addr[14]~reg0.ACLR
rst => ppu_scroll_addr[15]~reg0.ACLR
rst => scroll_toggle.ACLR
rst => vram_mem_cpu_buffer[0].ACLR
rst => vram_mem_cpu_buffer[1].ACLR
rst => vram_mem_cpu_buffer[2].ACLR
rst => vram_mem_cpu_buffer[3].ACLR
rst => vram_mem_cpu_buffer[4].ACLR
rst => vram_mem_cpu_buffer[5].ACLR
rst => vram_mem_cpu_buffer[6].ACLR
rst => vram_mem_cpu_buffer[7].ACLR
rst => vram_cpu_addr[0].ACLR
rst => vram_cpu_addr[1].ACLR
rst => vram_cpu_addr[2].ACLR
rst => vram_cpu_addr[3].ACLR
rst => vram_cpu_addr[4].ACLR
rst => vram_cpu_addr[5].ACLR
rst => vram_cpu_addr[6].ACLR
rst => vram_cpu_addr[7].ACLR
rst => vram_cpu_addr[8].ACLR
rst => vram_cpu_addr[9].ACLR
rst => vram_cpu_addr[10].ACLR
rst => vram_cpu_addr[11].ACLR
rst => vram_cpu_addr[12].ACLR
rst => vram_cpu_addr[13].ACLR
rst => vram_cpu_addr[14].ACLR
rst => vram_cpu_addr[15].ACLR
rst => spram_cpu_addr[0]~reg0.ACLR
rst => spram_cpu_addr[1]~reg0.ACLR
rst => spram_cpu_addr[2]~reg0.ACLR
rst => spram_cpu_addr[3]~reg0.ACLR
rst => spram_cpu_addr[4]~reg0.ACLR
rst => spram_cpu_addr[5]~reg0.ACLR
rst => spram_cpu_addr[6]~reg0.ACLR
rst => spram_cpu_addr[7]~reg0.ACLR
cpu_addr[0] => cpu_addr[0].IN1
cpu_addr[1] => cpu_addr[1].IN1
cpu_addr[2] => cpu_addr[2].IN1
cpu_addr[3] => cpu_addr[3].IN1
cpu_addr[4] => cpu_addr[4].IN1
cpu_addr[5] => cpu_addr[5].IN1
cpu_addr[6] => cpu_addr[6].IN1
cpu_addr[7] => cpu_addr[7].IN1
cpu_addr[8] => cpu_addr[8].IN1
cpu_addr[9] => cpu_addr[9].IN1
cpu_addr[10] => cpu_addr[10].IN1
cpu_addr[11] => cpu_addr[11].IN1
cpu_addr[12] => cpu_addr[12].IN1
cpu_addr[13] => cpu_addr[13].IN1
cpu_addr[14] => cpu_addr[14].IN1
cpu_addr[15] => cpu_addr[15].IN1
cpu_data_in[0] => vram_mem_cpu_data_in[0].IN3
cpu_data_in[1] => vram_mem_cpu_data_in[1].IN3
cpu_data_in[2] => vram_mem_cpu_data_in[2].IN3
cpu_data_in[3] => vram_mem_cpu_data_in[3].IN3
cpu_data_in[4] => vram_mem_cpu_data_in[4].IN3
cpu_data_in[5] => vram_mem_cpu_data_in[5].IN3
cpu_data_in[6] => vram_mem_cpu_data_in[6].IN3
cpu_data_in[7] => vram_mem_cpu_data_in[7].IN3
cpu_data_out[0] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[1] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[2] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[3] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[4] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[5] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[6] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[7] <= cpu_data_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_write_en => comb.IN1
cpu_write_en => comb.IN1
cpu_write_en => comb.IN1
cpu_write_en => comb.IN1
cpu_write_en => comb.IN0
cpu_write_en => comb.IN1
cpu_write_en => always1.IN1
cpu_write_en => always2.IN1
cpu_read_en => comb.IN1
cpu_read_en => always0.IN1
ppu_ctrl1[0] <= ppu_ctrl1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[1] <= ppu_ctrl1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[2] <= ppu_ctrl1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[3] <= ppu_ctrl1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[4] <= ppu_ctrl1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[5] <= ppu_ctrl1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[6] <= ppu_ctrl1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl1[7] <= ppu_ctrl1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[0] <= ppu_ctrl2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[1] <= ppu_ctrl2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[2] <= ppu_ctrl2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[3] <= ppu_ctrl2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[4] <= ppu_ctrl2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[5] <= ppu_ctrl2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[6] <= ppu_ctrl2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl2[7] <= ppu_ctrl2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_status[0] => Selector7.IN15
ppu_status[1] => Selector6.IN15
ppu_status[2] => Selector5.IN15
ppu_status[3] => Selector4.IN15
ppu_status[4] => Selector3.IN15
ppu_status[5] => Selector2.IN15
ppu_status[6] => Selector1.IN15
ppu_status[7] => Selector0.IN15
ppu_scroll_addr[0] <= ppu_scroll_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[1] <= ppu_scroll_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[2] <= ppu_scroll_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[3] <= ppu_scroll_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[4] <= ppu_scroll_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[5] <= ppu_scroll_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[6] <= ppu_scroll_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[7] <= ppu_scroll_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[8] <= ppu_scroll_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[9] <= ppu_scroll_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[10] <= ppu_scroll_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[11] <= ppu_scroll_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[12] <= ppu_scroll_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[13] <= ppu_scroll_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[14] <= ppu_scroll_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_scroll_addr[15] <= ppu_scroll_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_ppu_addr[0] => vram_ppu_addr[0].IN1
vram_ppu_addr[1] => vram_ppu_addr[1].IN1
vram_ppu_addr[2] => vram_ppu_addr[2].IN1
vram_ppu_addr[3] => vram_ppu_addr[3].IN1
vram_ppu_addr[4] => vram_ppu_addr[4].IN1
vram_ppu_addr[5] => vram_ppu_addr[5].IN1
vram_ppu_addr[6] => vram_ppu_addr[6].IN1
vram_ppu_addr[7] => vram_ppu_addr[7].IN1
vram_ppu_addr[8] => vram_ppu_addr[8].IN1
vram_ppu_addr[9] => vram_ppu_addr[9].IN1
vram_ppu_addr[10] => vram_ppu_addr[10].IN1
vram_ppu_addr[11] => vram_ppu_addr[11].IN1
vram_ppu_addr[12] => vram_ppu_addr[12].IN1
vram_ppu_addr[13] => vram_ppu_addr[13].IN1
vram_ppu_addr[14] => vram_ppu_addr[14].IN1
vram_ppu_addr[15] => vram_ppu_addr[15].IN1
vram_ppu_data[0] <= generic_ram:vram_mem.port6
vram_ppu_data[1] <= generic_ram:vram_mem.port6
vram_ppu_data[2] <= generic_ram:vram_mem.port6
vram_ppu_data[3] <= generic_ram:vram_mem.port6
vram_ppu_data[4] <= generic_ram:vram_mem.port6
vram_ppu_data[5] <= generic_ram:vram_mem.port6
vram_ppu_data[6] <= generic_ram:vram_mem.port6
vram_ppu_data[7] <= generic_ram:vram_mem.port6
spram_ppu_addr[0] => spram_ppu_addr[0].IN1
spram_ppu_addr[1] => spram_ppu_addr[1].IN1
spram_ppu_addr[2] => spram_ppu_addr[2].IN1
spram_ppu_addr[3] => spram_ppu_addr[3].IN1
spram_ppu_addr[4] => spram_ppu_addr[4].IN1
spram_ppu_addr[5] => spram_ppu_addr[5].IN1
spram_ppu_addr[6] => spram_ppu_addr[6].IN1
spram_ppu_addr[7] => spram_ppu_addr[7].IN1
spram_ppu_data[0] <= generic_ram:spram_mem.port6
spram_ppu_data[1] <= generic_ram:spram_mem.port6
spram_ppu_data[2] <= generic_ram:spram_mem.port6
spram_ppu_data[3] <= generic_ram:spram_mem.port6
spram_ppu_data[4] <= generic_ram:spram_mem.port6
spram_ppu_data[5] <= generic_ram:spram_mem.port6
spram_ppu_data[6] <= generic_ram:spram_mem.port6
spram_ppu_data[7] <= generic_ram:spram_mem.port6
spram_cpu_addr[0] <= spram_mem_cpu_addr[0].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[1] <= spram_mem_cpu_addr[1].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[2] <= spram_mem_cpu_addr[2].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[3] <= spram_mem_cpu_addr[3].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[4] <= spram_mem_cpu_addr[4].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[5] <= spram_mem_cpu_addr[5].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[6] <= spram_mem_cpu_addr[6].DB_MAX_OUTPUT_PORT_TYPE
spram_cpu_addr[7] <= spram_mem_cpu_addr[7].DB_MAX_OUTPUT_PORT_TYPE
ppu_status_read <= <GND>
joycon_1[0] => Selector7.IN18
joycon_1[1] => Selector6.IN18
joycon_1[2] => Selector5.IN18
joycon_1[3] => Selector4.IN18
joycon_1[4] => Selector3.IN18
joycon_1[5] => Selector2.IN18
joycon_1[6] => Selector1.IN18
joycon_1[7] => Selector0.IN18
joycon_2[0] => Selector7.IN19
joycon_2[1] => Selector6.IN19
joycon_2[2] => Selector5.IN19
joycon_2[3] => Selector4.IN19
joycon_2[4] => Selector3.IN19
joycon_2[5] => Selector2.IN19
joycon_2[6] => Selector1.IN19
joycon_2[7] => Selector0.IN19


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode
addr_in[0] => LessThan0.IN32
addr_in[0] => LessThan1.IN32
addr_in[0] => LessThan2.IN32
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => LessThan0.IN31
addr_in[1] => LessThan1.IN31
addr_in[1] => LessThan2.IN31
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => LessThan0.IN30
addr_in[2] => LessThan1.IN30
addr_in[2] => LessThan2.IN30
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => LessThan0.IN29
addr_in[3] => LessThan1.IN29
addr_in[3] => LessThan2.IN29
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => LessThan0.IN28
addr_in[4] => LessThan1.IN28
addr_in[4] => LessThan2.IN28
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => LessThan0.IN27
addr_in[5] => LessThan1.IN27
addr_in[5] => LessThan2.IN27
addr_in[5] => addr_out.DATAA
addr_in[6] => LessThan0.IN26
addr_in[6] => LessThan1.IN26
addr_in[6] => LessThan2.IN26
addr_in[6] => addr_out.DATAA
addr_in[7] => LessThan0.IN25
addr_in[7] => LessThan1.IN25
addr_in[7] => LessThan2.IN25
addr_in[7] => addr_out.DATAA
addr_in[8] => LessThan0.IN24
addr_in[8] => LessThan1.IN24
addr_in[8] => Add0.IN16
addr_in[8] => LessThan2.IN24
addr_in[8] => addr_out.DATAA
addr_in[9] => LessThan0.IN23
addr_in[9] => LessThan1.IN23
addr_in[9] => Add0.IN15
addr_in[9] => LessThan2.IN23
addr_in[9] => addr_out.DATAA
addr_in[10] => LessThan0.IN22
addr_in[10] => LessThan1.IN22
addr_in[10] => Add0.IN14
addr_in[10] => LessThan2.IN22
addr_in[10] => addr_out.DATAA
addr_in[11] => LessThan0.IN21
addr_in[11] => LessThan1.IN21
addr_in[11] => Add0.IN13
addr_in[11] => LessThan2.IN21
addr_in[11] => addr_out.DATAA
addr_in[12] => LessThan0.IN20
addr_in[12] => LessThan1.IN20
addr_in[12] => Add0.IN12
addr_in[12] => LessThan2.IN20
addr_in[12] => Add1.IN8
addr_in[12] => addr_out.DATAA
addr_in[13] => LessThan0.IN19
addr_in[13] => LessThan1.IN19
addr_in[13] => Add0.IN11
addr_in[13] => LessThan2.IN19
addr_in[13] => Add1.IN7
addr_in[13] => addr_out.DATAA
addr_in[14] => ~NO_FANOUT~
addr_in[15] => ~NO_FANOUT~
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:write_decode
addr_in[0] => LessThan0.IN32
addr_in[0] => LessThan1.IN32
addr_in[0] => LessThan2.IN32
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => LessThan0.IN31
addr_in[1] => LessThan1.IN31
addr_in[1] => LessThan2.IN31
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => LessThan0.IN30
addr_in[2] => LessThan1.IN30
addr_in[2] => LessThan2.IN30
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => LessThan0.IN29
addr_in[3] => LessThan1.IN29
addr_in[3] => LessThan2.IN29
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => LessThan0.IN28
addr_in[4] => LessThan1.IN28
addr_in[4] => LessThan2.IN28
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => LessThan0.IN27
addr_in[5] => LessThan1.IN27
addr_in[5] => LessThan2.IN27
addr_in[5] => addr_out.DATAA
addr_in[6] => LessThan0.IN26
addr_in[6] => LessThan1.IN26
addr_in[6] => LessThan2.IN26
addr_in[6] => addr_out.DATAA
addr_in[7] => LessThan0.IN25
addr_in[7] => LessThan1.IN25
addr_in[7] => LessThan2.IN25
addr_in[7] => addr_out.DATAA
addr_in[8] => LessThan0.IN24
addr_in[8] => LessThan1.IN24
addr_in[8] => Add0.IN16
addr_in[8] => LessThan2.IN24
addr_in[8] => addr_out.DATAA
addr_in[9] => LessThan0.IN23
addr_in[9] => LessThan1.IN23
addr_in[9] => Add0.IN15
addr_in[9] => LessThan2.IN23
addr_in[9] => addr_out.DATAA
addr_in[10] => LessThan0.IN22
addr_in[10] => LessThan1.IN22
addr_in[10] => Add0.IN14
addr_in[10] => LessThan2.IN22
addr_in[10] => addr_out.DATAA
addr_in[11] => LessThan0.IN21
addr_in[11] => LessThan1.IN21
addr_in[11] => Add0.IN13
addr_in[11] => LessThan2.IN21
addr_in[11] => addr_out.DATAA
addr_in[12] => LessThan0.IN20
addr_in[12] => LessThan1.IN20
addr_in[12] => Add0.IN12
addr_in[12] => LessThan2.IN20
addr_in[12] => Add1.IN8
addr_in[12] => addr_out.DATAA
addr_in[13] => LessThan0.IN19
addr_in[13] => LessThan1.IN19
addr_in[13] => Add0.IN11
addr_in[13] => LessThan2.IN19
addr_in[13] => Add1.IN7
addr_in[13] => addr_out.DATAA
addr_in[14] => ~NO_FANOUT~
addr_in[15] => ~NO_FANOUT~
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode
addr_in[0] => LessThan0.IN32
addr_in[0] => LessThan1.IN32
addr_in[0] => LessThan2.IN32
addr_in[0] => LessThan3.IN32
addr_in[0] => LessThan4.IN32
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => LessThan0.IN31
addr_in[1] => LessThan1.IN31
addr_in[1] => LessThan2.IN31
addr_in[1] => LessThan3.IN31
addr_in[1] => LessThan4.IN31
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => LessThan0.IN30
addr_in[2] => LessThan1.IN30
addr_in[2] => LessThan2.IN30
addr_in[2] => LessThan3.IN30
addr_in[2] => LessThan4.IN30
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => LessThan0.IN29
addr_in[3] => LessThan1.IN29
addr_in[3] => LessThan2.IN29
addr_in[3] => LessThan3.IN29
addr_in[3] => addr_out.DATAA
addr_in[3] => addr_out.DATAB
addr_in[3] => LessThan4.IN29
addr_in[3] => addr_out.DATAA
addr_in[4] => LessThan0.IN28
addr_in[4] => LessThan1.IN28
addr_in[4] => LessThan2.IN28
addr_in[4] => LessThan3.IN28
addr_in[4] => addr_out.DATAA
addr_in[4] => addr_out.DATAB
addr_in[4] => LessThan4.IN28
addr_in[4] => addr_out.DATAA
addr_in[5] => LessThan0.IN27
addr_in[5] => LessThan1.IN27
addr_in[5] => LessThan2.IN27
addr_in[5] => LessThan3.IN27
addr_in[5] => addr_out.DATAA
addr_in[5] => addr_out.DATAB
addr_in[5] => LessThan4.IN27
addr_in[5] => Add0.IN22
addr_in[5] => addr_out.DATAA
addr_in[6] => LessThan0.IN26
addr_in[6] => LessThan1.IN26
addr_in[6] => LessThan2.IN26
addr_in[6] => LessThan3.IN26
addr_in[6] => addr_out.DATAA
addr_in[6] => addr_out.DATAB
addr_in[6] => LessThan4.IN26
addr_in[6] => Add0.IN21
addr_in[6] => addr_out.DATAA
addr_in[7] => LessThan0.IN25
addr_in[7] => LessThan1.IN25
addr_in[7] => LessThan2.IN25
addr_in[7] => LessThan3.IN25
addr_in[7] => addr_out.DATAA
addr_in[7] => addr_out.DATAB
addr_in[7] => LessThan4.IN25
addr_in[7] => Add0.IN20
addr_in[7] => addr_out.DATAA
addr_in[8] => LessThan0.IN24
addr_in[8] => LessThan1.IN24
addr_in[8] => LessThan2.IN24
addr_in[8] => LessThan3.IN24
addr_in[8] => addr_out.DATAA
addr_in[8] => addr_out.DATAB
addr_in[8] => LessThan4.IN24
addr_in[8] => Add0.IN19
addr_in[8] => addr_out.DATAA
addr_in[9] => LessThan0.IN23
addr_in[9] => LessThan1.IN23
addr_in[9] => LessThan2.IN23
addr_in[9] => LessThan3.IN23
addr_in[9] => addr_out.DATAA
addr_in[9] => addr_out.DATAB
addr_in[9] => LessThan4.IN23
addr_in[9] => Add0.IN18
addr_in[9] => addr_out.DATAA
addr_in[10] => LessThan0.IN22
addr_in[10] => LessThan1.IN22
addr_in[10] => LessThan2.IN22
addr_in[10] => LessThan3.IN22
addr_in[10] => addr_out.DATAA
addr_in[10] => addr_out.DATAB
addr_in[10] => LessThan4.IN22
addr_in[10] => Add0.IN17
addr_in[10] => addr_out.DATAA
addr_in[11] => LessThan0.IN21
addr_in[11] => LessThan1.IN21
addr_in[11] => LessThan2.IN21
addr_in[11] => LessThan3.IN21
addr_in[11] => addr_out.DATAA
addr_in[11] => addr_out.DATAB
addr_in[11] => LessThan4.IN21
addr_in[11] => Add0.IN16
addr_in[12] => LessThan0.IN20
addr_in[12] => LessThan1.IN20
addr_in[12] => LessThan2.IN20
addr_in[12] => LessThan3.IN20
addr_in[12] => addr_out.DATAA
addr_in[12] => addr_out.DATAB
addr_in[12] => LessThan4.IN20
addr_in[12] => Add0.IN15
addr_in[13] => LessThan0.IN19
addr_in[13] => LessThan1.IN19
addr_in[13] => LessThan2.IN19
addr_in[13] => LessThan3.IN19
addr_in[13] => addr_out.DATAA
addr_in[13] => addr_out.DATAB
addr_in[13] => LessThan4.IN19
addr_in[13] => Add0.IN14
addr_in[14] => LessThan0.IN18
addr_in[14] => LessThan1.IN18
addr_in[14] => LessThan2.IN18
addr_in[14] => LessThan3.IN18
addr_in[14] => addr_out.DATAA
addr_in[14] => addr_out.DATAB
addr_in[14] => LessThan4.IN18
addr_in[14] => Add0.IN13
addr_in[15] => LessThan0.IN17
addr_in[15] => LessThan1.IN17
addr_in[15] => LessThan2.IN17
addr_in[15] => LessThan3.IN17
addr_in[15] => addr_out.DATAA
addr_in[15] => addr_out.DATAB
addr_in[15] => LessThan4.IN17
addr_in[15] => Add0.IN12
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_valid <= always0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[15].CLK
clk => mem_arr.waddr_a[14].CLK
clk => mem_arr.waddr_a[13].CLK
clk => mem_arr.waddr_a[12].CLK
clk => mem_arr.waddr_a[11].CLK
clk => mem_arr.waddr_a[10].CLK
clk => mem_arr.waddr_a[9].CLK
clk => mem_arr.waddr_a[8].CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
addr_1[8] => mem_arr.waddr_a[8].DATAIN
addr_1[8] => mem_arr.WADDR8
addr_1[8] => mem_arr.RADDR8
addr_1[9] => mem_arr.waddr_a[9].DATAIN
addr_1[9] => mem_arr.WADDR9
addr_1[9] => mem_arr.RADDR9
addr_1[10] => mem_arr.waddr_a[10].DATAIN
addr_1[10] => mem_arr.WADDR10
addr_1[10] => mem_arr.RADDR10
addr_1[11] => mem_arr.waddr_a[11].DATAIN
addr_1[11] => mem_arr.WADDR11
addr_1[11] => mem_arr.RADDR11
addr_1[12] => mem_arr.waddr_a[12].DATAIN
addr_1[12] => mem_arr.WADDR12
addr_1[12] => mem_arr.RADDR12
addr_1[13] => mem_arr.waddr_a[13].DATAIN
addr_1[13] => mem_arr.WADDR13
addr_1[13] => mem_arr.RADDR13
addr_1[14] => mem_arr.waddr_a[14].DATAIN
addr_1[14] => mem_arr.WADDR14
addr_1[14] => mem_arr.RADDR14
addr_1[15] => mem_arr.waddr_a[15].DATAIN
addr_1[15] => mem_arr.WADDR15
addr_1[15] => mem_arr.RADDR15
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
addr_2[8] => mem_arr.PORTBRADDR8
addr_2[9] => mem_arr.PORTBRADDR9
addr_2[10] => mem_arr.PORTBRADDR10
addr_2[11] => mem_arr.PORTBRADDR11
addr_2[12] => mem_arr.PORTBRADDR12
addr_2[13] => mem_arr.PORTBRADDR13
addr_2[14] => mem_arr.PORTBRADDR14
addr_2[15] => mem_arr.PORTBRADDR15
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[13].CLK
clk => mem_arr.waddr_a[12].CLK
clk => mem_arr.waddr_a[11].CLK
clk => mem_arr.waddr_a[10].CLK
clk => mem_arr.waddr_a[9].CLK
clk => mem_arr.waddr_a[8].CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
addr_1[8] => mem_arr.waddr_a[8].DATAIN
addr_1[8] => mem_arr.WADDR8
addr_1[8] => mem_arr.RADDR8
addr_1[9] => mem_arr.waddr_a[9].DATAIN
addr_1[9] => mem_arr.WADDR9
addr_1[9] => mem_arr.RADDR9
addr_1[10] => mem_arr.waddr_a[10].DATAIN
addr_1[10] => mem_arr.WADDR10
addr_1[10] => mem_arr.RADDR10
addr_1[11] => mem_arr.waddr_a[11].DATAIN
addr_1[11] => mem_arr.WADDR11
addr_1[11] => mem_arr.RADDR11
addr_1[12] => mem_arr.waddr_a[12].DATAIN
addr_1[12] => mem_arr.WADDR12
addr_1[12] => mem_arr.RADDR12
addr_1[13] => mem_arr.waddr_a[13].DATAIN
addr_1[13] => mem_arr.WADDR13
addr_1[13] => mem_arr.RADDR13
addr_1[14] => ~NO_FANOUT~
addr_1[15] => ~NO_FANOUT~
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
addr_2[8] => mem_arr.PORTBRADDR8
addr_2[9] => mem_arr.PORTBRADDR9
addr_2[10] => mem_arr.PORTBRADDR10
addr_2[11] => mem_arr.PORTBRADDR11
addr_2[12] => mem_arr.PORTBRADDR12
addr_2[13] => mem_arr.PORTBRADDR13
addr_2[14] => ~NO_FANOUT~
addr_2[15] => ~NO_FANOUT~
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst
clk => mem_start_addr[0].CLK
clk => mem_start_addr[1].CLK
clk => mem_start_addr[2].CLK
clk => mem_start_addr[3].CLK
clk => mem_start_addr[4].CLK
clk => mem_start_addr[5].CLK
clk => mem_start_addr[6].CLK
clk => mem_start_addr[7].CLK
clk => mem_start_addr[8].CLK
clk => mem_start_addr[9].CLK
clk => mem_start_addr[10].CLK
clk => mem_start_addr[11].CLK
clk => mem_start_addr[12].CLK
clk => mem_start_addr[13].CLK
clk => mem_start_addr[14].CLK
clk => mem_start_addr[15].CLK
clk => spram_addr_old[0].CLK
clk => spram_addr_old[1].CLK
clk => spram_addr_old[2].CLK
clk => spram_addr_old[3].CLK
clk => spram_addr_old[4].CLK
clk => spram_addr_old[5].CLK
clk => spram_addr_old[6].CLK
clk => spram_addr_old[7].CLK
clk => busy~reg0.CLK
clk => mem_write_en~reg0.CLK
clk => mem_data_out[0]~reg0.CLK
clk => mem_data_out[1]~reg0.CLK
clk => mem_data_out[2]~reg0.CLK
clk => mem_data_out[3]~reg0.CLK
clk => mem_data_out[4]~reg0.CLK
clk => mem_data_out[5]~reg0.CLK
clk => mem_data_out[6]~reg0.CLK
clk => mem_data_out[7]~reg0.CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => state~8.DATAIN
rst => mem_start_addr[0].ACLR
rst => mem_start_addr[1].ACLR
rst => mem_start_addr[2].ACLR
rst => mem_start_addr[3].ACLR
rst => mem_start_addr[4].ACLR
rst => mem_start_addr[5].ACLR
rst => mem_start_addr[6].ACLR
rst => mem_start_addr[7].ACLR
rst => mem_start_addr[8].ACLR
rst => mem_start_addr[9].ACLR
rst => mem_start_addr[10].ACLR
rst => mem_start_addr[11].ACLR
rst => mem_start_addr[12].ACLR
rst => mem_start_addr[13].ACLR
rst => mem_start_addr[14].ACLR
rst => mem_start_addr[15].ACLR
rst => spram_addr_old[0].ACLR
rst => spram_addr_old[1].ACLR
rst => spram_addr_old[2].ACLR
rst => spram_addr_old[3].ACLR
rst => spram_addr_old[4].ACLR
rst => spram_addr_old[5].ACLR
rst => spram_addr_old[6].ACLR
rst => spram_addr_old[7].ACLR
rst => busy~reg0.ACLR
rst => mem_write_en~reg0.ACLR
rst => mem_data_out[0]~reg0.ACLR
rst => mem_data_out[1]~reg0.ACLR
rst => mem_data_out[2]~reg0.ACLR
rst => mem_data_out[3]~reg0.ACLR
rst => mem_data_out[4]~reg0.ACLR
rst => mem_data_out[5]~reg0.ACLR
rst => mem_data_out[6]~reg0.ACLR
rst => mem_data_out[7]~reg0.ACLR
rst => mem_addr[0]~reg0.ACLR
rst => mem_addr[1]~reg0.ACLR
rst => mem_addr[2]~reg0.ACLR
rst => mem_addr[3]~reg0.ACLR
rst => mem_addr[4]~reg0.ACLR
rst => mem_addr[5]~reg0.ACLR
rst => mem_addr[6]~reg0.ACLR
rst => mem_addr[7]~reg0.ACLR
rst => mem_addr[8]~reg0.ACLR
rst => mem_addr[9]~reg0.ACLR
rst => mem_addr[10]~reg0.ACLR
rst => mem_addr[11]~reg0.ACLR
rst => mem_addr[12]~reg0.ACLR
rst => mem_addr[13]~reg0.ACLR
rst => mem_addr[14]~reg0.ACLR
rst => mem_addr[15]~reg0.ACLR
rst => state~10.DATAIN
cpu_addr[0] => Equal0.IN15
cpu_addr[1] => Equal0.IN14
cpu_addr[2] => Equal0.IN2
cpu_addr[3] => Equal0.IN13
cpu_addr[4] => Equal0.IN1
cpu_addr[5] => Equal0.IN12
cpu_addr[6] => Equal0.IN11
cpu_addr[7] => Equal0.IN10
cpu_addr[8] => Equal0.IN9
cpu_addr[9] => Equal0.IN8
cpu_addr[10] => Equal0.IN7
cpu_addr[11] => Equal0.IN6
cpu_addr[12] => Equal0.IN5
cpu_addr[13] => Equal0.IN4
cpu_addr[14] => Equal0.IN0
cpu_addr[15] => Equal0.IN3
cpu_data[0] => mem_start_addr.DATAB
cpu_data[1] => mem_start_addr.DATAB
cpu_data[2] => mem_start_addr.DATAB
cpu_data[3] => mem_start_addr.DATAB
cpu_data[4] => mem_start_addr.DATAB
cpu_data[5] => mem_start_addr.DATAB
cpu_data[6] => mem_start_addr.DATAB
cpu_data[7] => mem_start_addr.DATAB
cpu_write_en => always0.IN1
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_in[0] => Selector46.IN2
mem_data_in[0] => spram_addr_old[0].DATAIN
mem_data_in[1] => Selector45.IN2
mem_data_in[1] => spram_addr_old[1].DATAIN
mem_data_in[2] => Selector44.IN2
mem_data_in[2] => spram_addr_old[2].DATAIN
mem_data_in[3] => Selector43.IN2
mem_data_in[3] => spram_addr_old[3].DATAIN
mem_data_in[4] => Selector42.IN2
mem_data_in[4] => spram_addr_old[4].DATAIN
mem_data_in[5] => Selector41.IN2
mem_data_in[5] => spram_addr_old[5].DATAIN
mem_data_in[6] => Selector40.IN2
mem_data_in[6] => spram_addr_old[6].DATAIN
mem_data_in[7] => Selector39.IN2
mem_data_in[7] => spram_addr_old[7].DATAIN
mem_data_out[0] <= mem_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[1] <= mem_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[2] <= mem_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[3] <= mem_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[4] <= mem_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[5] <= mem_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[6] <= mem_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[7] <= mem_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_en <= mem_write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1
clk => joycon_cpu_reg[0]~reg0.CLK
clk => joycon_cpu_reg[1]~reg0.CLK
clk => joycon_cpu_reg[2]~reg0.CLK
clk => joycon_cpu_reg[3]~reg0.CLK
clk => joycon_cpu_reg[4]~reg0.CLK
clk => joycon_cpu_reg[5]~reg0.CLK
clk => joycon_cpu_reg[6]~reg0.CLK
clk => joycon_cpu_reg[7]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => joycon_cpu_reg[0]~reg0.ENA
rst => joycon_cpu_reg[7]~reg0.ENA
rst => joycon_cpu_reg[6]~reg0.ENA
rst => joycon_cpu_reg[5]~reg0.ENA
rst => joycon_cpu_reg[4]~reg0.ENA
rst => joycon_cpu_reg[3]~reg0.ENA
rst => joycon_cpu_reg[2]~reg0.ENA
rst => joycon_cpu_reg[1]~reg0.ENA
cpu_addr[0] => Equal0.IN15
cpu_addr[1] => Equal0.IN3
cpu_addr[2] => Equal0.IN2
cpu_addr[3] => Equal0.IN14
cpu_addr[4] => Equal0.IN1
cpu_addr[5] => Equal0.IN13
cpu_addr[6] => Equal0.IN12
cpu_addr[7] => Equal0.IN11
cpu_addr[8] => Equal0.IN10
cpu_addr[9] => Equal0.IN9
cpu_addr[10] => Equal0.IN8
cpu_addr[11] => Equal0.IN7
cpu_addr[12] => Equal0.IN6
cpu_addr[13] => Equal0.IN5
cpu_addr[14] => Equal0.IN0
cpu_addr[15] => Equal0.IN4
cpu_write_en => always0.IN0
cpu_read_en => always0.IN1
joycon_cpu_reg[0] <= joycon_cpu_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[1] <= joycon_cpu_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[2] <= joycon_cpu_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[3] <= joycon_cpu_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[4] <= joycon_cpu_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[5] <= joycon_cpu_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[6] <= joycon_cpu_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[7] <= joycon_cpu_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_ctrl_input[0] => Mux0.IN7
joycon_ctrl_input[1] => Mux0.IN6
joycon_ctrl_input[2] => Mux0.IN5
joycon_ctrl_input[3] => Mux0.IN4
joycon_ctrl_input[4] => Mux0.IN3
joycon_ctrl_input[5] => Mux0.IN2
joycon_ctrl_input[6] => Mux0.IN1
joycon_ctrl_input[7] => Mux0.IN0


|nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2
clk => joycon_cpu_reg[0]~reg0.CLK
clk => joycon_cpu_reg[1]~reg0.CLK
clk => joycon_cpu_reg[2]~reg0.CLK
clk => joycon_cpu_reg[3]~reg0.CLK
clk => joycon_cpu_reg[4]~reg0.CLK
clk => joycon_cpu_reg[5]~reg0.CLK
clk => joycon_cpu_reg[6]~reg0.CLK
clk => joycon_cpu_reg[7]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => joycon_cpu_reg[0]~reg0.ENA
rst => joycon_cpu_reg[7]~reg0.ENA
rst => joycon_cpu_reg[6]~reg0.ENA
rst => joycon_cpu_reg[5]~reg0.ENA
rst => joycon_cpu_reg[4]~reg0.ENA
rst => joycon_cpu_reg[3]~reg0.ENA
rst => joycon_cpu_reg[2]~reg0.ENA
rst => joycon_cpu_reg[1]~reg0.ENA
cpu_addr[0] => Equal0.IN4
cpu_addr[1] => Equal0.IN3
cpu_addr[2] => Equal0.IN2
cpu_addr[3] => Equal0.IN15
cpu_addr[4] => Equal0.IN1
cpu_addr[5] => Equal0.IN14
cpu_addr[6] => Equal0.IN13
cpu_addr[7] => Equal0.IN12
cpu_addr[8] => Equal0.IN11
cpu_addr[9] => Equal0.IN10
cpu_addr[10] => Equal0.IN9
cpu_addr[11] => Equal0.IN8
cpu_addr[12] => Equal0.IN7
cpu_addr[13] => Equal0.IN6
cpu_addr[14] => Equal0.IN0
cpu_addr[15] => Equal0.IN5
cpu_write_en => always0.IN0
cpu_read_en => always0.IN1
joycon_cpu_reg[0] <= joycon_cpu_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[1] <= joycon_cpu_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[2] <= joycon_cpu_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[3] <= joycon_cpu_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[4] <= joycon_cpu_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[5] <= joycon_cpu_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[6] <= joycon_cpu_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_cpu_reg[7] <= joycon_cpu_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joycon_ctrl_input[0] => Mux0.IN7
joycon_ctrl_input[1] => Mux0.IN6
joycon_ctrl_input[2] => Mux0.IN5
joycon_ctrl_input[3] => Mux0.IN4
joycon_ctrl_input[4] => Mux0.IN3
joycon_ctrl_input[5] => Mux0.IN2
joycon_ctrl_input[6] => Mux0.IN1
joycon_ctrl_input[7] => Mux0.IN0


|nes_fpga_top_lvl|vga_controller:vga_ctrl_inst
clk => clk.IN1
vga_row_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_row_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_col_out[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vga_data[0] => vga_data[0].IN1
vga_data[1] => vga_data[1].IN1
vga_data[2] => vga_data[2].IN1
vga_data[3] => vga_data[3].IN1
vga_data[4] => vga_data[4].IN1
vga_data[5] => vga_data[5].IN1
vga_data[6] => vga_data[6].IN1
vga_data[7] => vga_data[7].IN1
vga_done <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= VGA_SYNC:vga_sync_inst.port4
hsync <= VGA_SYNC:vga_sync_inst.port1
vsync <= VGA_SYNC:vga_sync_inst.port2
blank_n <= VGA_SYNC:vga_sync_inst.port3
sync_n <= <VCC>
R[0] <= vga_color_decode:color_decode_inst.port1
R[1] <= vga_color_decode:color_decode_inst.port1
R[2] <= vga_color_decode:color_decode_inst.port1
R[3] <= vga_color_decode:color_decode_inst.port1
R[4] <= vga_color_decode:color_decode_inst.port1
R[5] <= vga_color_decode:color_decode_inst.port1
R[6] <= vga_color_decode:color_decode_inst.port1
R[7] <= vga_color_decode:color_decode_inst.port1
G[0] <= vga_color_decode:color_decode_inst.port2
G[1] <= vga_color_decode:color_decode_inst.port2
G[2] <= vga_color_decode:color_decode_inst.port2
G[3] <= vga_color_decode:color_decode_inst.port2
G[4] <= vga_color_decode:color_decode_inst.port2
G[5] <= vga_color_decode:color_decode_inst.port2
G[6] <= vga_color_decode:color_decode_inst.port2
G[7] <= vga_color_decode:color_decode_inst.port2
B[0] <= vga_color_decode:color_decode_inst.port3
B[1] <= vga_color_decode:color_decode_inst.port3
B[2] <= vga_color_decode:color_decode_inst.port3
B[3] <= vga_color_decode:color_decode_inst.port3
B[4] <= vga_color_decode:color_decode_inst.port3
B[5] <= vga_color_decode:color_decode_inst.port3
B[6] <= vga_color_decode:color_decode_inst.port3
B[7] <= vga_color_decode:color_decode_inst.port3


|nes_fpga_top_lvl|vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => eof~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
clock_25Mhz => pixel_clock.DATAIN
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on_int.DB_MAX_OUTPUT_PORT_TYPE
pixel_clock <= clock_25Mhz.DB_MAX_OUTPUT_PORT_TYPE
eof <= eof~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|vga_controller:vga_ctrl_inst|vga_color_decode:color_decode_inst
vga_buffer_byte[0] => Decoder0.IN7
vga_buffer_byte[1] => Decoder0.IN6
vga_buffer_byte[2] => Decoder0.IN5
vga_buffer_byte[3] => Decoder0.IN4
vga_buffer_byte[4] => Decoder0.IN3
vga_buffer_byte[5] => Decoder0.IN2
vga_buffer_byte[6] => Decoder0.IN1
vga_buffer_byte[7] => Decoder0.IN0
R[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|vga_mem:vga_mem_inst
clk => clk.IN1
ppu_row[0] => ppu_addr[8].IN1
ppu_row[1] => ppu_addr[9].IN1
ppu_row[2] => ppu_addr[10].IN1
ppu_row[3] => ppu_addr[11].IN1
ppu_row[4] => ppu_addr[12].IN1
ppu_row[5] => ppu_addr[13].IN1
ppu_row[6] => ppu_addr[14].IN1
ppu_row[7] => ppu_addr[15].IN1
ppu_row[8] => ~NO_FANOUT~
ppu_col[0] => ppu_addr[0].IN1
ppu_col[1] => ppu_addr[1].IN1
ppu_col[2] => ppu_addr[2].IN1
ppu_col[3] => ppu_addr[3].IN1
ppu_col[4] => ppu_addr[4].IN1
ppu_col[5] => ppu_addr[5].IN1
ppu_col[6] => ppu_addr[6].IN1
ppu_col[7] => ppu_addr[7].IN1
ppu_col[8] => ~NO_FANOUT~
ppu_data[0] => ppu_data[0].IN1
ppu_data[1] => ppu_data[1].IN1
ppu_data[2] => ppu_data[2].IN1
ppu_data[3] => ppu_data[3].IN1
ppu_data[4] => ppu_data[4].IN1
ppu_data[5] => ppu_data[5].IN1
ppu_data[6] => ppu_data[6].IN1
ppu_data[7] => ppu_data[7].IN1
ppu_write_en => ppu_w_e.IN1
vga_row[0] => LessThan0.IN20
vga_row[0] => comb.DATAB
vga_row[0] => LessThan2.IN20
vga_row[1] => LessThan0.IN19
vga_row[1] => comb.DATAB
vga_row[1] => LessThan2.IN19
vga_row[2] => LessThan0.IN18
vga_row[2] => comb.DATAB
vga_row[2] => LessThan2.IN18
vga_row[3] => LessThan0.IN17
vga_row[3] => comb.DATAB
vga_row[3] => LessThan2.IN17
vga_row[4] => LessThan0.IN16
vga_row[4] => comb.DATAB
vga_row[4] => LessThan2.IN16
vga_row[5] => LessThan0.IN15
vga_row[5] => comb.DATAB
vga_row[5] => LessThan2.IN15
vga_row[6] => LessThan0.IN14
vga_row[6] => comb.DATAB
vga_row[6] => LessThan2.IN14
vga_row[7] => LessThan0.IN13
vga_row[7] => comb.DATAB
vga_row[7] => LessThan2.IN13
vga_row[8] => LessThan0.IN12
vga_row[8] => LessThan2.IN12
vga_row[9] => LessThan0.IN11
vga_row[9] => LessThan2.IN11
vga_col[0] => LessThan1.IN20
vga_col[0] => comb.DATAB
vga_col[0] => LessThan3.IN20
vga_col[1] => LessThan1.IN19
vga_col[1] => comb.DATAB
vga_col[1] => LessThan3.IN19
vga_col[2] => LessThan1.IN18
vga_col[2] => comb.DATAB
vga_col[2] => LessThan3.IN18
vga_col[3] => LessThan1.IN17
vga_col[3] => comb.DATAB
vga_col[3] => LessThan3.IN17
vga_col[4] => LessThan1.IN16
vga_col[4] => comb.DATAB
vga_col[4] => LessThan3.IN16
vga_col[5] => LessThan1.IN15
vga_col[5] => comb.DATAB
vga_col[5] => LessThan3.IN15
vga_col[6] => LessThan1.IN14
vga_col[6] => comb.DATAB
vga_col[6] => LessThan3.IN14
vga_col[7] => LessThan1.IN13
vga_col[7] => comb.DATAB
vga_col[7] => LessThan3.IN13
vga_col[8] => LessThan1.IN12
vga_col[8] => LessThan3.IN12
vga_col[9] => LessThan1.IN11
vga_col[9] => LessThan3.IN11
vga_data[0] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram
clk => mem_arr.we_a.CLK
clk => mem_arr.waddr_a[15].CLK
clk => mem_arr.waddr_a[14].CLK
clk => mem_arr.waddr_a[13].CLK
clk => mem_arr.waddr_a[12].CLK
clk => mem_arr.waddr_a[11].CLK
clk => mem_arr.waddr_a[10].CLK
clk => mem_arr.waddr_a[9].CLK
clk => mem_arr.waddr_a[8].CLK
clk => mem_arr.waddr_a[7].CLK
clk => mem_arr.waddr_a[6].CLK
clk => mem_arr.waddr_a[5].CLK
clk => mem_arr.waddr_a[4].CLK
clk => mem_arr.waddr_a[3].CLK
clk => mem_arr.waddr_a[2].CLK
clk => mem_arr.waddr_a[1].CLK
clk => mem_arr.waddr_a[0].CLK
clk => mem_arr.data_a[7].CLK
clk => mem_arr.data_a[6].CLK
clk => mem_arr.data_a[5].CLK
clk => mem_arr.data_a[4].CLK
clk => mem_arr.data_a[3].CLK
clk => mem_arr.data_a[2].CLK
clk => mem_arr.data_a[1].CLK
clk => mem_arr.data_a[0].CLK
clk => data_out_2[0]~reg0.CLK
clk => data_out_2[1]~reg0.CLK
clk => data_out_2[2]~reg0.CLK
clk => data_out_2[3]~reg0.CLK
clk => data_out_2[4]~reg0.CLK
clk => data_out_2[5]~reg0.CLK
clk => data_out_2[6]~reg0.CLK
clk => data_out_2[7]~reg0.CLK
clk => data_out_1[0]~reg0.CLK
clk => data_out_1[1]~reg0.CLK
clk => data_out_1[2]~reg0.CLK
clk => data_out_1[3]~reg0.CLK
clk => data_out_1[4]~reg0.CLK
clk => data_out_1[5]~reg0.CLK
clk => data_out_1[6]~reg0.CLK
clk => data_out_1[7]~reg0.CLK
clk => mem_arr.CLK0
addr_1[0] => mem_arr.waddr_a[0].DATAIN
addr_1[0] => mem_arr.WADDR
addr_1[0] => mem_arr.RADDR
addr_1[1] => mem_arr.waddr_a[1].DATAIN
addr_1[1] => mem_arr.WADDR1
addr_1[1] => mem_arr.RADDR1
addr_1[2] => mem_arr.waddr_a[2].DATAIN
addr_1[2] => mem_arr.WADDR2
addr_1[2] => mem_arr.RADDR2
addr_1[3] => mem_arr.waddr_a[3].DATAIN
addr_1[3] => mem_arr.WADDR3
addr_1[3] => mem_arr.RADDR3
addr_1[4] => mem_arr.waddr_a[4].DATAIN
addr_1[4] => mem_arr.WADDR4
addr_1[4] => mem_arr.RADDR4
addr_1[5] => mem_arr.waddr_a[5].DATAIN
addr_1[5] => mem_arr.WADDR5
addr_1[5] => mem_arr.RADDR5
addr_1[6] => mem_arr.waddr_a[6].DATAIN
addr_1[6] => mem_arr.WADDR6
addr_1[6] => mem_arr.RADDR6
addr_1[7] => mem_arr.waddr_a[7].DATAIN
addr_1[7] => mem_arr.WADDR7
addr_1[7] => mem_arr.RADDR7
addr_1[8] => mem_arr.waddr_a[8].DATAIN
addr_1[8] => mem_arr.WADDR8
addr_1[8] => mem_arr.RADDR8
addr_1[9] => mem_arr.waddr_a[9].DATAIN
addr_1[9] => mem_arr.WADDR9
addr_1[9] => mem_arr.RADDR9
addr_1[10] => mem_arr.waddr_a[10].DATAIN
addr_1[10] => mem_arr.WADDR10
addr_1[10] => mem_arr.RADDR10
addr_1[11] => mem_arr.waddr_a[11].DATAIN
addr_1[11] => mem_arr.WADDR11
addr_1[11] => mem_arr.RADDR11
addr_1[12] => mem_arr.waddr_a[12].DATAIN
addr_1[12] => mem_arr.WADDR12
addr_1[12] => mem_arr.RADDR12
addr_1[13] => mem_arr.waddr_a[13].DATAIN
addr_1[13] => mem_arr.WADDR13
addr_1[13] => mem_arr.RADDR13
addr_1[14] => mem_arr.waddr_a[14].DATAIN
addr_1[14] => mem_arr.WADDR14
addr_1[14] => mem_arr.RADDR14
addr_1[15] => mem_arr.waddr_a[15].DATAIN
addr_1[15] => mem_arr.WADDR15
addr_1[15] => mem_arr.RADDR15
data_in_1[0] => mem_arr.data_a[0].DATAIN
data_in_1[0] => mem_arr.DATAIN
data_in_1[1] => mem_arr.data_a[1].DATAIN
data_in_1[1] => mem_arr.DATAIN1
data_in_1[2] => mem_arr.data_a[2].DATAIN
data_in_1[2] => mem_arr.DATAIN2
data_in_1[3] => mem_arr.data_a[3].DATAIN
data_in_1[3] => mem_arr.DATAIN3
data_in_1[4] => mem_arr.data_a[4].DATAIN
data_in_1[4] => mem_arr.DATAIN4
data_in_1[5] => mem_arr.data_a[5].DATAIN
data_in_1[5] => mem_arr.DATAIN5
data_in_1[6] => mem_arr.data_a[6].DATAIN
data_in_1[6] => mem_arr.DATAIN6
data_in_1[7] => mem_arr.data_a[7].DATAIN
data_in_1[7] => mem_arr.DATAIN7
data_out_1[0] <= data_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[1] <= data_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[2] <= data_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[3] <= data_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[4] <= data_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[5] <= data_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[6] <= data_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_1[7] <= data_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => mem_arr.we_a.DATAIN
write_en => mem_arr.WE
addr_2[0] => mem_arr.PORTBRADDR
addr_2[1] => mem_arr.PORTBRADDR1
addr_2[2] => mem_arr.PORTBRADDR2
addr_2[3] => mem_arr.PORTBRADDR3
addr_2[4] => mem_arr.PORTBRADDR4
addr_2[5] => mem_arr.PORTBRADDR5
addr_2[6] => mem_arr.PORTBRADDR6
addr_2[7] => mem_arr.PORTBRADDR7
addr_2[8] => mem_arr.PORTBRADDR8
addr_2[9] => mem_arr.PORTBRADDR9
addr_2[10] => mem_arr.PORTBRADDR10
addr_2[11] => mem_arr.PORTBRADDR11
addr_2[12] => mem_arr.PORTBRADDR12
addr_2[13] => mem_arr.PORTBRADDR13
addr_2[14] => mem_arr.PORTBRADDR14
addr_2[15] => mem_arr.PORTBRADDR15
data_out_2[0] <= data_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[1] <= data_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[2] <= data_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[3] <= data_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[4] <= data_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[5] <= data_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[6] <= data_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_2[7] <= data_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst
clk => clk.IN2
rst => rst.IN1
uart_rx => uart_rx.IN1
uart_tx <= UART_TX:uart_tx_inst.port4
cpu_bus_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_addr[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_in[0] => Selector56.IN3
cpu_bus_data_in[1] => Selector55.IN3
cpu_bus_data_in[2] => Selector54.IN3
cpu_bus_data_in[3] => Selector53.IN3
cpu_bus_data_in[4] => Selector52.IN3
cpu_bus_data_in[5] => Selector51.IN3
cpu_bus_data_in[6] => Selector50.IN3
cpu_bus_data_in[7] => Selector49.IN3
cpu_bus_data_out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_data_out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_write_en <= cpu_bus_write_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_bus_read_en <= cpu_bus_read_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_halt <= cpu_halt~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rst <= cpu_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_is_halted => comb.IN1
cpu_sys_mux_ctrl <= comb.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= state_out.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= <GND>
state_out[5] <= <GND>
state_out[6] <= <GND>
state_out[7] <= <GND>


|nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst
clk => clk.IN1
rstn => rstn.IN1
rx => rx_r.DATAIN
rcv <= rcv.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
rstn => divcounter.OUTPUTSELECT
clk => divcounter[0].CLK
clk => divcounter[1].CLK
clk => divcounter[2].CLK
clk => divcounter[3].CLK
clk => divcounter[4].CLK
clk => divcounter[5].CLK
clk => divcounter[6].CLK
clk => divcounter[7].CLK
clk => divcounter[8].CLK
clk => divcounter[9].CLK
clk => divcounter[10].CLK
clk => divcounter[11].CLK
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => divcounter.OUTPUTSELECT
clk_ena => clk_out.DATAB
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst
i_Clock => r_TX_Data[0].CLK
i_Clock => r_TX_Data[1].CLK
i_Clock => r_TX_Data[2].CLK
i_Clock => r_TX_Data[3].CLK
i_Clock => r_TX_Data[4].CLK
i_Clock => r_TX_Data[5].CLK
i_Clock => r_TX_Data[6].CLK
i_Clock => r_TX_Data[7].CLK
i_Clock => r_TX_Active.CLK
i_Clock => r_Bit_Index[0].CLK
i_Clock => r_Bit_Index[1].CLK
i_Clock => r_Bit_Index[2].CLK
i_Clock => r_Clock_Count[0].CLK
i_Clock => r_Clock_Count[1].CLK
i_Clock => r_Clock_Count[2].CLK
i_Clock => r_Clock_Count[3].CLK
i_Clock => r_Clock_Count[4].CLK
i_Clock => r_Clock_Count[5].CLK
i_Clock => r_Clock_Count[6].CLK
i_Clock => r_Clock_Count[7].CLK
i_Clock => r_Clock_Count[8].CLK
i_Clock => r_Clock_Count[9].CLK
i_Clock => r_Clock_Count[10].CLK
i_Clock => r_Clock_Count[11].CLK
i_Clock => r_Clock_Count[12].CLK
i_Clock => r_Clock_Count[13].CLK
i_Clock => r_Clock_Count[14].CLK
i_Clock => r_Clock_Count[15].CLK
i_Clock => r_TX_Done.CLK
i_Clock => o_TX_Serial~reg0.CLK
i_Clock => r_SM_Main~1.DATAIN
i_TX_DV => r_TX_Active.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => r_TX_Data.OUTPUTSELECT
i_TX_DV => Selector23.IN3
i_TX_DV => Selector1.IN1
i_TX_DV => Selector22.IN2
i_TX_Byte[0] => r_TX_Data.DATAB
i_TX_Byte[1] => r_TX_Data.DATAB
i_TX_Byte[2] => r_TX_Data.DATAB
i_TX_Byte[3] => r_TX_Data.DATAB
i_TX_Byte[4] => r_TX_Data.DATAB
i_TX_Byte[5] => r_TX_Data.DATAB
i_TX_Byte[6] => r_TX_Data.DATAB
i_TX_Byte[7] => r_TX_Data.DATAB
o_TX_Active <= r_TX_Active.DB_MAX_OUTPUT_PORT_TYPE
o_TX_Serial <= o_TX_Serial~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_TX_Done <= r_TX_Done.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut
clk => clk.IN2
rst => rst.IN2
soft_rst => soft_rst.IN1
mem_addr[0] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[0] <= ie_fsm:inst_exec_inst.port4
mem_data_out[1] <= ie_fsm:inst_exec_inst.port4
mem_data_out[2] <= ie_fsm:inst_exec_inst.port4
mem_data_out[3] <= ie_fsm:inst_exec_inst.port4
mem_data_out[4] <= ie_fsm:inst_exec_inst.port4
mem_data_out[5] <= ie_fsm:inst_exec_inst.port4
mem_data_out[6] <= ie_fsm:inst_exec_inst.port4
mem_data_out[7] <= ie_fsm:inst_exec_inst.port4
mem_data_in[0] => mem_data_in[0].IN2
mem_data_in[1] => mem_data_in[1].IN2
mem_data_in[2] => mem_data_in[2].IN2
mem_data_in[3] => mem_data_in[3].IN2
mem_data_in[4] => mem_data_in[4].IN2
mem_data_in[5] => mem_data_in[5].IN2
mem_data_in[6] => mem_data_in[6].IN2
mem_data_in[7] => mem_data_in[7].IN2
mem_write_en <= ie_fsm:inst_exec_inst.port6
mem_read_en <= ie_fsm:inst_exec_inst.port7
pc_reset[0] => pc_reset[0].IN1
pc_reset[1] => pc_reset[1].IN1
pc_reset[2] => pc_reset[2].IN1
pc_reset[3] => pc_reset[3].IN1
pc_reset[4] => pc_reset[4].IN1
pc_reset[5] => pc_reset[5].IN1
pc_reset[6] => pc_reset[6].IN1
pc_reset[7] => pc_reset[7].IN1
pc_reset[8] => pc_reset[8].IN1
pc_reset[9] => pc_reset[9].IN1
pc_reset[10] => pc_reset[10].IN1
pc_reset[11] => pc_reset[11].IN1
pc_reset[12] => pc_reset[12].IN1
pc_reset[13] => pc_reset[13].IN1
pc_reset[14] => pc_reset[14].IN1
pc_reset[15] => pc_reset[15].IN1
ppu_status[0] => ppu_status[0].IN1
ppu_status[1] => ppu_status[1].IN1
ppu_status[2] => ppu_status[2].IN1
ppu_status[3] => ppu_status[3].IN1
ppu_status[4] => ppu_status[4].IN1
ppu_status[5] => ppu_status[5].IN1
ppu_status[6] => ppu_status[6].IN1
ppu_status[7] => ppu_status[7].IN1
halt => halt.IN2
nIRQ => nIRQ.IN1
pc_6502[0] <= pc_from_ie[0].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[1] <= pc_from_ie[1].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[2] <= pc_from_ie[2].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[3] <= pc_from_ie[3].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[4] <= pc_from_ie[4].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[5] <= pc_from_ie[5].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[6] <= pc_from_ie[6].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[7] <= pc_from_ie[7].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[8] <= pc_from_ie[8].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[9] <= pc_from_ie[9].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[10] <= pc_from_ie[10].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[11] <= pc_from_ie[11].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[12] <= pc_from_ie[12].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[13] <= pc_from_ie[13].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[14] <= pc_from_ie[14].DB_MAX_OUTPUT_PORT_TYPE
pc_6502[15] <= pc_from_ie[15].DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst
clk => b2b_access:b2b_inst.clk
clk => b2b_start.CLK
clk => addr_2[0].CLK
clk => addr_2[1].CLK
clk => addr_2[2].CLK
clk => addr_2[3].CLK
clk => addr_2[4].CLK
clk => addr_2[5].CLK
clk => addr_2[6].CLK
clk => addr_2[7].CLK
clk => addr_2[8].CLK
clk => addr_2[9].CLK
clk => addr_2[10].CLK
clk => addr_2[11].CLK
clk => addr_2[12].CLK
clk => addr_2[13].CLK
clk => addr_2[14].CLK
clk => addr_2[15].CLK
clk => addr_1[0].CLK
clk => addr_1[1].CLK
clk => addr_1[2].CLK
clk => addr_1[3].CLK
clk => addr_1[4].CLK
clk => addr_1[5].CLK
clk => addr_1[6].CLK
clk => addr_1[7].CLK
clk => addr_1[8].CLK
clk => addr_1[9].CLK
clk => addr_1[10].CLK
clk => addr_1[11].CLK
clk => addr_1[12].CLK
clk => addr_1[13].CLK
clk => addr_1[14].CLK
clk => addr_1[15].CLK
clk => new_op[0]~reg0.CLK
clk => new_op[1]~reg0.CLK
clk => new_op[2]~reg0.CLK
clk => new_op[3]~reg0.CLK
clk => new_op[4]~reg0.CLK
clk => new_op[5]~reg0.CLK
clk => new_op[6]~reg0.CLK
clk => new_op[7]~reg0.CLK
clk => addr_out[0]~reg0.CLK
clk => addr_out[1]~reg0.CLK
clk => addr_out[2]~reg0.CLK
clk => addr_out[3]~reg0.CLK
clk => addr_out[4]~reg0.CLK
clk => addr_out[5]~reg0.CLK
clk => addr_out[6]~reg0.CLK
clk => addr_out[7]~reg0.CLK
clk => addr_out[8]~reg0.CLK
clk => addr_out[9]~reg0.CLK
clk => addr_out[10]~reg0.CLK
clk => addr_out[11]~reg0.CLK
clk => addr_out[12]~reg0.CLK
clk => addr_out[13]~reg0.CLK
clk => addr_out[14]~reg0.CLK
clk => addr_out[15]~reg0.CLK
clk => imm_mode~reg0.CLK
clk => reg_load_flag[0]~reg0.CLK
clk => reg_load_flag[1]~reg0.CLK
clk => store_flag[0]~reg0.CLK
clk => store_flag[1]~reg0.CLK
clk => store_flag[2]~reg0.CLK
clk => mem_load_flag~reg0.CLK
clk => alu_op[0]~reg0.CLK
clk => alu_op[1]~reg0.CLK
clk => alu_op[2]~reg0.CLK
clk => alu_op[3]~reg0.CLK
clk => instr_reg[2][0].CLK
clk => instr_reg[2][1].CLK
clk => instr_reg[2][2].CLK
clk => instr_reg[2][3].CLK
clk => instr_reg[2][4].CLK
clk => instr_reg[2][5].CLK
clk => instr_reg[2][6].CLK
clk => instr_reg[2][7].CLK
clk => instr_reg[1][0].CLK
clk => instr_reg[1][1].CLK
clk => instr_reg[1][2].CLK
clk => instr_reg[1][3].CLK
clk => instr_reg[1][4].CLK
clk => instr_reg[1][5].CLK
clk => instr_reg[1][6].CLK
clk => instr_reg[1][7].CLK
clk => instr_reg[0][0].CLK
clk => instr_reg[0][1].CLK
clk => instr_reg[0][2].CLK
clk => instr_reg[0][3].CLK
clk => instr_reg[0][4].CLK
clk => instr_reg[0][5].CLK
clk => instr_reg[0][6].CLK
clk => instr_reg[0][7].CLK
clk => mem_addr_out[0].CLK
clk => mem_addr_out[1].CLK
clk => mem_addr_out[2].CLK
clk => mem_addr_out[3].CLK
clk => mem_addr_out[4].CLK
clk => mem_addr_out[5].CLK
clk => mem_addr_out[6].CLK
clk => mem_addr_out[7].CLK
clk => mem_addr_out[8].CLK
clk => mem_addr_out[9].CLK
clk => mem_addr_out[10].CLK
clk => mem_addr_out[11].CLK
clk => mem_addr_out[12].CLK
clk => mem_addr_out[13].CLK
clk => mem_addr_out[14].CLK
clk => mem_addr_out[15].CLK
clk => addr_pc[0].CLK
clk => addr_pc[1].CLK
clk => addr_pc[2].CLK
clk => addr_pc[3].CLK
clk => addr_pc[4].CLK
clk => addr_pc[5].CLK
clk => addr_pc[6].CLK
clk => addr_pc[7].CLK
clk => addr_pc[8].CLK
clk => addr_pc[9].CLK
clk => addr_pc[10].CLK
clk => addr_pc[11].CLK
clk => addr_pc[12].CLK
clk => addr_pc[13].CLK
clk => addr_pc[14].CLK
clk => addr_pc[15].CLK
clk => accessing_mem_bus~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => state~6.DATAIN
rst => b2b_access:b2b_inst.rst
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
rst => pc[8]~reg0.ACLR
rst => pc[9]~reg0.ACLR
rst => pc[10]~reg0.ACLR
rst => pc[11]~reg0.ACLR
rst => pc[12]~reg0.ACLR
rst => pc[13]~reg0.ACLR
rst => pc[14]~reg0.ACLR
rst => pc[15]~reg0.ACLR
rst => state~8.DATAIN
rst => addr_2[7].ENA
rst => addr_2[6].ENA
rst => addr_2[5].ENA
rst => addr_2[4].ENA
rst => addr_2[3].ENA
rst => addr_2[2].ENA
rst => addr_2[1].ENA
rst => addr_2[0].ENA
rst => b2b_start.ENA
rst => addr_2[8].ENA
rst => addr_2[9].ENA
rst => addr_2[10].ENA
rst => addr_2[11].ENA
rst => addr_2[12].ENA
rst => addr_2[13].ENA
rst => addr_2[14].ENA
rst => addr_2[15].ENA
rst => addr_1[0].ENA
rst => addr_1[1].ENA
rst => addr_1[2].ENA
rst => addr_1[3].ENA
rst => addr_1[4].ENA
rst => addr_1[5].ENA
rst => addr_1[6].ENA
rst => addr_1[7].ENA
rst => addr_1[8].ENA
rst => addr_1[9].ENA
rst => addr_1[10].ENA
rst => addr_1[11].ENA
rst => addr_1[12].ENA
rst => addr_1[13].ENA
rst => addr_1[14].ENA
rst => addr_1[15].ENA
rst => new_op[0]~reg0.ENA
rst => new_op[1]~reg0.ENA
rst => new_op[2]~reg0.ENA
rst => new_op[3]~reg0.ENA
rst => new_op[4]~reg0.ENA
rst => new_op[5]~reg0.ENA
rst => new_op[6]~reg0.ENA
rst => new_op[7]~reg0.ENA
rst => addr_out[0]~reg0.ENA
rst => addr_out[1]~reg0.ENA
rst => addr_out[2]~reg0.ENA
rst => addr_out[3]~reg0.ENA
rst => addr_out[4]~reg0.ENA
rst => addr_out[5]~reg0.ENA
rst => addr_out[6]~reg0.ENA
rst => addr_out[7]~reg0.ENA
rst => addr_out[8]~reg0.ENA
rst => addr_out[9]~reg0.ENA
rst => addr_out[10]~reg0.ENA
rst => addr_out[11]~reg0.ENA
rst => addr_out[12]~reg0.ENA
rst => addr_out[13]~reg0.ENA
rst => addr_out[14]~reg0.ENA
rst => addr_out[15]~reg0.ENA
rst => imm_mode~reg0.ENA
rst => reg_load_flag[0]~reg0.ENA
rst => reg_load_flag[1]~reg0.ENA
rst => store_flag[0]~reg0.ENA
rst => store_flag[1]~reg0.ENA
rst => store_flag[2]~reg0.ENA
rst => mem_load_flag~reg0.ENA
rst => alu_op[0]~reg0.ENA
rst => alu_op[1]~reg0.ENA
rst => alu_op[2]~reg0.ENA
rst => alu_op[3]~reg0.ENA
rst => instr_reg[2][0].ENA
rst => instr_reg[2][1].ENA
rst => instr_reg[2][2].ENA
rst => instr_reg[2][3].ENA
rst => instr_reg[2][4].ENA
rst => instr_reg[2][5].ENA
rst => instr_reg[2][6].ENA
rst => instr_reg[2][7].ENA
rst => instr_reg[1][0].ENA
rst => instr_reg[1][1].ENA
rst => instr_reg[1][2].ENA
rst => instr_reg[1][3].ENA
rst => instr_reg[1][4].ENA
rst => instr_reg[1][5].ENA
rst => instr_reg[1][6].ENA
rst => instr_reg[1][7].ENA
rst => instr_reg[0][0].ENA
rst => instr_reg[0][1].ENA
rst => instr_reg[0][2].ENA
rst => instr_reg[0][3].ENA
rst => instr_reg[0][4].ENA
rst => instr_reg[0][5].ENA
rst => instr_reg[0][6].ENA
rst => instr_reg[0][7].ENA
rst => mem_addr_out[0].ENA
rst => mem_addr_out[1].ENA
rst => mem_addr_out[2].ENA
rst => mem_addr_out[3].ENA
rst => mem_addr_out[4].ENA
rst => mem_addr_out[5].ENA
rst => mem_addr_out[6].ENA
rst => mem_addr_out[7].ENA
rst => mem_addr_out[8].ENA
rst => mem_addr_out[9].ENA
rst => mem_addr_out[10].ENA
rst => mem_addr_out[11].ENA
rst => mem_addr_out[12].ENA
rst => mem_addr_out[13].ENA
rst => mem_addr_out[14].ENA
rst => mem_addr_out[15].ENA
rst => addr_pc[0].ENA
rst => addr_pc[1].ENA
rst => addr_pc[2].ENA
rst => addr_pc[3].ENA
rst => addr_pc[4].ENA
rst => addr_pc[5].ENA
rst => addr_pc[6].ENA
rst => addr_pc[7].ENA
rst => addr_pc[8].ENA
rst => addr_pc[9].ENA
rst => addr_pc[10].ENA
rst => addr_pc[11].ENA
rst => addr_pc[12].ENA
rst => addr_pc[13].ENA
rst => addr_pc[14].ENA
rst => addr_pc[15].ENA
rst => accessing_mem_bus~reg0.ENA
addr_out[0] <= addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[0] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[1] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[2] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[3] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[4] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[5] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[6] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[7] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[8] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[9] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[10] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[11] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[12] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[13] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[14] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out_s[15] <= mem_addr_out_s.DB_MAX_OUTPUT_PORT_TYPE
mem_data_in[0] => instr_reg.DATAB
mem_data_in[0] => instr_reg.DATAB
mem_data_in[0] => instr_reg.DATAB
mem_data_in[0] => b2b_access:b2b_inst.mem_data_in[0]
mem_data_in[1] => instr_reg.DATAB
mem_data_in[1] => instr_reg.DATAB
mem_data_in[1] => instr_reg.DATAB
mem_data_in[1] => b2b_access:b2b_inst.mem_data_in[1]
mem_data_in[2] => instr_reg.DATAB
mem_data_in[2] => instr_reg.DATAB
mem_data_in[2] => instr_reg.DATAB
mem_data_in[2] => b2b_access:b2b_inst.mem_data_in[2]
mem_data_in[3] => instr_reg.DATAB
mem_data_in[3] => instr_reg.DATAB
mem_data_in[3] => instr_reg.DATAB
mem_data_in[3] => b2b_access:b2b_inst.mem_data_in[3]
mem_data_in[4] => instr_reg.DATAB
mem_data_in[4] => instr_reg.DATAB
mem_data_in[4] => instr_reg.DATAB
mem_data_in[4] => b2b_access:b2b_inst.mem_data_in[4]
mem_data_in[5] => instr_reg.DATAB
mem_data_in[5] => instr_reg.DATAB
mem_data_in[5] => instr_reg.DATAB
mem_data_in[5] => b2b_access:b2b_inst.mem_data_in[5]
mem_data_in[6] => instr_reg.DATAB
mem_data_in[6] => instr_reg.DATAB
mem_data_in[6] => instr_reg.DATAB
mem_data_in[6] => b2b_access:b2b_inst.mem_data_in[6]
mem_data_in[7] => instr_reg.DATAB
mem_data_in[7] => instr_reg.DATAB
mem_data_in[7] => instr_reg.DATAB
mem_data_in[7] => b2b_access:b2b_inst.mem_data_in[7]
new_op[0] <= new_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[1] <= new_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[2] <= new_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[3] <= new_op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[4] <= new_op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[5] <= new_op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[6] <= new_op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_op[7] <= new_op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= alu_op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ie[0] => addr_pc.DATAB
pc_ie[0] => mem_addr_out.DATAB
pc_ie[0] => Add3.IN32
pc_ie[0] => Add4.IN17
pc_ie[0] => Add14.IN32
pc_ie[0] => Mux15.IN181
pc_ie[0] => Mux15.IN182
pc_ie[0] => Mux15.IN183
pc_ie[0] => Mux15.IN184
pc_ie[0] => Mux15.IN185
pc_ie[0] => Mux15.IN186
pc_ie[0] => Mux15.IN187
pc_ie[0] => Mux15.IN188
pc_ie[0] => Mux15.IN189
pc_ie[0] => Mux15.IN190
pc_ie[0] => Mux15.IN191
pc_ie[0] => Mux15.IN192
pc_ie[0] => Mux15.IN193
pc_ie[0] => Mux15.IN194
pc_ie[0] => Mux15.IN195
pc_ie[0] => Mux15.IN196
pc_ie[0] => Mux15.IN197
pc_ie[0] => Mux15.IN198
pc_ie[0] => Mux15.IN199
pc_ie[0] => Mux15.IN200
pc_ie[0] => Mux15.IN201
pc_ie[0] => Mux15.IN202
pc_ie[0] => Mux15.IN203
pc_ie[0] => Mux15.IN204
pc_ie[0] => Mux15.IN205
pc_ie[0] => Mux15.IN206
pc_ie[0] => Mux15.IN207
pc_ie[0] => Mux15.IN208
pc_ie[0] => Mux15.IN209
pc_ie[0] => Mux15.IN210
pc_ie[0] => Mux15.IN211
pc_ie[0] => Mux15.IN212
pc_ie[0] => Mux15.IN213
pc_ie[0] => Mux15.IN214
pc_ie[0] => Mux15.IN215
pc_ie[0] => Mux15.IN216
pc_ie[0] => Mux15.IN217
pc_ie[0] => Mux15.IN218
pc_ie[0] => Mux15.IN219
pc_ie[0] => Mux15.IN220
pc_ie[0] => Mux15.IN221
pc_ie[0] => Mux15.IN222
pc_ie[0] => Mux15.IN223
pc_ie[0] => Mux15.IN224
pc_ie[0] => Mux15.IN225
pc_ie[0] => Mux15.IN226
pc_ie[0] => Mux15.IN227
pc_ie[0] => Mux15.IN228
pc_ie[0] => Mux15.IN229
pc_ie[0] => Mux15.IN230
pc_ie[0] => Mux15.IN231
pc_ie[0] => Mux15.IN232
pc_ie[0] => Mux15.IN233
pc_ie[0] => Mux15.IN234
pc_ie[0] => Mux15.IN235
pc_ie[0] => Mux15.IN236
pc_ie[0] => Mux15.IN237
pc_ie[0] => Mux15.IN238
pc_ie[0] => Mux15.IN239
pc_ie[0] => Mux15.IN240
pc_ie[0] => Mux15.IN241
pc_ie[0] => Mux15.IN242
pc_ie[0] => Mux15.IN243
pc_ie[0] => Mux15.IN244
pc_ie[0] => Mux15.IN245
pc_ie[0] => Mux15.IN246
pc_ie[0] => Mux15.IN247
pc_ie[0] => Mux15.IN248
pc_ie[0] => Mux15.IN249
pc_ie[0] => Mux15.IN250
pc_ie[0] => Mux15.IN251
pc_ie[0] => Mux15.IN252
pc_ie[0] => Mux15.IN253
pc_ie[0] => Mux15.IN254
pc_ie[0] => Mux15.IN255
pc_ie[0] => Add1.IN16
pc_ie[1] => addr_pc.DATAB
pc_ie[1] => mem_addr_out.DATAB
pc_ie[1] => Add3.IN31
pc_ie[1] => Add4.IN16
pc_ie[1] => Add7.IN30
pc_ie[1] => Add14.IN31
pc_ie[1] => Add1.IN15
pc_ie[2] => addr_pc.DATAB
pc_ie[2] => mem_addr_out.DATAB
pc_ie[2] => Add3.IN30
pc_ie[2] => Add4.IN15
pc_ie[2] => Add7.IN29
pc_ie[2] => Add14.IN30
pc_ie[2] => Add1.IN14
pc_ie[3] => addr_pc.DATAB
pc_ie[3] => mem_addr_out.DATAB
pc_ie[3] => Add3.IN29
pc_ie[3] => Add4.IN14
pc_ie[3] => Add7.IN28
pc_ie[3] => Add14.IN29
pc_ie[3] => Add1.IN13
pc_ie[4] => addr_pc.DATAB
pc_ie[4] => mem_addr_out.DATAB
pc_ie[4] => Add3.IN28
pc_ie[4] => Add4.IN13
pc_ie[4] => Add7.IN27
pc_ie[4] => Add14.IN28
pc_ie[4] => Add1.IN12
pc_ie[5] => addr_pc.DATAB
pc_ie[5] => mem_addr_out.DATAB
pc_ie[5] => Add3.IN27
pc_ie[5] => Add4.IN12
pc_ie[5] => Add7.IN26
pc_ie[5] => Add14.IN27
pc_ie[5] => Add1.IN11
pc_ie[6] => addr_pc.DATAB
pc_ie[6] => mem_addr_out.DATAB
pc_ie[6] => Add3.IN26
pc_ie[6] => Add4.IN11
pc_ie[6] => Add7.IN25
pc_ie[6] => Add14.IN26
pc_ie[6] => Add1.IN10
pc_ie[7] => addr_pc.DATAB
pc_ie[7] => mem_addr_out.DATAB
pc_ie[7] => Add3.IN25
pc_ie[7] => Add4.IN10
pc_ie[7] => Add7.IN24
pc_ie[7] => Add14.IN25
pc_ie[7] => Add1.IN9
pc_ie[8] => addr_pc.DATAB
pc_ie[8] => mem_addr_out.DATAB
pc_ie[8] => Add3.IN24
pc_ie[8] => Add4.IN9
pc_ie[8] => Add7.IN23
pc_ie[8] => Add14.IN24
pc_ie[8] => Add1.IN8
pc_ie[9] => addr_pc.DATAB
pc_ie[9] => mem_addr_out.DATAB
pc_ie[9] => Add3.IN23
pc_ie[9] => Add4.IN8
pc_ie[9] => Add7.IN22
pc_ie[9] => Add14.IN23
pc_ie[9] => Add1.IN7
pc_ie[10] => addr_pc.DATAB
pc_ie[10] => mem_addr_out.DATAB
pc_ie[10] => Add3.IN22
pc_ie[10] => Add4.IN7
pc_ie[10] => Add7.IN21
pc_ie[10] => Add14.IN22
pc_ie[10] => Add1.IN6
pc_ie[11] => addr_pc.DATAB
pc_ie[11] => mem_addr_out.DATAB
pc_ie[11] => Add3.IN21
pc_ie[11] => Add4.IN6
pc_ie[11] => Add7.IN20
pc_ie[11] => Add14.IN21
pc_ie[11] => Add1.IN5
pc_ie[12] => addr_pc.DATAB
pc_ie[12] => mem_addr_out.DATAB
pc_ie[12] => Add3.IN20
pc_ie[12] => Add4.IN5
pc_ie[12] => Add7.IN19
pc_ie[12] => Add14.IN20
pc_ie[12] => Add1.IN4
pc_ie[13] => addr_pc.DATAB
pc_ie[13] => mem_addr_out.DATAB
pc_ie[13] => Add3.IN19
pc_ie[13] => Add4.IN4
pc_ie[13] => Add7.IN18
pc_ie[13] => Add14.IN19
pc_ie[13] => Add1.IN3
pc_ie[14] => addr_pc.DATAB
pc_ie[14] => mem_addr_out.DATAB
pc_ie[14] => Add3.IN18
pc_ie[14] => Add4.IN3
pc_ie[14] => Add7.IN17
pc_ie[14] => Add14.IN18
pc_ie[14] => Add1.IN2
pc_ie[15] => addr_pc.DATAB
pc_ie[15] => mem_addr_out.DATAB
pc_ie[15] => Add3.IN17
pc_ie[15] => Add4.IN2
pc_ie[15] => Add7.IN16
pc_ie[15] => Add14.IN17
pc_ie[15] => Add1.IN1
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_reg[0] => Add6.IN16
x_reg[0] => Add8.IN8
x_reg[1] => Add6.IN15
x_reg[1] => Add8.IN7
x_reg[2] => Add6.IN14
x_reg[2] => Add8.IN6
x_reg[3] => Add6.IN13
x_reg[3] => Add8.IN5
x_reg[4] => Add6.IN12
x_reg[4] => Add8.IN4
x_reg[5] => Add6.IN11
x_reg[5] => Add8.IN3
x_reg[6] => Add6.IN10
x_reg[6] => Add8.IN2
x_reg[7] => Add6.IN9
x_reg[7] => Add8.IN1
y_reg[0] => Add10.IN8
y_reg[0] => Add11.IN16
y_reg[0] => Add15.IN16
y_reg[1] => Add10.IN7
y_reg[1] => Add11.IN15
y_reg[1] => Add15.IN15
y_reg[2] => Add10.IN6
y_reg[2] => Add11.IN14
y_reg[2] => Add15.IN14
y_reg[3] => Add10.IN5
y_reg[3] => Add11.IN13
y_reg[3] => Add15.IN13
y_reg[4] => Add10.IN4
y_reg[4] => Add11.IN12
y_reg[4] => Add15.IN12
y_reg[5] => Add10.IN3
y_reg[5] => Add11.IN11
y_reg[5] => Add15.IN11
y_reg[6] => Add10.IN2
y_reg[6] => Add11.IN10
y_reg[6] => Add15.IN10
y_reg[7] => Add10.IN1
y_reg[7] => Add11.IN9
y_reg[7] => Add15.IN9
acc_reg[0] => Mux31.IN197
acc_reg[0] => Mux31.IN198
acc_reg[0] => Mux31.IN199
acc_reg[0] => Mux31.IN200
acc_reg[1] => Mux30.IN197
acc_reg[1] => Mux30.IN198
acc_reg[1] => Mux30.IN199
acc_reg[1] => Mux30.IN200
acc_reg[2] => Mux29.IN197
acc_reg[2] => Mux29.IN198
acc_reg[2] => Mux29.IN199
acc_reg[2] => Mux29.IN200
acc_reg[3] => Mux28.IN197
acc_reg[3] => Mux28.IN198
acc_reg[3] => Mux28.IN199
acc_reg[3] => Mux28.IN200
acc_reg[4] => Mux27.IN197
acc_reg[4] => Mux27.IN198
acc_reg[4] => Mux27.IN199
acc_reg[4] => Mux27.IN200
acc_reg[5] => Mux26.IN197
acc_reg[5] => Mux26.IN198
acc_reg[5] => Mux26.IN199
acc_reg[5] => Mux26.IN200
acc_reg[6] => Mux25.IN197
acc_reg[6] => Mux25.IN198
acc_reg[6] => Mux25.IN199
acc_reg[6] => Mux25.IN200
acc_reg[7] => Mux24.IN197
acc_reg[7] => Mux24.IN198
acc_reg[7] => Mux24.IN199
acc_reg[7] => Mux24.IN200
accessing_mem_bus <= accessing_mem_bus~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie_ready => accessing_mem_bus.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => addr_pc.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => mem_addr_out.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => counter.OUTPUTSELECT
ie_ready => state.OUTPUTSELECT
ie_ready => state.OUTPUTSELECT
ie_ready => state.OUTPUTSELECT
ie_ready => state.OUTPUTSELECT
ie_ready => state.OUTPUTSELECT
ie_ready => state.OUTPUTSELECT
imm_mode <= imm_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_flag[0] <= store_flag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_flag[1] <= store_flag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_flag[2] <= store_flag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_load_flag[0] <= reg_load_flag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_load_flag[1] <= reg_load_flag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_load_flag <= mem_load_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_valid <= instr_valid.DB_MAX_OUTPUT_PORT_TYPE
halt => b2b_start.OUTPUTSELECT
halt => addr_2[0].OUTPUTSELECT
halt => addr_2[1].OUTPUTSELECT
halt => addr_2[2].OUTPUTSELECT
halt => addr_2[3].OUTPUTSELECT
halt => addr_2[4].OUTPUTSELECT
halt => addr_2[5].OUTPUTSELECT
halt => addr_2[6].OUTPUTSELECT
halt => addr_2[7].OUTPUTSELECT
halt => addr_2[8].OUTPUTSELECT
halt => addr_2[9].OUTPUTSELECT
halt => addr_2[10].OUTPUTSELECT
halt => addr_2[11].OUTPUTSELECT
halt => addr_2[12].OUTPUTSELECT
halt => addr_2[13].OUTPUTSELECT
halt => addr_2[14].OUTPUTSELECT
halt => addr_2[15].OUTPUTSELECT
halt => addr_1[0].OUTPUTSELECT
halt => addr_1[1].OUTPUTSELECT
halt => addr_1[2].OUTPUTSELECT
halt => addr_1[3].OUTPUTSELECT
halt => addr_1[4].OUTPUTSELECT
halt => addr_1[5].OUTPUTSELECT
halt => addr_1[6].OUTPUTSELECT
halt => addr_1[7].OUTPUTSELECT
halt => addr_1[8].OUTPUTSELECT
halt => addr_1[9].OUTPUTSELECT
halt => addr_1[10].OUTPUTSELECT
halt => addr_1[11].OUTPUTSELECT
halt => addr_1[12].OUTPUTSELECT
halt => addr_1[13].OUTPUTSELECT
halt => addr_1[14].OUTPUTSELECT
halt => addr_1[15].OUTPUTSELECT
halt => new_op[0].OUTPUTSELECT
halt => new_op[1].OUTPUTSELECT
halt => new_op[2].OUTPUTSELECT
halt => new_op[3].OUTPUTSELECT
halt => new_op[4].OUTPUTSELECT
halt => new_op[5].OUTPUTSELECT
halt => new_op[6].OUTPUTSELECT
halt => new_op[7].OUTPUTSELECT
halt => addr_out[0].OUTPUTSELECT
halt => addr_out[1].OUTPUTSELECT
halt => addr_out[2].OUTPUTSELECT
halt => addr_out[3].OUTPUTSELECT
halt => addr_out[4].OUTPUTSELECT
halt => addr_out[5].OUTPUTSELECT
halt => addr_out[6].OUTPUTSELECT
halt => addr_out[7].OUTPUTSELECT
halt => addr_out[8].OUTPUTSELECT
halt => addr_out[9].OUTPUTSELECT
halt => addr_out[10].OUTPUTSELECT
halt => addr_out[11].OUTPUTSELECT
halt => addr_out[12].OUTPUTSELECT
halt => addr_out[13].OUTPUTSELECT
halt => addr_out[14].OUTPUTSELECT
halt => addr_out[15].OUTPUTSELECT
halt => imm_mode.OUTPUTSELECT
halt => reg_load_flag[0].OUTPUTSELECT
halt => reg_load_flag[1].OUTPUTSELECT
halt => store_flag[0].OUTPUTSELECT
halt => store_flag[1].OUTPUTSELECT
halt => store_flag[2].OUTPUTSELECT
halt => mem_load_flag.OUTPUTSELECT
halt => alu_op[0].OUTPUTSELECT
halt => alu_op[1].OUTPUTSELECT
halt => alu_op[2].OUTPUTSELECT
halt => alu_op[3].OUTPUTSELECT
halt => instr_reg[2][0].OUTPUTSELECT
halt => instr_reg[2][1].OUTPUTSELECT
halt => instr_reg[2][2].OUTPUTSELECT
halt => instr_reg[2][3].OUTPUTSELECT
halt => instr_reg[2][4].OUTPUTSELECT
halt => instr_reg[2][5].OUTPUTSELECT
halt => instr_reg[2][6].OUTPUTSELECT
halt => instr_reg[2][7].OUTPUTSELECT
halt => instr_reg[1][0].OUTPUTSELECT
halt => instr_reg[1][1].OUTPUTSELECT
halt => instr_reg[1][2].OUTPUTSELECT
halt => instr_reg[1][3].OUTPUTSELECT
halt => instr_reg[1][4].OUTPUTSELECT
halt => instr_reg[1][5].OUTPUTSELECT
halt => instr_reg[1][6].OUTPUTSELECT
halt => instr_reg[1][7].OUTPUTSELECT
halt => instr_reg[0][0].OUTPUTSELECT
halt => instr_reg[0][1].OUTPUTSELECT
halt => instr_reg[0][2].OUTPUTSELECT
halt => instr_reg[0][3].OUTPUTSELECT
halt => instr_reg[0][4].OUTPUTSELECT
halt => instr_reg[0][5].OUTPUTSELECT
halt => instr_reg[0][6].OUTPUTSELECT
halt => instr_reg[0][7].OUTPUTSELECT
halt => mem_addr_out[0].OUTPUTSELECT
halt => mem_addr_out[1].OUTPUTSELECT
halt => mem_addr_out[2].OUTPUTSELECT
halt => mem_addr_out[3].OUTPUTSELECT
halt => mem_addr_out[4].OUTPUTSELECT
halt => mem_addr_out[5].OUTPUTSELECT
halt => mem_addr_out[6].OUTPUTSELECT
halt => mem_addr_out[7].OUTPUTSELECT
halt => mem_addr_out[8].OUTPUTSELECT
halt => mem_addr_out[9].OUTPUTSELECT
halt => mem_addr_out[10].OUTPUTSELECT
halt => mem_addr_out[11].OUTPUTSELECT
halt => mem_addr_out[12].OUTPUTSELECT
halt => mem_addr_out[13].OUTPUTSELECT
halt => mem_addr_out[14].OUTPUTSELECT
halt => mem_addr_out[15].OUTPUTSELECT
halt => addr_pc[0].OUTPUTSELECT
halt => addr_pc[1].OUTPUTSELECT
halt => addr_pc[2].OUTPUTSELECT
halt => addr_pc[3].OUTPUTSELECT
halt => addr_pc[4].OUTPUTSELECT
halt => addr_pc[5].OUTPUTSELECT
halt => addr_pc[6].OUTPUTSELECT
halt => addr_pc[7].OUTPUTSELECT
halt => addr_pc[8].OUTPUTSELECT
halt => addr_pc[9].OUTPUTSELECT
halt => addr_pc[10].OUTPUTSELECT
halt => addr_pc[11].OUTPUTSELECT
halt => addr_pc[12].OUTPUTSELECT
halt => addr_pc[13].OUTPUTSELECT
halt => addr_pc[14].OUTPUTSELECT
halt => addr_pc[15].OUTPUTSELECT
halt => accessing_mem_bus.OUTPUTSELECT
halt => state.wait_indirect_y.OUTPUTSELECT
halt => state.wait_indirect_x.OUTPUTSELECT
halt => state.decode_op.OUTPUTSELECT
halt => state.read_op.OUTPUTSELECT
halt => state.wait_state.OUTPUTSELECT
halt => state.idle.OUTPUTSELECT
halt => counter[0].ENA
halt => counter[1].ENA
halt => counter[2].ENA
halt => counter[3].ENA
halt => counter[4].ENA
halt => counter[5].ENA
halt => counter[6].ENA
halt => counter[7].ENA
halt => counter[8].ENA
halt => counter[9].ENA
halt => counter[10].ENA
halt => counter[11].ENA
halt => counter[12].ENA
halt => counter[13].ENA
halt => counter[14].ENA
halt => counter[15].ENA
halt => pc[0]~reg0.ENA
halt => pc[1]~reg0.ENA
halt => pc[2]~reg0.ENA
halt => pc[3]~reg0.ENA
halt => pc[4]~reg0.ENA
halt => pc[5]~reg0.ENA
halt => pc[6]~reg0.ENA
halt => pc[7]~reg0.ENA
halt => pc[8]~reg0.ENA
halt => pc[9]~reg0.ENA
halt => pc[10]~reg0.ENA
halt => pc[11]~reg0.ENA
halt => pc[12]~reg0.ENA
halt => pc[13]~reg0.ENA
halt => pc[14]~reg0.ENA
halt => pc[15]~reg0.ENA


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst
clk => data_2[0]~reg0.CLK
clk => data_2[1]~reg0.CLK
clk => data_2[2]~reg0.CLK
clk => data_2[3]~reg0.CLK
clk => data_2[4]~reg0.CLK
clk => data_2[5]~reg0.CLK
clk => data_2[6]~reg0.CLK
clk => data_2[7]~reg0.CLK
clk => data_1[0]~reg0.CLK
clk => data_1[1]~reg0.CLK
clk => data_1[2]~reg0.CLK
clk => data_1[3]~reg0.CLK
clk => data_1[4]~reg0.CLK
clk => data_1[5]~reg0.CLK
clk => data_1[6]~reg0.CLK
clk => data_1[7]~reg0.CLK
clk => mem_read~reg0.CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_done~reg0.CLK
clk => state~1.DATAIN
rst => data_2[0]~reg0.ACLR
rst => data_2[1]~reg0.ACLR
rst => data_2[2]~reg0.ACLR
rst => data_2[3]~reg0.ACLR
rst => data_2[4]~reg0.ACLR
rst => data_2[5]~reg0.ACLR
rst => data_2[6]~reg0.ACLR
rst => data_2[7]~reg0.ACLR
rst => data_1[0]~reg0.ACLR
rst => data_1[1]~reg0.ACLR
rst => data_1[2]~reg0.ACLR
rst => data_1[3]~reg0.ACLR
rst => data_1[4]~reg0.ACLR
rst => data_1[5]~reg0.ACLR
rst => data_1[6]~reg0.ACLR
rst => data_1[7]~reg0.ACLR
rst => mem_read~reg0.ACLR
rst => mem_addr[0]~reg0.ACLR
rst => mem_addr[1]~reg0.ACLR
rst => mem_addr[2]~reg0.ACLR
rst => mem_addr[3]~reg0.ACLR
rst => mem_addr[4]~reg0.ACLR
rst => mem_addr[5]~reg0.ACLR
rst => mem_addr[6]~reg0.ACLR
rst => mem_addr[7]~reg0.ACLR
rst => mem_addr[8]~reg0.ACLR
rst => mem_addr[9]~reg0.ACLR
rst => mem_addr[10]~reg0.ACLR
rst => mem_addr[11]~reg0.ACLR
rst => mem_addr[12]~reg0.ACLR
rst => mem_addr[13]~reg0.ACLR
rst => mem_addr[14]~reg0.ACLR
rst => mem_addr[15]~reg0.ACLR
rst => mem_done~reg0.ACLR
rst => state~3.DATAIN
addr_1[0] => mem_addr.DATAB
addr_1[1] => mem_addr.DATAB
addr_1[2] => mem_addr.DATAB
addr_1[3] => mem_addr.DATAB
addr_1[4] => mem_addr.DATAB
addr_1[5] => mem_addr.DATAB
addr_1[6] => mem_addr.DATAB
addr_1[7] => mem_addr.DATAB
addr_1[8] => mem_addr.DATAB
addr_1[9] => mem_addr.DATAB
addr_1[10] => mem_addr.DATAB
addr_1[11] => mem_addr.DATAB
addr_1[12] => mem_addr.DATAB
addr_1[13] => mem_addr.DATAB
addr_1[14] => mem_addr.DATAB
addr_1[15] => mem_addr.DATAB
addr_2[0] => Selector15.IN2
addr_2[1] => Selector14.IN2
addr_2[2] => Selector13.IN2
addr_2[3] => Selector12.IN2
addr_2[4] => Selector11.IN2
addr_2[5] => Selector10.IN2
addr_2[6] => Selector9.IN2
addr_2[7] => Selector8.IN2
addr_2[8] => Selector7.IN2
addr_2[9] => Selector6.IN2
addr_2[10] => Selector5.IN2
addr_2[11] => Selector4.IN2
addr_2[12] => Selector3.IN2
addr_2[13] => Selector2.IN2
addr_2[14] => Selector1.IN2
addr_2[15] => Selector0.IN2
data_1[0] <= data_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[1] <= data_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[2] <= data_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[3] <= data_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[4] <= data_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[5] <= data_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[6] <= data_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_1[7] <= data_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[0] <= data_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[1] <= data_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[2] <= data_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[3] <= data_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[4] <= data_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[5] <= data_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[6] <= data_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_2[7] <= data_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_done <= mem_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_addr.OUTPUTSELECT
b2b_start => mem_read.OUTPUTSELECT
b2b_start => state.DATAB
b2b_start => Selector17.IN2
b2b_busy <= b2b_busy.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_in[0] => data_2[0]~reg0.DATAIN
mem_data_in[0] => data_1[0]~reg0.DATAIN
mem_data_in[1] => data_1[1]~reg0.DATAIN
mem_data_in[1] => data_2[1]~reg0.DATAIN
mem_data_in[2] => data_1[2]~reg0.DATAIN
mem_data_in[2] => data_2[2]~reg0.DATAIN
mem_data_in[3] => data_1[3]~reg0.DATAIN
mem_data_in[3] => data_2[3]~reg0.DATAIN
mem_data_in[4] => data_1[4]~reg0.DATAIN
mem_data_in[4] => data_2[4]~reg0.DATAIN
mem_data_in[5] => data_1[5]~reg0.DATAIN
mem_data_in[5] => data_2[5]~reg0.DATAIN
mem_data_in[6] => data_1[6]~reg0.DATAIN
mem_data_in[6] => data_2[6]~reg0.DATAIN
mem_data_in[7] => data_1[7]~reg0.DATAIN
mem_data_in[7] => data_2[7]~reg0.DATAIN


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst
clk => clk.IN1
rst => rst.IN1
soft_reset => soft_reset.IN1
mem_addr[0] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[0] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[1] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[2] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[3] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[4] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[5] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[6] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[7] <= mem_data_out.DB_MAX_OUTPUT_PORT_TYPE
mem_data_in[0] => mem_data_in[0].IN1
mem_data_in[1] => mem_data_in[1].IN1
mem_data_in[2] => mem_data_in[2].IN1
mem_data_in[3] => mem_data_in[3].IN1
mem_data_in[4] => mem_data_in[4].IN1
mem_data_in[5] => mem_data_in[5].IN1
mem_data_in[6] => mem_data_in[6].IN1
mem_data_in[7] => mem_data_in[7].IN1
mem_write_en <= mem_write_en.DB_MAX_OUTPUT_PORT_TYPE
mem_read_en <= mem_read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_reset[0] => pc_next[0]~reg0.ADATA
pc_reset[1] => pc_next[1]~reg0.ADATA
pc_reset[2] => pc_next[2]~reg0.ADATA
pc_reset[3] => pc_next[3]~reg0.ADATA
pc_reset[4] => pc_next[4]~reg0.ADATA
pc_reset[5] => pc_next[5]~reg0.ADATA
pc_reset[6] => pc_next[6]~reg0.ADATA
pc_reset[7] => pc_next[7]~reg0.ADATA
pc_reset[8] => pc_next[8]~reg0.ADATA
pc_reset[9] => pc_next[9]~reg0.ADATA
pc_reset[10] => pc_next[10]~reg0.ADATA
pc_reset[11] => pc_next[11]~reg0.ADATA
pc_reset[12] => pc_next[12]~reg0.ADATA
pc_reset[13] => pc_next[13]~reg0.ADATA
pc_reset[14] => pc_next[14]~reg0.ADATA
pc_reset[15] => pc_next[15]~reg0.ADATA
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => pc_next.OUTPUTSELECT
if_ready => interrupt_start.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_addr.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_data_out.OUTPUTSELECT
if_ready => ie_write_en.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => stack_ptr.OUTPUTSELECT
if_ready => mem_read_en.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => ie_status.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_a.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => alu_input_b.OUTPUTSELECT
if_ready => if_start.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_ready => state.OUTPUTSELECT
if_addr_in[0] => pc_next.DATAB
if_addr_in[0] => ie_addr.DATAA
if_addr_in[0] => Selector7.IN12
if_addr_in[0] => Selector15.IN8
if_addr_in[0] => pc_next.DATAB
if_addr_in[0] => ie_addr.DATAA
if_addr_in[0] => Equal11.IN15
if_addr_in[1] => pc_next.DATAB
if_addr_in[1] => ie_addr.DATAA
if_addr_in[1] => Selector6.IN10
if_addr_in[1] => Selector14.IN8
if_addr_in[1] => pc_next.DATAB
if_addr_in[1] => ie_addr.DATAA
if_addr_in[1] => Equal11.IN14
if_addr_in[2] => pc_next.DATAB
if_addr_in[2] => ie_addr.DATAA
if_addr_in[2] => Selector5.IN10
if_addr_in[2] => Selector13.IN6
if_addr_in[2] => pc_next.DATAB
if_addr_in[2] => ie_addr.DATAA
if_addr_in[2] => Equal11.IN2
if_addr_in[3] => pc_next.DATAB
if_addr_in[3] => ie_addr.DATAA
if_addr_in[3] => Selector4.IN10
if_addr_in[3] => Selector12.IN6
if_addr_in[3] => pc_next.DATAB
if_addr_in[3] => ie_addr.DATAA
if_addr_in[3] => Equal11.IN13
if_addr_in[4] => pc_next.DATAB
if_addr_in[4] => ie_addr.DATAA
if_addr_in[4] => Selector3.IN10
if_addr_in[4] => Selector11.IN6
if_addr_in[4] => pc_next.DATAB
if_addr_in[4] => ie_addr.DATAA
if_addr_in[4] => Equal11.IN1
if_addr_in[5] => pc_next.DATAB
if_addr_in[5] => ie_addr.DATAA
if_addr_in[5] => Selector2.IN10
if_addr_in[5] => Selector10.IN6
if_addr_in[5] => pc_next.DATAB
if_addr_in[5] => ie_addr.DATAA
if_addr_in[5] => Equal11.IN12
if_addr_in[6] => pc_next.DATAB
if_addr_in[6] => ie_addr.DATAA
if_addr_in[6] => Selector1.IN10
if_addr_in[6] => Selector9.IN6
if_addr_in[6] => pc_next.DATAB
if_addr_in[6] => ie_addr.DATAA
if_addr_in[6] => Equal11.IN11
if_addr_in[7] => pc_next.DATAB
if_addr_in[7] => ie_addr.DATAA
if_addr_in[7] => Selector0.IN10
if_addr_in[7] => Selector8.IN6
if_addr_in[7] => pc_next.DATAB
if_addr_in[7] => ie_addr.DATAA
if_addr_in[7] => Equal11.IN10
if_addr_in[8] => pc_next.DATAB
if_addr_in[8] => ie_addr.DATAA
if_addr_in[8] => pc_next.DATAB
if_addr_in[8] => Equal11.IN9
if_addr_in[9] => pc_next.DATAB
if_addr_in[9] => ie_addr.DATAA
if_addr_in[9] => pc_next.DATAB
if_addr_in[9] => Equal11.IN8
if_addr_in[10] => pc_next.DATAB
if_addr_in[10] => ie_addr.DATAA
if_addr_in[10] => pc_next.DATAB
if_addr_in[10] => Equal11.IN7
if_addr_in[11] => pc_next.DATAB
if_addr_in[11] => ie_addr.DATAA
if_addr_in[11] => pc_next.DATAB
if_addr_in[11] => Equal11.IN6
if_addr_in[12] => pc_next.DATAB
if_addr_in[12] => ie_addr.DATAA
if_addr_in[12] => pc_next.DATAB
if_addr_in[12] => Equal11.IN5
if_addr_in[13] => pc_next.DATAB
if_addr_in[13] => ie_addr.DATAA
if_addr_in[13] => pc_next.DATAB
if_addr_in[13] => Equal11.IN4
if_addr_in[14] => pc_next.DATAB
if_addr_in[14] => ie_addr.DATAA
if_addr_in[14] => pc_next.DATAB
if_addr_in[14] => Equal11.IN0
if_addr_in[15] => pc_next.DATAB
if_addr_in[15] => ie_addr.DATAA
if_addr_in[15] => pc_next.DATAB
if_addr_in[15] => Equal11.IN3
if_pc_next[0] => Add0.IN32
if_pc_next[0] => pc_next.DATAA
if_pc_next[0] => pc_next.DATAA
if_pc_next[1] => Add0.IN31
if_pc_next[1] => pc_next.DATAA
if_pc_next[1] => pc_next.DATAA
if_pc_next[2] => Add0.IN30
if_pc_next[2] => pc_next.DATAA
if_pc_next[2] => pc_next.DATAA
if_pc_next[3] => Add0.IN29
if_pc_next[3] => pc_next.DATAA
if_pc_next[3] => pc_next.DATAA
if_pc_next[4] => Add0.IN28
if_pc_next[4] => pc_next.DATAA
if_pc_next[4] => pc_next.DATAA
if_pc_next[5] => Add0.IN27
if_pc_next[5] => pc_next.DATAA
if_pc_next[5] => pc_next.DATAA
if_pc_next[6] => Add0.IN26
if_pc_next[6] => pc_next.DATAA
if_pc_next[6] => pc_next.DATAA
if_pc_next[7] => Add0.IN25
if_pc_next[7] => pc_next.DATAA
if_pc_next[7] => pc_next.DATAA
if_pc_next[8] => Add0.IN24
if_pc_next[8] => pc_next.DATAA
if_pc_next[8] => pc_next.DATAA
if_pc_next[9] => Add0.IN23
if_pc_next[9] => pc_next.DATAA
if_pc_next[9] => pc_next.DATAA
if_pc_next[10] => Add0.IN22
if_pc_next[10] => pc_next.DATAA
if_pc_next[10] => pc_next.DATAA
if_pc_next[11] => Add0.IN21
if_pc_next[11] => pc_next.DATAA
if_pc_next[11] => pc_next.DATAA
if_pc_next[12] => Add0.IN20
if_pc_next[12] => pc_next.DATAA
if_pc_next[12] => pc_next.DATAA
if_pc_next[13] => Add0.IN19
if_pc_next[13] => pc_next.DATAA
if_pc_next[13] => pc_next.DATAA
if_pc_next[14] => Add0.IN18
if_pc_next[14] => pc_next.DATAA
if_pc_next[14] => pc_next.DATAA
if_pc_next[15] => Add0.IN17
if_pc_next[15] => pc_next.DATAA
if_pc_next[15] => pc_next.DATAA
simple_op[0] => simple_op[0].IN2
simple_op[1] => simple_op[1].IN2
simple_op[2] => simple_op[2].IN2
simple_op[3] => simple_op[3].IN2
simple_op[4] => simple_op[4].IN2
simple_op[5] => simple_op[5].IN2
simple_op[6] => simple_op[6].IN2
simple_op[7] => simple_op[7].IN2
alu_op_in[0] => alu_op_in[0].IN2
alu_op_in[1] => alu_op_in[1].IN2
alu_op_in[2] => alu_op_in[2].IN2
alu_op_in[3] => alu_op_in[3].IN2
store_flag[0] => store_flag[0].IN1
store_flag[1] => store_flag[1].IN1
store_flag[2] => store_flag[2].IN1
reg_load_flag[0] => reg_load_flag[0].IN1
reg_load_flag[1] => reg_load_flag[1].IN1
mem_load_flag => mem_load_flag.IN1
immediate_flag => immediate_flag.IN1
if_start <= if_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_status[0] => ppu_status[0].IN1
ppu_status[1] => ppu_status[1].IN1
ppu_status[2] => ppu_status[2].IN1
ppu_status[3] => ppu_status[3].IN1
ppu_status[4] => ppu_status[4].IN1
ppu_status[5] => ppu_status[5].IN1
ppu_status[6] => ppu_status[6].IN1
ppu_status[7] => ppu_status[7].IN1
pc_next[0] <= pc_next[0].DB_MAX_OUTPUT_PORT_TYPE
pc_next[1] <= pc_next[1].DB_MAX_OUTPUT_PORT_TYPE
pc_next[2] <= pc_next[2].DB_MAX_OUTPUT_PORT_TYPE
pc_next[3] <= pc_next[3].DB_MAX_OUTPUT_PORT_TYPE
pc_next[4] <= pc_next[4].DB_MAX_OUTPUT_PORT_TYPE
pc_next[5] <= pc_next[5].DB_MAX_OUTPUT_PORT_TYPE
pc_next[6] <= pc_next[6].DB_MAX_OUTPUT_PORT_TYPE
pc_next[7] <= pc_next[7].DB_MAX_OUTPUT_PORT_TYPE
pc_next[8] <= pc_next[8].DB_MAX_OUTPUT_PORT_TYPE
pc_next[9] <= pc_next[9].DB_MAX_OUTPUT_PORT_TYPE
pc_next[10] <= pc_next[10].DB_MAX_OUTPUT_PORT_TYPE
pc_next[11] <= pc_next[11].DB_MAX_OUTPUT_PORT_TYPE
pc_next[12] <= pc_next[12].DB_MAX_OUTPUT_PORT_TYPE
pc_next[13] <= pc_next[13].DB_MAX_OUTPUT_PORT_TYPE
pc_next[14] <= pc_next[14].DB_MAX_OUTPUT_PORT_TYPE
pc_next[15] <= pc_next[15].DB_MAX_OUTPUT_PORT_TYPE
ie_status[0] <= ie_status[0].DB_MAX_OUTPUT_PORT_TYPE
ie_status[1] <= ie_status[1].DB_MAX_OUTPUT_PORT_TYPE
ie_status[2] <= ie_status[2].DB_MAX_OUTPUT_PORT_TYPE
ie_status[3] <= ie_status[3].DB_MAX_OUTPUT_PORT_TYPE
ie_status[4] <= ie_status[4].DB_MAX_OUTPUT_PORT_TYPE
ie_status[5] <= ie_status[5].DB_MAX_OUTPUT_PORT_TYPE
ie_status[6] <= ie_status[6].DB_MAX_OUTPUT_PORT_TYPE
ie_status[7] <= ie_status[7].DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[0] <= stack_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[1] <= stack_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[2] <= stack_ptr[2].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[3] <= stack_ptr[3].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[4] <= stack_ptr[4].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[5] <= stack_ptr[5].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[6] <= stack_ptr[6].DB_MAX_OUTPUT_PORT_TYPE
stack_ptr[7] <= stack_ptr[7].DB_MAX_OUTPUT_PORT_TYPE
halt => halt.IN1
nIRQ => nIRQ.IN1


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|simple_op_decode:simple_op_decode_inst
simple_op[0] => LessThan0.IN16
simple_op[0] => LessThan1.IN16
simple_op[0] => LessThan2.IN16
simple_op[0] => LessThan3.IN16
simple_op[0] => LessThan4.IN16
simple_op[0] => LessThan5.IN16
simple_op[0] => Equal0.IN7
simple_op[0] => Equal1.IN7
simple_op[0] => Equal2.IN7
simple_op[0] => Equal4.IN3
simple_op[0] => Equal5.IN7
simple_op[0] => Equal6.IN3
simple_op[0] => Equal7.IN7
simple_op[0] => Equal8.IN1
simple_op[0] => Equal9.IN7
simple_op[0] => Equal10.IN2
simple_op[0] => Equal11.IN7
simple_op[0] => Equal12.IN1
simple_op[0] => Equal13.IN7
simple_op[0] => Equal14.IN2
simple_op[0] => Equal15.IN7
simple_op[0] => Equal20.IN7
simple_op[0] => Equal21.IN2
simple_op[0] => Equal22.IN2
simple_op[0] => Equal23.IN7
simple_op[1] => LessThan0.IN15
simple_op[1] => LessThan1.IN15
simple_op[1] => LessThan2.IN15
simple_op[1] => LessThan3.IN15
simple_op[1] => LessThan4.IN15
simple_op[1] => LessThan5.IN15
simple_op[1] => Equal0.IN6
simple_op[1] => Equal1.IN1
simple_op[1] => Equal2.IN6
simple_op[1] => Equal4.IN7
simple_op[1] => Equal5.IN2
simple_op[1] => Equal6.IN2
simple_op[1] => Equal7.IN6
simple_op[1] => Equal8.IN7
simple_op[1] => Equal9.IN1
simple_op[1] => Equal10.IN1
simple_op[1] => Equal11.IN6
simple_op[1] => Equal12.IN7
simple_op[1] => Equal13.IN1
simple_op[1] => Equal14.IN1
simple_op[1] => Equal15.IN6
simple_op[1] => Equal20.IN1
simple_op[1] => Equal21.IN1
simple_op[1] => Equal22.IN7
simple_op[1] => Equal23.IN3
simple_op[2] => LessThan0.IN14
simple_op[2] => LessThan1.IN14
simple_op[2] => LessThan2.IN14
simple_op[2] => LessThan3.IN14
simple_op[2] => LessThan4.IN14
simple_op[2] => LessThan5.IN14
simple_op[2] => Equal0.IN1
simple_op[2] => Equal1.IN6
simple_op[2] => Equal2.IN5
simple_op[2] => Equal4.IN2
simple_op[2] => Equal5.IN6
simple_op[2] => Equal6.IN7
simple_op[2] => Equal7.IN0
simple_op[2] => Equal8.IN0
simple_op[2] => Equal9.IN0
simple_op[2] => Equal10.IN0
simple_op[2] => Equal11.IN5
simple_op[2] => Equal12.IN6
simple_op[2] => Equal13.IN6
simple_op[2] => Equal14.IN7
simple_op[2] => Equal15.IN2
simple_op[2] => Equal20.IN6
simple_op[2] => Equal21.IN7
simple_op[2] => Equal22.IN1
simple_op[2] => Equal23.IN2
simple_op[3] => LessThan0.IN13
simple_op[3] => LessThan1.IN13
simple_op[3] => LessThan2.IN13
simple_op[3] => LessThan3.IN13
simple_op[3] => LessThan4.IN13
simple_op[3] => LessThan5.IN13
simple_op[3] => Equal0.IN0
simple_op[3] => Equal1.IN5
simple_op[3] => Equal2.IN1
simple_op[3] => Equal4.IN1
simple_op[3] => Equal5.IN1
simple_op[3] => Equal6.IN1
simple_op[3] => Equal7.IN5
simple_op[3] => Equal8.IN6
simple_op[3] => Equal9.IN6
simple_op[3] => Equal10.IN7
simple_op[3] => Equal11.IN0
simple_op[3] => Equal12.IN0
simple_op[3] => Equal13.IN0
simple_op[3] => Equal14.IN0
simple_op[3] => Equal15.IN1
simple_op[3] => Equal20.IN5
simple_op[3] => Equal21.IN6
simple_op[3] => Equal22.IN6
simple_op[3] => Equal23.IN6
simple_op[4] => LessThan0.IN12
simple_op[4] => LessThan1.IN12
simple_op[4] => LessThan2.IN12
simple_op[4] => LessThan3.IN12
simple_op[4] => LessThan4.IN12
simple_op[4] => LessThan5.IN12
simple_op[4] => Equal0.IN5
simple_op[4] => Equal1.IN4
simple_op[4] => Equal2.IN0
simple_op[4] => Equal4.IN0
simple_op[4] => Equal5.IN5
simple_op[4] => Equal6.IN6
simple_op[4] => Equal7.IN4
simple_op[4] => Equal8.IN5
simple_op[4] => Equal9.IN5
simple_op[4] => Equal10.IN6
simple_op[4] => Equal11.IN4
simple_op[4] => Equal12.IN5
simple_op[4] => Equal13.IN5
simple_op[4] => Equal14.IN6
simple_op[4] => Equal15.IN0
simple_op[4] => Equal20.IN0
simple_op[4] => Equal21.IN0
simple_op[4] => Equal22.IN5
simple_op[4] => Equal23.IN1
simple_op[5] => LessThan0.IN11
simple_op[5] => LessThan1.IN11
simple_op[5] => LessThan2.IN11
simple_op[5] => LessThan3.IN11
simple_op[5] => LessThan4.IN11
simple_op[5] => LessThan5.IN11
simple_op[5] => Equal0.IN4
simple_op[5] => Equal1.IN0
simple_op[5] => Equal2.IN4
simple_op[5] => Equal4.IN6
simple_op[5] => Equal5.IN0
simple_op[5] => Equal6.IN0
simple_op[5] => Equal7.IN3
simple_op[5] => Equal8.IN4
simple_op[5] => Equal9.IN4
simple_op[5] => Equal10.IN5
simple_op[5] => Equal11.IN3
simple_op[5] => Equal12.IN4
simple_op[5] => Equal13.IN4
simple_op[5] => Equal14.IN5
simple_op[5] => Equal15.IN5
simple_op[5] => Equal20.IN4
simple_op[5] => Equal21.IN5
simple_op[5] => Equal22.IN0
simple_op[5] => Equal23.IN0
simple_op[6] => LessThan0.IN10
simple_op[6] => LessThan1.IN10
simple_op[6] => LessThan2.IN10
simple_op[6] => LessThan3.IN10
simple_op[6] => LessThan4.IN10
simple_op[6] => LessThan5.IN10
simple_op[6] => Equal0.IN3
simple_op[6] => Equal1.IN3
simple_op[6] => Equal2.IN3
simple_op[6] => Equal4.IN5
simple_op[6] => Equal5.IN4
simple_op[6] => Equal6.IN5
simple_op[6] => Equal7.IN2
simple_op[6] => Equal8.IN3
simple_op[6] => Equal9.IN3
simple_op[6] => Equal10.IN4
simple_op[6] => Equal11.IN2
simple_op[6] => Equal12.IN3
simple_op[6] => Equal13.IN3
simple_op[6] => Equal14.IN4
simple_op[6] => Equal15.IN4
simple_op[6] => Equal20.IN3
simple_op[6] => Equal21.IN4
simple_op[6] => Equal22.IN4
simple_op[6] => Equal23.IN5
simple_op[7] => LessThan0.IN9
simple_op[7] => LessThan1.IN9
simple_op[7] => LessThan2.IN9
simple_op[7] => LessThan3.IN9
simple_op[7] => LessThan4.IN9
simple_op[7] => LessThan5.IN9
simple_op[7] => Equal0.IN2
simple_op[7] => Equal1.IN2
simple_op[7] => Equal2.IN2
simple_op[7] => Equal4.IN4
simple_op[7] => Equal5.IN3
simple_op[7] => Equal6.IN4
simple_op[7] => Equal7.IN1
simple_op[7] => Equal8.IN2
simple_op[7] => Equal9.IN2
simple_op[7] => Equal10.IN3
simple_op[7] => Equal11.IN1
simple_op[7] => Equal12.IN2
simple_op[7] => Equal13.IN2
simple_op[7] => Equal14.IN3
simple_op[7] => Equal15.IN3
simple_op[7] => Equal20.IN2
simple_op[7] => Equal21.IN3
simple_op[7] => Equal22.IN3
simple_op[7] => Equal23.IN4
mem_load_flag => Equal17.IN11
mem_load_flag => always0.IN1
mem_load_flag => is_load.DATAIN
store_flag[0] => Decoder2.IN2
store_flag[0] => Equal3.IN0
store_flag[1] => Decoder1.IN1
store_flag[1] => Decoder2.IN1
store_flag[1] => Equal3.IN2
store_flag[2] => Decoder1.IN0
store_flag[2] => Decoder2.IN0
store_flag[2] => Equal3.IN1
reg_load_flag[0] => Decoder0.IN1
reg_load_flag[0] => alu_input_a_flags.DATAA
reg_load_flag[1] => Decoder0.IN0
reg_load_flag[1] => alu_input_a_flags.DATAA
alu_op_in[0] => ~NO_FANOUT~
alu_op_in[1] => ~NO_FANOUT~
alu_op_in[2] => ~NO_FANOUT~
alu_op_in[3] => ~NO_FANOUT~
immediate_flag => alu_input_b_flags.OUTPUTSELECT
immediate_flag => alu_input_b_flags.OUTPUTSELECT
immediate_flag => alu_input_b_flags.OUTPUTSELECT
is_load <= mem_load_flag.DB_MAX_OUTPUT_PORT_TYPE
is_store <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
is_branch <= is_branch.DB_MAX_OUTPUT_PORT_TYPE
is_jsr <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
is_rts <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
is_rti <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
is_break <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
is_stack_op <= is_stack_op.DB_MAX_OUTPUT_PORT_TYPE
is_nop <= is_nop.DB_MAX_OUTPUT_PORT_TYPE
is_flag_inst <= is_flag_inst.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a_flags[0] <= alu_input_a_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a_flags[1] <= alu_input_a_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a_flags[2] <= alu_input_a_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a_flags[3] <= alu_input_a_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a_flags[4] <= <GND>
alu_input_a_flags[5] <= <GND>
alu_input_a_flags[6] <= <GND>
alu_input_a_flags[7] <= <GND>
alu_input_b_flags[0] <= alu_input_b_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b_flags[1] <= alu_input_b_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b_flags[2] <= alu_input_b_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b_flags[3] <= <GND>
alu_input_b_flags[4] <= <GND>
alu_input_b_flags[5] <= <GND>
alu_input_b_flags[6] <= <GND>
alu_input_b_flags[7] <= <GND>
alu_output_flags[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
alu_output_flags[1] <= alu_output_flags.DB_MAX_OUTPUT_PORT_TYPE
alu_output_flags[2] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
alu_output_flags[3] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
alu_output_flags[4] <= <GND>
alu_output_flags[5] <= <GND>
alu_output_flags[6] <= <GND>
alu_output_flags[7] <= <GND>
alu_status_edit[0] <= <GND>
alu_status_edit[1] <= <VCC>
alu_status_edit[2] <= <GND>
alu_status_edit[3] <= <GND>
alu_status_edit[4] <= <GND>
alu_status_edit[5] <= <GND>
alu_status_edit[6] <= <GND>
alu_status_edit[7] <= <VCC>


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst
clk => cpu_write_en~reg0.CLK
clk => status_out[0]~reg0.CLK
clk => status_out[1]~reg0.CLK
clk => status_out[2]~reg0.CLK
clk => status_out[3]~reg0.CLK
clk => status_out[4]~reg0.CLK
clk => status_out[5]~reg0.CLK
clk => status_out[6]~reg0.CLK
clk => status_out[7]~reg0.CLK
clk => stack_ptr_out[0]~reg0.CLK
clk => stack_ptr_out[1]~reg0.CLK
clk => stack_ptr_out[2]~reg0.CLK
clk => stack_ptr_out[3]~reg0.CLK
clk => stack_ptr_out[4]~reg0.CLK
clk => stack_ptr_out[5]~reg0.CLK
clk => stack_ptr_out[6]~reg0.CLK
clk => stack_ptr_out[7]~reg0.CLK
clk => cpu_addr[0]~reg0.CLK
clk => cpu_addr[1]~reg0.CLK
clk => cpu_addr[2]~reg0.CLK
clk => cpu_addr[3]~reg0.CLK
clk => cpu_addr[4]~reg0.CLK
clk => cpu_addr[5]~reg0.CLK
clk => cpu_addr[6]~reg0.CLK
clk => cpu_addr[7]~reg0.CLK
clk => cpu_addr[8]~reg0.CLK
clk => cpu_addr[9]~reg0.CLK
clk => cpu_addr[10]~reg0.CLK
clk => cpu_addr[11]~reg0.CLK
clk => cpu_addr[12]~reg0.CLK
clk => cpu_addr[13]~reg0.CLK
clk => cpu_addr[14]~reg0.CLK
clk => cpu_addr[15]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => cpu_data_out[0]~reg0.CLK
clk => cpu_data_out[1]~reg0.CLK
clk => cpu_data_out[2]~reg0.CLK
clk => cpu_data_out[3]~reg0.CLK
clk => cpu_data_out[4]~reg0.CLK
clk => cpu_data_out[5]~reg0.CLK
clk => cpu_data_out[6]~reg0.CLK
clk => cpu_data_out[7]~reg0.CLK
clk => interrupt_disable.CLK
clk => addr_low[0].CLK
clk => addr_low[1].CLK
clk => addr_low[2].CLK
clk => addr_low[3].CLK
clk => addr_low[4].CLK
clk => addr_low[5].CLK
clk => addr_low[6].CLK
clk => addr_low[7].CLK
clk => nIRQ_int.CLK
clk => ppu_status_int.CLK
clk => soft_reset_int.CLK
clk => state~9.DATAIN
clk => cpu_addr_next~1.DATAIN
rst => cpu_write_en~reg0.ACLR
rst => status_out[0]~reg0.ACLR
rst => status_out[1]~reg0.ACLR
rst => status_out[2]~reg0.ACLR
rst => status_out[3]~reg0.ACLR
rst => status_out[4]~reg0.ACLR
rst => status_out[5]~reg0.ACLR
rst => status_out[6]~reg0.ACLR
rst => status_out[7]~reg0.ACLR
rst => stack_ptr_out[0]~reg0.ACLR
rst => stack_ptr_out[1]~reg0.ACLR
rst => stack_ptr_out[2]~reg0.ACLR
rst => stack_ptr_out[3]~reg0.ACLR
rst => stack_ptr_out[4]~reg0.ACLR
rst => stack_ptr_out[5]~reg0.ACLR
rst => stack_ptr_out[6]~reg0.ACLR
rst => stack_ptr_out[7]~reg0.ACLR
rst => cpu_addr[0]~reg0.ACLR
rst => cpu_addr[1]~reg0.ACLR
rst => cpu_addr[2]~reg0.ACLR
rst => cpu_addr[3]~reg0.ACLR
rst => cpu_addr[4]~reg0.ACLR
rst => cpu_addr[5]~reg0.ACLR
rst => cpu_addr[6]~reg0.ACLR
rst => cpu_addr[7]~reg0.ACLR
rst => cpu_addr[8]~reg0.ACLR
rst => cpu_addr[9]~reg0.ACLR
rst => cpu_addr[10]~reg0.ACLR
rst => cpu_addr[11]~reg0.ACLR
rst => cpu_addr[12]~reg0.ACLR
rst => cpu_addr[13]~reg0.ACLR
rst => cpu_addr[14]~reg0.ACLR
rst => cpu_addr[15]~reg0.ACLR
rst => pc_out[0]~reg0.ACLR
rst => pc_out[1]~reg0.ACLR
rst => pc_out[2]~reg0.ACLR
rst => pc_out[3]~reg0.ACLR
rst => pc_out[4]~reg0.ACLR
rst => pc_out[5]~reg0.ACLR
rst => pc_out[6]~reg0.ACLR
rst => pc_out[7]~reg0.ACLR
rst => pc_out[8]~reg0.ACLR
rst => pc_out[9]~reg0.ACLR
rst => pc_out[10]~reg0.ACLR
rst => pc_out[11]~reg0.ACLR
rst => pc_out[12]~reg0.ACLR
rst => pc_out[13]~reg0.ACLR
rst => pc_out[14]~reg0.ACLR
rst => pc_out[15]~reg0.ACLR
rst => cpu_data_out[0]~reg0.ACLR
rst => cpu_data_out[1]~reg0.ACLR
rst => cpu_data_out[2]~reg0.ACLR
rst => cpu_data_out[3]~reg0.ACLR
rst => cpu_data_out[4]~reg0.ACLR
rst => cpu_data_out[5]~reg0.ACLR
rst => cpu_data_out[6]~reg0.ACLR
rst => cpu_data_out[7]~reg0.ACLR
rst => interrupt_disable.ACLR
rst => addr_low[0].ACLR
rst => addr_low[1].ACLR
rst => addr_low[2].ACLR
rst => addr_low[3].ACLR
rst => addr_low[4].ACLR
rst => addr_low[5].ACLR
rst => addr_low[6].ACLR
rst => addr_low[7].ACLR
rst => nIRQ_int.PRESET
rst => ppu_status_int.ACLR
rst => soft_reset_int.ACLR
rst => state~11.DATAIN
rst => cpu_addr_next~3.DATAIN
cpu_addr[0] <= cpu_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[1] <= cpu_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[2] <= cpu_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[3] <= cpu_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[4] <= cpu_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[5] <= cpu_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[6] <= cpu_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[7] <= cpu_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[8] <= cpu_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[9] <= cpu_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[10] <= cpu_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[11] <= cpu_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[12] <= cpu_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[13] <= cpu_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[14] <= cpu_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[15] <= cpu_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[0] => Selector8.IN3
cpu_data_in[0] => Selector16.IN2
cpu_data_in[0] => Selector24.IN2
cpu_data_in[0] => addr_low.DATAB
cpu_data_in[1] => Selector7.IN3
cpu_data_in[1] => Selector15.IN2
cpu_data_in[1] => Selector23.IN2
cpu_data_in[1] => addr_low.DATAB
cpu_data_in[2] => Selector6.IN3
cpu_data_in[2] => Selector14.IN2
cpu_data_in[2] => Selector22.IN3
cpu_data_in[2] => addr_low.DATAB
cpu_data_in[3] => Selector5.IN3
cpu_data_in[3] => Selector13.IN2
cpu_data_in[3] => Selector21.IN2
cpu_data_in[3] => addr_low.DATAB
cpu_data_in[4] => Selector4.IN3
cpu_data_in[4] => Selector12.IN2
cpu_data_in[4] => addr_low.DATAB
cpu_data_in[5] => Selector3.IN3
cpu_data_in[5] => Selector11.IN2
cpu_data_in[5] => addr_low.DATAB
cpu_data_in[6] => Selector2.IN3
cpu_data_in[6] => Selector10.IN2
cpu_data_in[6] => Selector18.IN2
cpu_data_in[6] => addr_low.DATAB
cpu_data_in[7] => Selector1.IN3
cpu_data_in[7] => Selector9.IN2
cpu_data_in[7] => Selector17.IN2
cpu_data_in[7] => addr_low.DATAB
cpu_data_out[0] <= cpu_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[1] <= cpu_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[2] <= cpu_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[3] <= cpu_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[4] <= cpu_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[5] <= cpu_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[6] <= cpu_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[7] <= cpu_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_write_en <= cpu_write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_in => always1.IN1
break_in => always1.IN0
ppu_status[0] => ~NO_FANOUT~
ppu_status[1] => ~NO_FANOUT~
ppu_status[2] => ~NO_FANOUT~
ppu_status[3] => ~NO_FANOUT~
ppu_status[4] => ~NO_FANOUT~
ppu_status[5] => ~NO_FANOUT~
ppu_status[6] => ~NO_FANOUT~
ppu_status[7] => ppu_status_int.OUTPUTSELECT
soft_reset_n => soft_reset_int.OUTPUTSELECT
is_rti => interrupt_disable.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => cpu_addr.OUTPUTSELECT
is_rti => state.DATAB
is_rti => state.DATAB
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => pc_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => status_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => stack_ptr_out.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => interrupt_disable.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr.OUTPUTSELECT
start => cpu_addr_next.OUTPUTSELECT
start => cpu_addr_next.OUTPUTSELECT
start => cpu_addr_next.OUTPUTSELECT
start => cpu_addr_next.OUTPUTSELECT
done <= done.DB_MAX_OUTPUT_PORT_TYPE
accessing_memory <= accessing_memory.DB_MAX_OUTPUT_PORT_TYPE
pc_in[0] => pc_out.DATAB
pc_in[0] => Selector65.IN3
pc_in[1] => pc_out.DATAB
pc_in[1] => Selector64.IN3
pc_in[2] => pc_out.DATAB
pc_in[2] => Selector63.IN3
pc_in[3] => pc_out.DATAB
pc_in[3] => Selector62.IN3
pc_in[4] => pc_out.DATAB
pc_in[4] => Selector61.IN4
pc_in[5] => pc_out.DATAB
pc_in[5] => Selector60.IN4
pc_in[6] => pc_out.DATAB
pc_in[6] => Selector59.IN3
pc_in[7] => pc_out.DATAB
pc_in[7] => Selector58.IN3
pc_in[8] => pc_out.DATAB
pc_in[8] => Selector65.IN2
pc_in[9] => pc_out.DATAB
pc_in[9] => Selector64.IN2
pc_in[10] => pc_out.DATAB
pc_in[10] => Selector63.IN2
pc_in[11] => pc_out.DATAB
pc_in[11] => Selector62.IN2
pc_in[12] => pc_out.DATAB
pc_in[12] => Selector61.IN3
pc_in[13] => pc_out.DATAB
pc_in[13] => Selector60.IN3
pc_in[14] => pc_out.DATAB
pc_in[14] => Selector59.IN2
pc_in[15] => pc_out.DATAB
pc_in[15] => Selector58.IN2
status_in[0] => status_out.DATAB
status_in[0] => Selector24.IN3
status_in[0] => Selector65.IN4
status_in[1] => status_out.DATAB
status_in[1] => Selector23.IN3
status_in[1] => Selector64.IN4
status_in[2] => status_out.DATAB
status_in[2] => Selector63.IN4
status_in[2] => always1.IN1
status_in[3] => status_out.DATAB
status_in[3] => Selector21.IN3
status_in[3] => Selector62.IN4
status_in[4] => status_out.DATAB
status_in[4] => status_out.DATAB
status_in[5] => status_out.DATAB
status_in[5] => status_out.DATAB
status_in[6] => status_out.DATAB
status_in[6] => Selector18.IN3
status_in[6] => Selector59.IN4
status_in[7] => status_out.DATAB
status_in[7] => Selector17.IN3
status_in[7] => Selector58.IN4
stack_ptr_in[0] => Add0.IN16
stack_ptr_in[0] => stack_ptr_out.DATAB
stack_ptr_in[0] => Add1.IN16
stack_ptr_in[0] => Add3.IN16
stack_ptr_in[0] => Add5.IN16
stack_ptr_in[0] => Selector57.IN7
stack_ptr_in[1] => Add0.IN15
stack_ptr_in[1] => stack_ptr_out.DATAB
stack_ptr_in[1] => Add1.IN15
stack_ptr_in[1] => Add2.IN14
stack_ptr_in[1] => Add3.IN15
stack_ptr_in[1] => Add4.IN14
stack_ptr_in[1] => Add5.IN15
stack_ptr_in[1] => Selector56.IN8
stack_ptr_in[2] => Add0.IN14
stack_ptr_in[2] => stack_ptr_out.DATAB
stack_ptr_in[2] => Add1.IN14
stack_ptr_in[2] => Add2.IN13
stack_ptr_in[2] => Add3.IN14
stack_ptr_in[2] => Add4.IN13
stack_ptr_in[2] => Add5.IN14
stack_ptr_in[2] => Selector55.IN8
stack_ptr_in[3] => Add0.IN13
stack_ptr_in[3] => stack_ptr_out.DATAB
stack_ptr_in[3] => Add1.IN13
stack_ptr_in[3] => Add2.IN12
stack_ptr_in[3] => Add3.IN13
stack_ptr_in[3] => Add4.IN12
stack_ptr_in[3] => Add5.IN13
stack_ptr_in[3] => Selector54.IN8
stack_ptr_in[4] => Add0.IN12
stack_ptr_in[4] => stack_ptr_out.DATAB
stack_ptr_in[4] => Add1.IN12
stack_ptr_in[4] => Add2.IN11
stack_ptr_in[4] => Add3.IN12
stack_ptr_in[4] => Add4.IN11
stack_ptr_in[4] => Add5.IN12
stack_ptr_in[4] => Selector53.IN8
stack_ptr_in[5] => Add0.IN11
stack_ptr_in[5] => stack_ptr_out.DATAB
stack_ptr_in[5] => Add1.IN11
stack_ptr_in[5] => Add2.IN10
stack_ptr_in[5] => Add3.IN11
stack_ptr_in[5] => Add4.IN10
stack_ptr_in[5] => Add5.IN11
stack_ptr_in[5] => Selector52.IN8
stack_ptr_in[6] => Add0.IN10
stack_ptr_in[6] => stack_ptr_out.DATAB
stack_ptr_in[6] => Add1.IN10
stack_ptr_in[6] => Add2.IN9
stack_ptr_in[6] => Add3.IN10
stack_ptr_in[6] => Add4.IN9
stack_ptr_in[6] => Add5.IN10
stack_ptr_in[6] => Selector51.IN8
stack_ptr_in[7] => Add0.IN9
stack_ptr_in[7] => stack_ptr_out.DATAB
stack_ptr_in[7] => Add1.IN9
stack_ptr_in[7] => Add2.IN8
stack_ptr_in[7] => Add3.IN9
stack_ptr_in[7] => Add4.IN8
stack_ptr_in[7] => Add5.IN9
stack_ptr_in[7] => Selector50.IN8
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[0] <= status_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[1] <= status_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[2] <= status_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[3] <= status_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[4] <= status_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[5] <= status_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[6] <= status_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_out[7] <= status_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[0] <= stack_ptr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[1] <= stack_ptr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[2] <= stack_ptr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[3] <= stack_ptr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[4] <= stack_ptr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[5] <= stack_ptr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[6] <= stack_ptr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stack_ptr_out[7] <= stack_ptr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ie_dis <= interrupt_disable.DB_MAX_OUTPUT_PORT_TYPE
halt => cpu_addr_next.OUTPUTSELECT
halt => cpu_addr_next.OUTPUTSELECT
halt => cpu_addr_next.OUTPUTSELECT
halt => cpu_addr_next.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => state.OUTPUTSELECT
halt => cpu_write_en~reg0.ENA
halt => addr_low[7].ENA
halt => addr_low[6].ENA
halt => addr_low[5].ENA
halt => addr_low[4].ENA
halt => addr_low[3].ENA
halt => addr_low[2].ENA
halt => addr_low[1].ENA
halt => addr_low[0].ENA
halt => interrupt_disable.ENA
halt => cpu_data_out[7]~reg0.ENA
halt => cpu_data_out[6]~reg0.ENA
halt => cpu_data_out[5]~reg0.ENA
halt => cpu_data_out[4]~reg0.ENA
halt => cpu_data_out[3]~reg0.ENA
halt => cpu_data_out[2]~reg0.ENA
halt => cpu_data_out[1]~reg0.ENA
halt => cpu_data_out[0]~reg0.ENA
halt => pc_out[15]~reg0.ENA
halt => pc_out[14]~reg0.ENA
halt => pc_out[13]~reg0.ENA
halt => pc_out[12]~reg0.ENA
halt => pc_out[11]~reg0.ENA
halt => pc_out[10]~reg0.ENA
halt => pc_out[9]~reg0.ENA
halt => pc_out[8]~reg0.ENA
halt => pc_out[7]~reg0.ENA
halt => pc_out[6]~reg0.ENA
halt => pc_out[5]~reg0.ENA
halt => pc_out[4]~reg0.ENA
halt => pc_out[3]~reg0.ENA
halt => pc_out[2]~reg0.ENA
halt => pc_out[1]~reg0.ENA
halt => pc_out[0]~reg0.ENA
halt => cpu_addr[15]~reg0.ENA
halt => cpu_addr[14]~reg0.ENA
halt => cpu_addr[13]~reg0.ENA
halt => cpu_addr[12]~reg0.ENA
halt => cpu_addr[11]~reg0.ENA
halt => cpu_addr[10]~reg0.ENA
halt => cpu_addr[9]~reg0.ENA
halt => cpu_addr[8]~reg0.ENA
halt => cpu_addr[7]~reg0.ENA
halt => cpu_addr[6]~reg0.ENA
halt => cpu_addr[5]~reg0.ENA
halt => cpu_addr[4]~reg0.ENA
halt => cpu_addr[3]~reg0.ENA
halt => cpu_addr[2]~reg0.ENA
halt => cpu_addr[1]~reg0.ENA
halt => cpu_addr[0]~reg0.ENA
halt => stack_ptr_out[7]~reg0.ENA
halt => stack_ptr_out[6]~reg0.ENA
halt => stack_ptr_out[5]~reg0.ENA
halt => stack_ptr_out[4]~reg0.ENA
halt => stack_ptr_out[3]~reg0.ENA
halt => stack_ptr_out[2]~reg0.ENA
halt => stack_ptr_out[1]~reg0.ENA
halt => stack_ptr_out[0]~reg0.ENA
halt => status_out[7]~reg0.ENA
halt => status_out[6]~reg0.ENA
halt => status_out[5]~reg0.ENA
halt => status_out[4]~reg0.ENA
halt => status_out[3]~reg0.ENA
halt => status_out[2]~reg0.ENA
halt => status_out[1]~reg0.ENA
halt => status_out[0]~reg0.ENA
nIRQ => nIRQ_int.OUTPUTSELECT


|nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu:alu_inst
inputA[0] => Add0.IN8
inputA[0] => Add2.IN16
inputA[0] => Add3.IN16
inputA[0] => Add4.IN16
inputA[0] => LessThan1.IN8
inputA[0] => LessThan2.IN16
inputA[0] => temp_output.DATAB
inputA[0] => temp_output.DATAB
inputA[0] => proc_status_temp.DATAB
inputA[0] => proc_status_temp.DATAB
inputA[0] => temp_output.IN0
inputA[0] => temp_output.IN0
inputA[0] => temp_output.IN0
inputA[0] => Mux7.IN6
inputA[0] => Mux7.IN7
inputA[0] => Mux7.IN8
inputA[0] => Mux7.IN9
inputA[0] => Mux7.IN10
inputA[0] => Mux7.IN11
inputA[0] => Mux7.IN12
inputA[0] => Mux7.IN13
inputA[0] => Mux7.IN14
inputA[1] => Add0.IN7
inputA[1] => Add2.IN15
inputA[1] => Add3.IN15
inputA[1] => Add4.IN15
inputA[1] => LessThan1.IN7
inputA[1] => LessThan2.IN15
inputA[1] => temp_output.DATAB
inputA[1] => temp_output.DATAB
inputA[1] => temp_output.DATAB
inputA[1] => temp_output.DATAB
inputA[1] => temp_output.IN0
inputA[1] => temp_output.IN0
inputA[1] => temp_output.IN0
inputA[1] => Mux6.IN6
inputA[1] => Mux6.IN7
inputA[1] => Mux6.IN8
inputA[1] => Mux6.IN9
inputA[1] => Mux6.IN10
inputA[1] => Mux6.IN11
inputA[1] => Mux6.IN12
inputA[1] => Mux6.IN13
inputA[1] => Mux6.IN14
inputA[2] => Add0.IN6
inputA[2] => Add2.IN14
inputA[2] => Add3.IN14
inputA[2] => Add4.IN14
inputA[2] => LessThan1.IN6
inputA[2] => LessThan2.IN14
inputA[2] => temp_output.DATAB
inputA[2] => temp_output.DATAB
inputA[2] => temp_output.DATAB
inputA[2] => temp_output.DATAB
inputA[2] => temp_output.IN0
inputA[2] => temp_output.IN0
inputA[2] => temp_output.IN0
inputA[2] => Mux5.IN6
inputA[2] => Mux5.IN7
inputA[2] => Mux5.IN8
inputA[2] => Mux5.IN9
inputA[2] => Mux5.IN10
inputA[2] => Mux5.IN11
inputA[2] => Mux5.IN12
inputA[2] => Mux5.IN13
inputA[2] => Mux5.IN14
inputA[3] => Add0.IN5
inputA[3] => Add2.IN13
inputA[3] => Add3.IN13
inputA[3] => Add4.IN13
inputA[3] => LessThan1.IN5
inputA[3] => LessThan2.IN13
inputA[3] => temp_output.DATAB
inputA[3] => temp_output.DATAB
inputA[3] => temp_output.DATAB
inputA[3] => temp_output.DATAB
inputA[3] => temp_output.IN0
inputA[3] => temp_output.IN0
inputA[3] => temp_output.IN0
inputA[3] => Mux4.IN6
inputA[3] => Mux4.IN7
inputA[3] => Mux4.IN8
inputA[3] => Mux4.IN9
inputA[3] => Mux4.IN10
inputA[3] => Mux4.IN11
inputA[3] => Mux4.IN12
inputA[3] => Mux4.IN13
inputA[3] => Mux4.IN14
inputA[4] => Add0.IN4
inputA[4] => Add2.IN12
inputA[4] => Add3.IN12
inputA[4] => Add4.IN12
inputA[4] => LessThan1.IN4
inputA[4] => LessThan2.IN12
inputA[4] => temp_output.DATAB
inputA[4] => temp_output.DATAB
inputA[4] => temp_output.DATAB
inputA[4] => temp_output.DATAB
inputA[4] => temp_output.IN0
inputA[4] => temp_output.IN0
inputA[4] => temp_output.IN0
inputA[4] => Mux3.IN6
inputA[4] => Mux3.IN7
inputA[4] => Mux3.IN8
inputA[4] => Mux3.IN9
inputA[4] => Mux3.IN10
inputA[4] => Mux3.IN11
inputA[4] => Mux3.IN12
inputA[4] => Mux3.IN13
inputA[4] => Mux3.IN14
inputA[5] => Add0.IN3
inputA[5] => Add2.IN11
inputA[5] => Add3.IN11
inputA[5] => Add4.IN11
inputA[5] => LessThan1.IN3
inputA[5] => LessThan2.IN11
inputA[5] => temp_output.DATAB
inputA[5] => temp_output.DATAB
inputA[5] => temp_output.DATAB
inputA[5] => temp_output.DATAB
inputA[5] => temp_output.IN0
inputA[5] => temp_output.IN0
inputA[5] => temp_output.IN0
inputA[5] => Mux2.IN6
inputA[5] => Mux2.IN7
inputA[5] => Mux2.IN8
inputA[5] => Mux2.IN9
inputA[5] => Mux2.IN10
inputA[5] => Mux2.IN11
inputA[5] => Mux2.IN12
inputA[5] => Mux2.IN13
inputA[5] => Mux2.IN14
inputA[6] => Add0.IN2
inputA[6] => Add2.IN10
inputA[6] => Add3.IN10
inputA[6] => Add4.IN10
inputA[6] => LessThan1.IN2
inputA[6] => LessThan2.IN10
inputA[6] => temp_output.DATAB
inputA[6] => temp_output.DATAB
inputA[6] => temp_output.DATAB
inputA[6] => temp_output.DATAB
inputA[6] => temp_output.IN0
inputA[6] => temp_output.IN0
inputA[6] => temp_output.IN0
inputA[6] => Mux1.IN6
inputA[6] => Mux1.IN7
inputA[6] => Mux1.IN8
inputA[6] => Mux1.IN9
inputA[6] => Mux1.IN10
inputA[6] => Mux1.IN11
inputA[6] => Mux1.IN12
inputA[6] => Mux1.IN13
inputA[6] => Mux1.IN14
inputA[7] => Add0.IN1
inputA[7] => Add2.IN9
inputA[7] => Add3.IN9
inputA[7] => Add4.IN9
inputA[7] => LessThan1.IN1
inputA[7] => LessThan2.IN9
inputA[7] => comb_process.IN0
inputA[7] => temp_output.DATAB
inputA[7] => temp_output.DATAB
inputA[7] => proc_status_temp.DATAB
inputA[7] => proc_status_temp.DATAB
inputA[7] => temp_output.IN0
inputA[7] => temp_output.IN0
inputA[7] => temp_output.IN0
inputA[7] => Mux0.IN6
inputA[7] => Mux0.IN7
inputA[7] => Mux0.IN8
inputA[7] => Mux0.IN9
inputA[7] => Mux0.IN10
inputA[7] => Mux0.IN11
inputA[7] => Mux0.IN12
inputA[7] => Mux0.IN13
inputA[7] => Mux0.IN14
inputA[7] => comb_process.IN0
inputA[7] => comb_process.IN0
inputB[0] => Add0.IN16
inputB[0] => LessThan1.IN16
inputB[0] => Add6.IN16
inputB[0] => temp_output.IN1
inputB[0] => temp_output.IN1
inputB[0] => temp_output.IN1
inputB[0] => Mux7.IN15
inputB[0] => Add4.IN8
inputB[0] => Equal7.IN7
inputB[1] => Add0.IN15
inputB[1] => LessThan1.IN15
inputB[1] => Add6.IN15
inputB[1] => temp_output.IN1
inputB[1] => temp_output.IN1
inputB[1] => temp_output.IN1
inputB[1] => Mux6.IN15
inputB[1] => Add4.IN7
inputB[1] => Equal7.IN6
inputB[2] => Add0.IN14
inputB[2] => LessThan1.IN14
inputB[2] => Add6.IN14
inputB[2] => temp_output.IN1
inputB[2] => temp_output.IN1
inputB[2] => temp_output.IN1
inputB[2] => Mux5.IN15
inputB[2] => Add4.IN6
inputB[2] => Equal7.IN5
inputB[3] => Add0.IN13
inputB[3] => LessThan1.IN13
inputB[3] => Add6.IN13
inputB[3] => temp_output.IN1
inputB[3] => temp_output.IN1
inputB[3] => temp_output.IN1
inputB[3] => Mux4.IN15
inputB[3] => Add4.IN5
inputB[3] => Equal7.IN4
inputB[4] => Add0.IN12
inputB[4] => LessThan1.IN12
inputB[4] => Add6.IN12
inputB[4] => temp_output.IN1
inputB[4] => temp_output.IN1
inputB[4] => temp_output.IN1
inputB[4] => Mux3.IN15
inputB[4] => Add4.IN4
inputB[4] => Equal7.IN3
inputB[5] => Add0.IN11
inputB[5] => LessThan1.IN11
inputB[5] => Add6.IN11
inputB[5] => temp_output.IN1
inputB[5] => temp_output.IN1
inputB[5] => temp_output.IN1
inputB[5] => Mux2.IN15
inputB[5] => Add4.IN3
inputB[5] => Equal7.IN2
inputB[6] => Add0.IN10
inputB[6] => LessThan1.IN10
inputB[6] => Add6.IN10
inputB[6] => temp_output.IN1
inputB[6] => temp_output.IN1
inputB[6] => temp_output.IN1
inputB[6] => Mux1.IN15
inputB[6] => Mux12.IN255
inputB[6] => Add4.IN2
inputB[6] => Equal7.IN1
inputB[7] => Add0.IN9
inputB[7] => LessThan1.IN9
inputB[7] => Add6.IN9
inputB[7] => comb_process.IN1
inputB[7] => temp_output.IN1
inputB[7] => temp_output.IN1
inputB[7] => temp_output.IN1
inputB[7] => Mux0.IN15
inputB[7] => Mux11.IN242
inputB[7] => Add4.IN1
inputB[7] => comb_process.IN1
inputB[7] => comb_process.IN1
inputB[7] => Equal7.IN0
alu_op[0] => Mux0.IN19
alu_op[0] => Mux1.IN19
alu_op[0] => Mux2.IN19
alu_op[0] => Mux3.IN19
alu_op[0] => Mux4.IN19
alu_op[0] => Mux5.IN19
alu_op[0] => Mux6.IN19
alu_op[0] => Mux7.IN19
alu_op[0] => Mux8.IN5
alu_op[0] => Mux9.IN6
alu_op[1] => Mux0.IN18
alu_op[1] => Mux1.IN18
alu_op[1] => Mux2.IN18
alu_op[1] => Mux3.IN18
alu_op[1] => Mux4.IN18
alu_op[1] => Mux5.IN18
alu_op[1] => Mux6.IN18
alu_op[1] => Mux7.IN18
alu_op[1] => Mux8.IN4
alu_op[1] => Mux9.IN5
alu_op[2] => Mux0.IN17
alu_op[2] => Mux1.IN17
alu_op[2] => Mux2.IN17
alu_op[2] => Mux3.IN17
alu_op[2] => Mux4.IN17
alu_op[2] => Mux5.IN17
alu_op[2] => Mux6.IN17
alu_op[2] => Mux7.IN17
alu_op[2] => Mux8.IN3
alu_op[2] => Mux9.IN4
alu_op[3] => Mux0.IN16
alu_op[3] => Mux1.IN16
alu_op[3] => Mux2.IN16
alu_op[3] => Mux3.IN16
alu_op[3] => Mux4.IN16
alu_op[3] => Mux5.IN16
alu_op[3] => Mux6.IN16
alu_op[3] => Mux7.IN16
alu_op[3] => Mux8.IN2
alu_op[3] => Mux9.IN3
alu_op[3] => Mux10.IN7
alu_op[3] => Mux10.IN8
alu_op[3] => Mux10.IN9
alu_op[3] => Mux10.IN10
alu_op[3] => Mux10.IN11
alu_op[3] => Mux10.IN12
alu_op[3] => Mux10.IN13
alu_op[3] => Mux10.IN14
alu_op[3] => Mux10.IN15
alu_op[3] => Mux10.IN16
alu_op[3] => Mux10.IN17
alu_op[3] => Mux10.IN18
alu_op[3] => Mux10.IN19
alu_op[3] => Mux10.IN20
alu_op[3] => Mux10.IN21
alu_op[3] => Mux10.IN22
alu_op[3] => Mux10.IN23
alu_op[3] => Mux10.IN24
alu_op[3] => Mux10.IN25
alu_op[3] => Mux10.IN26
alu_op[3] => Mux10.IN27
alu_op[3] => Mux10.IN28
alu_op[3] => Mux10.IN29
alu_op[3] => Mux10.IN30
alu_op[3] => Mux10.IN31
alu_op[3] => Mux10.IN32
alu_op[3] => Mux10.IN33
alu_op[3] => Mux10.IN34
alu_op[3] => Mux10.IN35
alu_op[3] => Mux10.IN36
alu_op[3] => Mux10.IN37
alu_op[3] => Mux10.IN38
alu_op[3] => Mux10.IN39
alu_op[3] => Mux10.IN40
alu_op[3] => Mux10.IN41
alu_op[3] => Mux10.IN42
alu_op[3] => Mux10.IN43
alu_op[3] => Mux10.IN44
alu_op[3] => Mux10.IN45
alu_op[3] => Mux10.IN46
alu_op[3] => Mux10.IN47
alu_op[3] => Mux10.IN48
alu_op[3] => Mux10.IN49
alu_op[3] => Mux10.IN50
alu_op[3] => Mux10.IN51
alu_op[3] => Mux10.IN52
alu_op[3] => Mux10.IN53
alu_op[3] => Mux10.IN54
alu_op[3] => Mux10.IN55
alu_op[3] => Mux10.IN56
alu_op[3] => Mux10.IN57
alu_op[3] => Mux10.IN58
alu_op[3] => Mux10.IN59
alu_op[3] => Mux10.IN60
alu_op[3] => Mux10.IN61
alu_op[3] => Mux10.IN62
alu_op[3] => Mux10.IN63
alu_op[3] => Mux10.IN64
alu_op[3] => Mux10.IN65
alu_op[3] => Mux10.IN66
alu_op[3] => Mux10.IN67
alu_op[3] => Mux10.IN68
alu_op[3] => Mux10.IN69
alu_op[3] => Mux10.IN70
alu_op[3] => Mux10.IN71
alu_op[3] => Mux10.IN72
alu_op[3] => Mux10.IN73
alu_op[3] => Mux10.IN74
alu_op[3] => Mux10.IN75
alu_op[3] => Mux10.IN76
alu_op[3] => Mux10.IN77
alu_op[3] => Mux10.IN78
alu_op[3] => Mux10.IN79
alu_op[3] => Mux10.IN80
alu_op[3] => Mux10.IN81
alu_op[3] => Mux10.IN82
alu_op[3] => Mux10.IN83
alu_op[3] => Mux10.IN84
alu_op[3] => Mux10.IN85
alu_op[3] => Mux10.IN86
alu_op[3] => Mux10.IN87
alu_op[3] => Mux10.IN88
alu_op[3] => Mux10.IN89
alu_op[3] => Mux10.IN90
alu_op[3] => Mux10.IN91
alu_op[3] => Mux10.IN92
alu_op[3] => Mux10.IN93
alu_op[3] => Mux10.IN94
alu_op[3] => Mux10.IN95
alu_op[3] => Mux10.IN96
alu_op[3] => Mux10.IN97
alu_op[3] => Mux10.IN98
alu_op[3] => Mux10.IN99
alu_op[3] => Mux10.IN100
alu_op[3] => Mux10.IN101
alu_op[3] => Mux10.IN102
alu_op[3] => Mux10.IN103
alu_op[3] => Mux10.IN104
alu_op[3] => Mux10.IN105
alu_op[3] => Mux10.IN106
alu_op[3] => Mux10.IN107
alu_op[3] => Mux10.IN108
alu_op[3] => Mux10.IN109
alu_op[3] => Mux10.IN110
alu_op[3] => Mux10.IN111
alu_op[3] => Mux10.IN112
alu_op[3] => Mux10.IN113
alu_op[3] => Mux10.IN114
alu_op[3] => Mux10.IN115
alu_op[3] => Mux10.IN116
alu_op[3] => Mux10.IN117
alu_op[3] => Mux10.IN118
alu_op[3] => Mux10.IN119
alu_op[3] => Mux10.IN120
alu_op[3] => Mux10.IN121
alu_op[3] => Mux10.IN122
alu_op[3] => Mux10.IN123
alu_op[3] => Mux10.IN124
alu_op[3] => Mux10.IN125
alu_op[3] => Mux10.IN126
alu_op[3] => Mux10.IN127
alu_op[3] => Mux10.IN128
alu_op[3] => Mux10.IN129
alu_op[3] => Mux10.IN130
alu_op[3] => Mux10.IN131
alu_op[3] => Mux10.IN132
alu_op[3] => Mux10.IN133
alu_op[3] => Mux10.IN134
alu_op[3] => Mux10.IN135
alu_op[3] => Mux10.IN136
alu_op[3] => Mux10.IN137
alu_op[3] => Mux10.IN138
alu_op[3] => Mux10.IN139
alu_op[3] => Mux10.IN140
alu_op[3] => Mux10.IN141
alu_op[3] => Mux10.IN142
alu_op[3] => Mux10.IN143
alu_op[3] => Mux10.IN144
alu_op[3] => Mux10.IN145
alu_op[3] => Mux10.IN146
alu_op[3] => Mux10.IN147
alu_op[3] => Mux10.IN148
alu_op[3] => Mux10.IN149
alu_op[3] => Mux10.IN150
alu_op[3] => Mux10.IN151
alu_op[3] => Mux10.IN152
alu_op[3] => Mux10.IN153
alu_op[3] => Mux10.IN154
alu_op[3] => Mux10.IN155
alu_op[3] => Mux10.IN156
alu_op[3] => Mux10.IN157
alu_op[3] => Mux10.IN158
alu_op[3] => Mux10.IN159
alu_op[3] => Mux10.IN160
alu_op[3] => Mux10.IN161
alu_op[3] => Mux10.IN162
alu_op[3] => Mux10.IN163
alu_op[3] => Mux10.IN164
alu_op[3] => Mux10.IN165
alu_op[3] => Mux10.IN166
alu_op[3] => Mux10.IN167
alu_op[3] => Mux10.IN168
alu_op[3] => Mux10.IN169
alu_op[3] => Mux10.IN170
alu_op[3] => Mux10.IN171
alu_op[3] => Mux10.IN172
alu_op[3] => Mux10.IN173
alu_op[3] => Mux10.IN174
alu_op[3] => Mux10.IN175
alu_op[3] => Mux10.IN176
alu_op[3] => Mux10.IN177
alu_op[3] => Mux10.IN178
alu_op[3] => Mux10.IN179
alu_op[3] => Mux10.IN180
alu_op[3] => Mux10.IN181
alu_op[3] => Mux10.IN182
alu_op[3] => Mux10.IN183
alu_op[3] => Mux10.IN184
alu_op[3] => Mux10.IN185
alu_op[3] => Mux10.IN186
alu_op[3] => Mux10.IN187
alu_op[3] => Mux10.IN188
alu_op[3] => Mux10.IN189
alu_op[3] => Mux10.IN190
alu_op[3] => Mux10.IN191
alu_op[3] => Mux10.IN192
alu_op[3] => Mux10.IN193
alu_op[3] => Mux10.IN194
alu_op[3] => Mux10.IN195
alu_op[3] => Mux10.IN196
alu_op[3] => Mux10.IN197
alu_op[3] => Mux10.IN198
alu_op[3] => Mux10.IN199
alu_op[3] => Mux10.IN200
alu_op[3] => Mux10.IN201
alu_op[3] => Mux10.IN202
alu_op[3] => Mux10.IN203
alu_op[3] => Mux10.IN204
alu_op[3] => Mux10.IN205
alu_op[3] => Mux10.IN206
alu_op[3] => Mux10.IN207
alu_op[3] => Mux10.IN208
alu_op[3] => Mux10.IN209
alu_op[3] => Mux10.IN210
alu_op[3] => Mux10.IN211
alu_op[3] => Mux10.IN212
alu_op[3] => Mux10.IN213
alu_op[3] => Mux10.IN214
alu_op[3] => Mux10.IN215
alu_op[3] => Mux10.IN216
alu_op[3] => Mux10.IN217
alu_op[3] => Mux10.IN218
alu_op[3] => Mux10.IN219
alu_op[3] => Mux10.IN220
alu_op[3] => Mux10.IN221
alu_op[3] => Mux10.IN222
alu_op[3] => Mux10.IN223
alu_op[3] => Mux10.IN224
alu_op[3] => Mux10.IN225
alu_op[3] => Mux10.IN226
alu_op[3] => Mux10.IN227
alu_op[3] => Mux10.IN228
alu_op[3] => Mux10.IN229
alu_op[3] => Mux10.IN230
alu_op[3] => Mux10.IN231
alu_op[3] => Mux10.IN232
alu_op[3] => Mux10.IN233
alu_op[3] => Mux10.IN234
alu_op[3] => Mux10.IN235
alu_op[3] => Mux10.IN236
alu_op[3] => Mux10.IN237
alu_op[3] => Mux10.IN238
alu_op[3] => Mux10.IN239
alu_op[3] => Mux10.IN240
alu_op[3] => Mux10.IN241
alu_op[3] => Mux10.IN242
alu_op[3] => Mux10.IN243
alu_op[3] => Mux10.IN244
alu_op[3] => Mux10.IN245
alu_op[3] => Mux10.IN246
alu_op[3] => Mux10.IN247
alu_op[3] => Mux10.IN248
alu_op[3] => Mux10.IN249
alu_op[3] => Mux10.IN250
alu_op[3] => Mux10.IN251
alu_op[3] => Mux10.IN252
alu_op[3] => Mux10.IN253
alu_op[3] => Mux10.IN254
alu_op[3] => Mux10.IN255
alu_op[3] => proc_status_temp.OUTPUTSELECT
alu_op[3] => proc_status_temp.OUTPUTSELECT
opcode[0] => Mux10.IN263
opcode[0] => Mux11.IN250
opcode[0] => Mux12.IN263
opcode[0] => Mux13.IN9
opcode[0] => Mux14.IN9
opcode[0] => Mux15.IN250
opcode[0] => Mux16.IN263
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN5
opcode[0] => Equal2.IN7
opcode[0] => Equal3.IN4
opcode[0] => Equal4.IN7
opcode[0] => Equal5.IN5
opcode[0] => Equal6.IN7
opcode[0] => Equal8.IN5
opcode[0] => Equal9.IN7
opcode[0] => Equal10.IN6
opcode[0] => Equal11.IN7
opcode[1] => Mux10.IN262
opcode[1] => Mux11.IN249
opcode[1] => Mux12.IN262
opcode[1] => Mux13.IN8
opcode[1] => Mux14.IN8
opcode[1] => Mux15.IN249
opcode[1] => Mux16.IN262
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN4
opcode[1] => Equal2.IN4
opcode[1] => Equal3.IN7
opcode[1] => Equal4.IN5
opcode[1] => Equal5.IN7
opcode[1] => Equal6.IN6
opcode[1] => Equal8.IN4
opcode[1] => Equal9.IN4
opcode[1] => Equal10.IN7
opcode[1] => Equal11.IN5
opcode[2] => Mux10.IN261
opcode[2] => Mux11.IN248
opcode[2] => Mux12.IN261
opcode[2] => Mux13.IN7
opcode[2] => Mux14.IN7
opcode[2] => Mux15.IN248
opcode[2] => Mux16.IN261
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN7
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN6
opcode[2] => Equal4.IN4
opcode[2] => Equal5.IN4
opcode[2] => Equal6.IN4
opcode[2] => Equal8.IN3
opcode[2] => Equal9.IN3
opcode[2] => Equal10.IN5
opcode[2] => Equal11.IN4
opcode[3] => Mux10.IN260
opcode[3] => Mux11.IN247
opcode[3] => Mux12.IN260
opcode[3] => Mux13.IN6
opcode[3] => Mux14.IN6
opcode[3] => Mux15.IN247
opcode[3] => Mux16.IN260
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN3
opcode[3] => Equal2.IN3
opcode[3] => Equal3.IN3
opcode[3] => Equal4.IN3
opcode[3] => Equal5.IN3
opcode[3] => Equal6.IN3
opcode[3] => Equal8.IN7
opcode[3] => Equal9.IN6
opcode[3] => Equal10.IN4
opcode[3] => Equal11.IN3
opcode[4] => Mux10.IN259
opcode[4] => Mux11.IN246
opcode[4] => Mux12.IN259
opcode[4] => Mux13.IN5
opcode[4] => Mux14.IN5
opcode[4] => Mux15.IN246
opcode[4] => Mux16.IN259
opcode[4] => Equal0.IN3
opcode[4] => Equal1.IN6
opcode[4] => Equal2.IN5
opcode[4] => Equal3.IN5
opcode[4] => Equal4.IN6
opcode[4] => Equal5.IN6
opcode[4] => Equal6.IN5
opcode[4] => Equal8.IN2
opcode[4] => Equal9.IN2
opcode[4] => Equal10.IN3
opcode[4] => Equal11.IN2
opcode[5] => Mux10.IN258
opcode[5] => Mux11.IN245
opcode[5] => Mux12.IN258
opcode[5] => Mux13.IN4
opcode[5] => Mux14.IN4
opcode[5] => Mux15.IN245
opcode[5] => Mux16.IN258
opcode[5] => Equal0.IN2
opcode[5] => Equal1.IN2
opcode[5] => Equal2.IN2
opcode[5] => Equal3.IN2
opcode[5] => Equal4.IN2
opcode[5] => Equal5.IN2
opcode[5] => Equal6.IN2
opcode[5] => Equal8.IN6
opcode[5] => Equal9.IN5
opcode[5] => Equal10.IN2
opcode[5] => Equal11.IN6
opcode[6] => Mux10.IN257
opcode[6] => Mux11.IN244
opcode[6] => Mux12.IN257
opcode[6] => Mux13.IN3
opcode[6] => Mux14.IN3
opcode[6] => Mux15.IN244
opcode[6] => Mux16.IN257
opcode[6] => Equal0.IN1
opcode[6] => Equal1.IN1
opcode[6] => Equal2.IN1
opcode[6] => Equal3.IN1
opcode[6] => Equal4.IN1
opcode[6] => Equal5.IN1
opcode[6] => Equal6.IN1
opcode[6] => Equal8.IN1
opcode[6] => Equal9.IN1
opcode[6] => Equal10.IN1
opcode[6] => Equal11.IN1
opcode[7] => Mux10.IN256
opcode[7] => Mux11.IN243
opcode[7] => Mux12.IN256
opcode[7] => Mux13.IN2
opcode[7] => Mux14.IN2
opcode[7] => Mux15.IN243
opcode[7] => Mux16.IN256
opcode[7] => Equal0.IN0
opcode[7] => Equal1.IN0
opcode[7] => Equal2.IN0
opcode[7] => Equal3.IN0
opcode[7] => Equal4.IN0
opcode[7] => Equal5.IN0
opcode[7] => Equal6.IN0
opcode[7] => Equal8.IN0
opcode[7] => Equal9.IN0
opcode[7] => Equal10.IN0
opcode[7] => Equal11.IN0
proc_status_in[0] => Add1.IN18
proc_status_in[0] => proc_status_temp.DATAA
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => temp_output.OUTPUTSELECT
proc_status_in[0] => comb_process.IN1
proc_status_in[0] => proc_status_temp.DATAB
proc_status_in[0] => temp_output.DATAB
proc_status_in[0] => temp_output.DATAB
proc_status_in[0] => proc_status_temp.DATAA
proc_status_in[0] => Mux9.IN7
proc_status_in[0] => Mux9.IN8
proc_status_in[0] => Mux9.IN9
proc_status_in[0] => Mux9.IN10
proc_status_in[0] => Mux9.IN11
proc_status_in[0] => Mux9.IN12
proc_status_in[0] => Mux9.IN13
proc_status_in[0] => Mux9.IN14
proc_status_in[0] => Mux9.IN15
proc_status_in[0] => Mux9.IN16
proc_status_in[0] => Mux9.IN17
proc_status_in[0] => Mux9.IN18
proc_status_in[0] => Mux9.IN19
proc_status_in[0] => comb_process.IN1
proc_status_in[1] => proc_status_temp.DATAA
proc_status_in[1] => Mux15.IN251
proc_status_in[1] => Mux15.IN252
proc_status_in[1] => Mux15.IN253
proc_status_in[1] => Mux15.IN254
proc_status_in[1] => Mux15.IN255
proc_status_in[1] => Mux15.IN256
proc_status_in[1] => Mux15.IN257
proc_status_in[1] => Mux15.IN258
proc_status_in[1] => Mux15.IN259
proc_status_in[1] => Mux15.IN260
proc_status_in[1] => Mux15.IN261
proc_status_in[1] => Mux15.IN262
proc_status_in[1] => Mux15.IN263
proc_status_in[2] => Mux14.IN10
proc_status_in[2] => Mux14.IN11
proc_status_in[2] => Mux14.IN12
proc_status_in[2] => Mux14.IN13
proc_status_in[2] => Mux14.IN14
proc_status_in[2] => Mux14.IN15
proc_status_in[2] => Mux14.IN16
proc_status_in[2] => Mux14.IN17
proc_status_in[2] => Mux14.IN18
proc_status_in[2] => Mux14.IN19
proc_status_in[2] => Mux14.IN20
proc_status_in[2] => Mux14.IN21
proc_status_in[2] => Mux14.IN22
proc_status_in[2] => Mux14.IN23
proc_status_in[2] => Mux14.IN24
proc_status_in[2] => Mux14.IN25
proc_status_in[2] => Mux14.IN26
proc_status_in[2] => Mux14.IN27
proc_status_in[2] => Mux14.IN28
proc_status_in[2] => Mux14.IN29
proc_status_in[2] => Mux14.IN30
proc_status_in[2] => Mux14.IN31
proc_status_in[2] => Mux14.IN32
proc_status_in[2] => Mux14.IN33
proc_status_in[2] => Mux14.IN34
proc_status_in[2] => Mux14.IN35
proc_status_in[2] => Mux14.IN36
proc_status_in[2] => Mux14.IN37
proc_status_in[2] => Mux14.IN38
proc_status_in[2] => Mux14.IN39
proc_status_in[2] => Mux14.IN40
proc_status_in[2] => Mux14.IN41
proc_status_in[2] => Mux14.IN42
proc_status_in[2] => Mux14.IN43
proc_status_in[2] => Mux14.IN44
proc_status_in[2] => Mux14.IN45
proc_status_in[2] => Mux14.IN46
proc_status_in[2] => Mux14.IN47
proc_status_in[2] => Mux14.IN48
proc_status_in[2] => Mux14.IN49
proc_status_in[2] => Mux14.IN50
proc_status_in[2] => Mux14.IN51
proc_status_in[2] => Mux14.IN52
proc_status_in[2] => Mux14.IN53
proc_status_in[2] => Mux14.IN54
proc_status_in[2] => Mux14.IN55
proc_status_in[2] => Mux14.IN56
proc_status_in[2] => Mux14.IN57
proc_status_in[2] => Mux14.IN58
proc_status_in[2] => Mux14.IN59
proc_status_in[2] => Mux14.IN60
proc_status_in[2] => Mux14.IN61
proc_status_in[2] => Mux14.IN62
proc_status_in[2] => Mux14.IN63
proc_status_in[2] => Mux14.IN64
proc_status_in[2] => Mux14.IN65
proc_status_in[2] => Mux14.IN66
proc_status_in[2] => Mux14.IN67
proc_status_in[2] => Mux14.IN68
proc_status_in[2] => Mux14.IN69
proc_status_in[2] => Mux14.IN70
proc_status_in[2] => Mux14.IN71
proc_status_in[2] => Mux14.IN72
proc_status_in[2] => Mux14.IN73
proc_status_in[2] => Mux14.IN74
proc_status_in[2] => Mux14.IN75
proc_status_in[2] => Mux14.IN76
proc_status_in[2] => Mux14.IN77
proc_status_in[2] => Mux14.IN78
proc_status_in[2] => Mux14.IN79
proc_status_in[2] => Mux14.IN80
proc_status_in[2] => Mux14.IN81
proc_status_in[2] => Mux14.IN82
proc_status_in[2] => Mux14.IN83
proc_status_in[2] => Mux14.IN84
proc_status_in[2] => Mux14.IN85
proc_status_in[2] => Mux14.IN86
proc_status_in[2] => Mux14.IN87
proc_status_in[2] => Mux14.IN88
proc_status_in[2] => Mux14.IN89
proc_status_in[2] => Mux14.IN90
proc_status_in[2] => Mux14.IN91
proc_status_in[2] => Mux14.IN92
proc_status_in[2] => Mux14.IN93
proc_status_in[2] => Mux14.IN94
proc_status_in[2] => Mux14.IN95
proc_status_in[2] => Mux14.IN96
proc_status_in[2] => Mux14.IN97
proc_status_in[2] => Mux14.IN98
proc_status_in[2] => Mux14.IN99
proc_status_in[2] => Mux14.IN100
proc_status_in[2] => Mux14.IN101
proc_status_in[2] => Mux14.IN102
proc_status_in[2] => Mux14.IN103
proc_status_in[2] => Mux14.IN104
proc_status_in[2] => Mux14.IN105
proc_status_in[2] => Mux14.IN106
proc_status_in[2] => Mux14.IN107
proc_status_in[2] => Mux14.IN108
proc_status_in[2] => Mux14.IN109
proc_status_in[2] => Mux14.IN110
proc_status_in[2] => Mux14.IN111
proc_status_in[2] => Mux14.IN112
proc_status_in[2] => Mux14.IN113
proc_status_in[2] => Mux14.IN114
proc_status_in[2] => Mux14.IN115
proc_status_in[2] => Mux14.IN116
proc_status_in[2] => Mux14.IN117
proc_status_in[2] => Mux14.IN118
proc_status_in[2] => Mux14.IN119
proc_status_in[2] => Mux14.IN120
proc_status_in[2] => Mux14.IN121
proc_status_in[2] => Mux14.IN122
proc_status_in[2] => Mux14.IN123
proc_status_in[2] => Mux14.IN124
proc_status_in[2] => Mux14.IN125
proc_status_in[2] => Mux14.IN126
proc_status_in[2] => Mux14.IN127
proc_status_in[2] => Mux14.IN128
proc_status_in[2] => Mux14.IN129
proc_status_in[2] => Mux14.IN130
proc_status_in[2] => Mux14.IN131
proc_status_in[2] => Mux14.IN132
proc_status_in[2] => Mux14.IN133
proc_status_in[2] => Mux14.IN134
proc_status_in[2] => Mux14.IN135
proc_status_in[2] => Mux14.IN136
proc_status_in[2] => Mux14.IN137
proc_status_in[2] => Mux14.IN138
proc_status_in[2] => Mux14.IN139
proc_status_in[2] => Mux14.IN140
proc_status_in[2] => Mux14.IN141
proc_status_in[2] => Mux14.IN142
proc_status_in[2] => Mux14.IN143
proc_status_in[2] => Mux14.IN144
proc_status_in[2] => Mux14.IN145
proc_status_in[2] => Mux14.IN146
proc_status_in[2] => Mux14.IN147
proc_status_in[2] => Mux14.IN148
proc_status_in[2] => Mux14.IN149
proc_status_in[2] => Mux14.IN150
proc_status_in[2] => Mux14.IN151
proc_status_in[2] => Mux14.IN152
proc_status_in[2] => Mux14.IN153
proc_status_in[2] => Mux14.IN154
proc_status_in[2] => Mux14.IN155
proc_status_in[2] => Mux14.IN156
proc_status_in[2] => Mux14.IN157
proc_status_in[2] => Mux14.IN158
proc_status_in[2] => Mux14.IN159
proc_status_in[2] => Mux14.IN160
proc_status_in[2] => Mux14.IN161
proc_status_in[2] => Mux14.IN162
proc_status_in[2] => Mux14.IN163
proc_status_in[2] => Mux14.IN164
proc_status_in[2] => Mux14.IN165
proc_status_in[2] => Mux14.IN166
proc_status_in[2] => Mux14.IN167
proc_status_in[2] => Mux14.IN168
proc_status_in[2] => Mux14.IN169
proc_status_in[2] => Mux14.IN170
proc_status_in[2] => Mux14.IN171
proc_status_in[2] => Mux14.IN172
proc_status_in[2] => Mux14.IN173
proc_status_in[2] => Mux14.IN174
proc_status_in[2] => Mux14.IN175
proc_status_in[2] => Mux14.IN176
proc_status_in[2] => Mux14.IN177
proc_status_in[2] => Mux14.IN178
proc_status_in[2] => Mux14.IN179
proc_status_in[2] => Mux14.IN180
proc_status_in[2] => Mux14.IN181
proc_status_in[2] => Mux14.IN182
proc_status_in[2] => Mux14.IN183
proc_status_in[2] => Mux14.IN184
proc_status_in[2] => Mux14.IN185
proc_status_in[2] => Mux14.IN186
proc_status_in[2] => Mux14.IN187
proc_status_in[2] => Mux14.IN188
proc_status_in[2] => Mux14.IN189
proc_status_in[2] => Mux14.IN190
proc_status_in[2] => Mux14.IN191
proc_status_in[2] => Mux14.IN192
proc_status_in[2] => Mux14.IN193
proc_status_in[2] => Mux14.IN194
proc_status_in[2] => Mux14.IN195
proc_status_in[2] => Mux14.IN196
proc_status_in[2] => Mux14.IN197
proc_status_in[2] => Mux14.IN198
proc_status_in[2] => Mux14.IN199
proc_status_in[2] => Mux14.IN200
proc_status_in[2] => Mux14.IN201
proc_status_in[2] => Mux14.IN202
proc_status_in[2] => Mux14.IN203
proc_status_in[2] => Mux14.IN204
proc_status_in[2] => Mux14.IN205
proc_status_in[2] => Mux14.IN206
proc_status_in[2] => Mux14.IN207
proc_status_in[2] => Mux14.IN208
proc_status_in[2] => Mux14.IN209
proc_status_in[2] => Mux14.IN210
proc_status_in[2] => Mux14.IN211
proc_status_in[2] => Mux14.IN212
proc_status_in[2] => Mux14.IN213
proc_status_in[2] => Mux14.IN214
proc_status_in[2] => Mux14.IN215
proc_status_in[2] => Mux14.IN216
proc_status_in[2] => Mux14.IN217
proc_status_in[2] => Mux14.IN218
proc_status_in[2] => Mux14.IN219
proc_status_in[2] => Mux14.IN220
proc_status_in[2] => Mux14.IN221
proc_status_in[2] => Mux14.IN222
proc_status_in[2] => Mux14.IN223
proc_status_in[2] => Mux14.IN224
proc_status_in[2] => Mux14.IN225
proc_status_in[2] => Mux14.IN226
proc_status_in[2] => Mux14.IN227
proc_status_in[2] => Mux14.IN228
proc_status_in[2] => Mux14.IN229
proc_status_in[2] => Mux14.IN230
proc_status_in[2] => Mux14.IN231
proc_status_in[2] => Mux14.IN232
proc_status_in[2] => Mux14.IN233
proc_status_in[2] => Mux14.IN234
proc_status_in[2] => Mux14.IN235
proc_status_in[2] => Mux14.IN236
proc_status_in[2] => Mux14.IN237
proc_status_in[2] => Mux14.IN238
proc_status_in[2] => Mux14.IN239
proc_status_in[2] => Mux14.IN240
proc_status_in[2] => Mux14.IN241
proc_status_in[2] => Mux14.IN242
proc_status_in[2] => Mux14.IN243
proc_status_in[2] => Mux14.IN244
proc_status_in[2] => Mux14.IN245
proc_status_in[2] => Mux14.IN246
proc_status_in[2] => Mux14.IN247
proc_status_in[2] => Mux14.IN248
proc_status_in[2] => Mux14.IN249
proc_status_in[2] => Mux14.IN250
proc_status_in[2] => Mux14.IN251
proc_status_in[2] => Mux14.IN252
proc_status_in[2] => Mux14.IN253
proc_status_in[2] => Mux14.IN254
proc_status_in[2] => Mux14.IN255
proc_status_in[2] => Mux14.IN256
proc_status_in[2] => Mux14.IN257
proc_status_in[2] => Mux14.IN258
proc_status_in[2] => Mux14.IN259
proc_status_in[2] => Mux14.IN260
proc_status_in[2] => Mux14.IN261
proc_status_in[2] => Mux14.IN262
proc_status_in[2] => Mux14.IN263
proc_status_in[3] => Mux13.IN10
proc_status_in[3] => Mux13.IN11
proc_status_in[3] => Mux13.IN12
proc_status_in[3] => Mux13.IN13
proc_status_in[3] => Mux13.IN14
proc_status_in[3] => Mux13.IN15
proc_status_in[3] => Mux13.IN16
proc_status_in[3] => Mux13.IN17
proc_status_in[3] => Mux13.IN18
proc_status_in[3] => Mux13.IN19
proc_status_in[3] => Mux13.IN20
proc_status_in[3] => Mux13.IN21
proc_status_in[3] => Mux13.IN22
proc_status_in[3] => Mux13.IN23
proc_status_in[3] => Mux13.IN24
proc_status_in[3] => Mux13.IN25
proc_status_in[3] => Mux13.IN26
proc_status_in[3] => Mux13.IN27
proc_status_in[3] => Mux13.IN28
proc_status_in[3] => Mux13.IN29
proc_status_in[3] => Mux13.IN30
proc_status_in[3] => Mux13.IN31
proc_status_in[3] => Mux13.IN32
proc_status_in[3] => Mux13.IN33
proc_status_in[3] => Mux13.IN34
proc_status_in[3] => Mux13.IN35
proc_status_in[3] => Mux13.IN36
proc_status_in[3] => Mux13.IN37
proc_status_in[3] => Mux13.IN38
proc_status_in[3] => Mux13.IN39
proc_status_in[3] => Mux13.IN40
proc_status_in[3] => Mux13.IN41
proc_status_in[3] => Mux13.IN42
proc_status_in[3] => Mux13.IN43
proc_status_in[3] => Mux13.IN44
proc_status_in[3] => Mux13.IN45
proc_status_in[3] => Mux13.IN46
proc_status_in[3] => Mux13.IN47
proc_status_in[3] => Mux13.IN48
proc_status_in[3] => Mux13.IN49
proc_status_in[3] => Mux13.IN50
proc_status_in[3] => Mux13.IN51
proc_status_in[3] => Mux13.IN52
proc_status_in[3] => Mux13.IN53
proc_status_in[3] => Mux13.IN54
proc_status_in[3] => Mux13.IN55
proc_status_in[3] => Mux13.IN56
proc_status_in[3] => Mux13.IN57
proc_status_in[3] => Mux13.IN58
proc_status_in[3] => Mux13.IN59
proc_status_in[3] => Mux13.IN60
proc_status_in[3] => Mux13.IN61
proc_status_in[3] => Mux13.IN62
proc_status_in[3] => Mux13.IN63
proc_status_in[3] => Mux13.IN64
proc_status_in[3] => Mux13.IN65
proc_status_in[3] => Mux13.IN66
proc_status_in[3] => Mux13.IN67
proc_status_in[3] => Mux13.IN68
proc_status_in[3] => Mux13.IN69
proc_status_in[3] => Mux13.IN70
proc_status_in[3] => Mux13.IN71
proc_status_in[3] => Mux13.IN72
proc_status_in[3] => Mux13.IN73
proc_status_in[3] => Mux13.IN74
proc_status_in[3] => Mux13.IN75
proc_status_in[3] => Mux13.IN76
proc_status_in[3] => Mux13.IN77
proc_status_in[3] => Mux13.IN78
proc_status_in[3] => Mux13.IN79
proc_status_in[3] => Mux13.IN80
proc_status_in[3] => Mux13.IN81
proc_status_in[3] => Mux13.IN82
proc_status_in[3] => Mux13.IN83
proc_status_in[3] => Mux13.IN84
proc_status_in[3] => Mux13.IN85
proc_status_in[3] => Mux13.IN86
proc_status_in[3] => Mux13.IN87
proc_status_in[3] => Mux13.IN88
proc_status_in[3] => Mux13.IN89
proc_status_in[3] => Mux13.IN90
proc_status_in[3] => Mux13.IN91
proc_status_in[3] => Mux13.IN92
proc_status_in[3] => Mux13.IN93
proc_status_in[3] => Mux13.IN94
proc_status_in[3] => Mux13.IN95
proc_status_in[3] => Mux13.IN96
proc_status_in[3] => Mux13.IN97
proc_status_in[3] => Mux13.IN98
proc_status_in[3] => Mux13.IN99
proc_status_in[3] => Mux13.IN100
proc_status_in[3] => Mux13.IN101
proc_status_in[3] => Mux13.IN102
proc_status_in[3] => Mux13.IN103
proc_status_in[3] => Mux13.IN104
proc_status_in[3] => Mux13.IN105
proc_status_in[3] => Mux13.IN106
proc_status_in[3] => Mux13.IN107
proc_status_in[3] => Mux13.IN108
proc_status_in[3] => Mux13.IN109
proc_status_in[3] => Mux13.IN110
proc_status_in[3] => Mux13.IN111
proc_status_in[3] => Mux13.IN112
proc_status_in[3] => Mux13.IN113
proc_status_in[3] => Mux13.IN114
proc_status_in[3] => Mux13.IN115
proc_status_in[3] => Mux13.IN116
proc_status_in[3] => Mux13.IN117
proc_status_in[3] => Mux13.IN118
proc_status_in[3] => Mux13.IN119
proc_status_in[3] => Mux13.IN120
proc_status_in[3] => Mux13.IN121
proc_status_in[3] => Mux13.IN122
proc_status_in[3] => Mux13.IN123
proc_status_in[3] => Mux13.IN124
proc_status_in[3] => Mux13.IN125
proc_status_in[3] => Mux13.IN126
proc_status_in[3] => Mux13.IN127
proc_status_in[3] => Mux13.IN128
proc_status_in[3] => Mux13.IN129
proc_status_in[3] => Mux13.IN130
proc_status_in[3] => Mux13.IN131
proc_status_in[3] => Mux13.IN132
proc_status_in[3] => Mux13.IN133
proc_status_in[3] => Mux13.IN134
proc_status_in[3] => Mux13.IN135
proc_status_in[3] => Mux13.IN136
proc_status_in[3] => Mux13.IN137
proc_status_in[3] => Mux13.IN138
proc_status_in[3] => Mux13.IN139
proc_status_in[3] => Mux13.IN140
proc_status_in[3] => Mux13.IN141
proc_status_in[3] => Mux13.IN142
proc_status_in[3] => Mux13.IN143
proc_status_in[3] => Mux13.IN144
proc_status_in[3] => Mux13.IN145
proc_status_in[3] => Mux13.IN146
proc_status_in[3] => Mux13.IN147
proc_status_in[3] => Mux13.IN148
proc_status_in[3] => Mux13.IN149
proc_status_in[3] => Mux13.IN150
proc_status_in[3] => Mux13.IN151
proc_status_in[3] => Mux13.IN152
proc_status_in[3] => Mux13.IN153
proc_status_in[3] => Mux13.IN154
proc_status_in[3] => Mux13.IN155
proc_status_in[3] => Mux13.IN156
proc_status_in[3] => Mux13.IN157
proc_status_in[3] => Mux13.IN158
proc_status_in[3] => Mux13.IN159
proc_status_in[3] => Mux13.IN160
proc_status_in[3] => Mux13.IN161
proc_status_in[3] => Mux13.IN162
proc_status_in[3] => Mux13.IN163
proc_status_in[3] => Mux13.IN164
proc_status_in[3] => Mux13.IN165
proc_status_in[3] => Mux13.IN166
proc_status_in[3] => Mux13.IN167
proc_status_in[3] => Mux13.IN168
proc_status_in[3] => Mux13.IN169
proc_status_in[3] => Mux13.IN170
proc_status_in[3] => Mux13.IN171
proc_status_in[3] => Mux13.IN172
proc_status_in[3] => Mux13.IN173
proc_status_in[3] => Mux13.IN174
proc_status_in[3] => Mux13.IN175
proc_status_in[3] => Mux13.IN176
proc_status_in[3] => Mux13.IN177
proc_status_in[3] => Mux13.IN178
proc_status_in[3] => Mux13.IN179
proc_status_in[3] => Mux13.IN180
proc_status_in[3] => Mux13.IN181
proc_status_in[3] => Mux13.IN182
proc_status_in[3] => Mux13.IN183
proc_status_in[3] => Mux13.IN184
proc_status_in[3] => Mux13.IN185
proc_status_in[3] => Mux13.IN186
proc_status_in[3] => Mux13.IN187
proc_status_in[3] => Mux13.IN188
proc_status_in[3] => Mux13.IN189
proc_status_in[3] => Mux13.IN190
proc_status_in[3] => Mux13.IN191
proc_status_in[3] => Mux13.IN192
proc_status_in[3] => Mux13.IN193
proc_status_in[3] => Mux13.IN194
proc_status_in[3] => Mux13.IN195
proc_status_in[3] => Mux13.IN196
proc_status_in[3] => Mux13.IN197
proc_status_in[3] => Mux13.IN198
proc_status_in[3] => Mux13.IN199
proc_status_in[3] => Mux13.IN200
proc_status_in[3] => Mux13.IN201
proc_status_in[3] => Mux13.IN202
proc_status_in[3] => Mux13.IN203
proc_status_in[3] => Mux13.IN204
proc_status_in[3] => Mux13.IN205
proc_status_in[3] => Mux13.IN206
proc_status_in[3] => Mux13.IN207
proc_status_in[3] => Mux13.IN208
proc_status_in[3] => Mux13.IN209
proc_status_in[3] => Mux13.IN210
proc_status_in[3] => Mux13.IN211
proc_status_in[3] => Mux13.IN212
proc_status_in[3] => Mux13.IN213
proc_status_in[3] => Mux13.IN214
proc_status_in[3] => Mux13.IN215
proc_status_in[3] => Mux13.IN216
proc_status_in[3] => Mux13.IN217
proc_status_in[3] => Mux13.IN218
proc_status_in[3] => Mux13.IN219
proc_status_in[3] => Mux13.IN220
proc_status_in[3] => Mux13.IN221
proc_status_in[3] => Mux13.IN222
proc_status_in[3] => Mux13.IN223
proc_status_in[3] => Mux13.IN224
proc_status_in[3] => Mux13.IN225
proc_status_in[3] => Mux13.IN226
proc_status_in[3] => Mux13.IN227
proc_status_in[3] => Mux13.IN228
proc_status_in[3] => Mux13.IN229
proc_status_in[3] => Mux13.IN230
proc_status_in[3] => Mux13.IN231
proc_status_in[3] => Mux13.IN232
proc_status_in[3] => Mux13.IN233
proc_status_in[3] => Mux13.IN234
proc_status_in[3] => Mux13.IN235
proc_status_in[3] => Mux13.IN236
proc_status_in[3] => Mux13.IN237
proc_status_in[3] => Mux13.IN238
proc_status_in[3] => Mux13.IN239
proc_status_in[3] => Mux13.IN240
proc_status_in[3] => Mux13.IN241
proc_status_in[3] => Mux13.IN242
proc_status_in[3] => Mux13.IN243
proc_status_in[3] => Mux13.IN244
proc_status_in[3] => Mux13.IN245
proc_status_in[3] => Mux13.IN246
proc_status_in[3] => Mux13.IN247
proc_status_in[3] => Mux13.IN248
proc_status_in[3] => Mux13.IN249
proc_status_in[3] => Mux13.IN250
proc_status_in[3] => Mux13.IN251
proc_status_in[3] => Mux13.IN252
proc_status_in[3] => Mux13.IN253
proc_status_in[3] => Mux13.IN254
proc_status_in[3] => Mux13.IN255
proc_status_in[3] => Mux13.IN256
proc_status_in[3] => Mux13.IN257
proc_status_in[3] => Mux13.IN258
proc_status_in[3] => Mux13.IN259
proc_status_in[3] => Mux13.IN260
proc_status_in[3] => Mux13.IN261
proc_status_in[3] => Mux13.IN262
proc_status_in[3] => Mux13.IN263
proc_status_in[4] => proc_status_out[4].DATAIN
proc_status_in[5] => proc_status_out[5].DATAIN
proc_status_in[6] => proc_status_temp.DATAA
proc_status_in[6] => proc_status_temp.DATAB
proc_status_in[6] => proc_status_temp.DATAB
proc_status_in[6] => Mux8.IN6
proc_status_in[6] => Mux8.IN7
proc_status_in[6] => Mux8.IN8
proc_status_in[6] => Mux8.IN9
proc_status_in[6] => Mux8.IN10
proc_status_in[6] => Mux8.IN11
proc_status_in[6] => Mux8.IN12
proc_status_in[6] => Mux8.IN13
proc_status_in[6] => Mux8.IN14
proc_status_in[6] => Mux8.IN15
proc_status_in[6] => Mux8.IN16
proc_status_in[6] => Mux8.IN17
proc_status_in[6] => Mux8.IN18
proc_status_in[6] => Mux8.IN19
proc_status_in[7] => proc_status_temp.DATAA
proc_status_in[7] => Mux11.IN251
proc_status_in[7] => Mux11.IN252
proc_status_in[7] => Mux11.IN253
proc_status_in[7] => Mux11.IN254
proc_status_in[7] => Mux11.IN255
proc_status_in[7] => Mux11.IN256
proc_status_in[7] => Mux11.IN257
proc_status_in[7] => Mux11.IN258
proc_status_in[7] => Mux11.IN259
proc_status_in[7] => Mux11.IN260
proc_status_in[7] => Mux11.IN261
proc_status_in[7] => Mux11.IN262
proc_status_in[7] => Mux11.IN263
ignore_output <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[4] <= proc_status_in[4].DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[5] <= proc_status_in[5].DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[6] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
proc_status_out[7] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[0].leddcd_cpu_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[0].leddcd_sys_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[1].leddcd_cpu_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[1].leddcd_sys_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[2].leddcd_cpu_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[2].leddcd_sys_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[3].leddcd_cpu_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|nes_fpga_top_lvl|leddcd:led_drivers[3].leddcd_sys_inst
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


