m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/simulation/questa
v_NCO
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1753673963
!i10b 1
!s100 nQl9QR2mf24lf:YP0:3860
ISRS[JalePdSG[^lh@RBk91
S1
R1
w1752579505
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv
!i122 3
L0 1 48
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.3;79
r1
!s85 0
31
Z6 !s108 1753673963.000000
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv|
!i113 0
Z7 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -sv -work work +incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
n@_@n@c@o
v_NCO_Variant
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv
R2
R3
!i10b 1
!s100 24YgXR1`O:eYnaGMBggYJ2
IO<T@BIIiH6>emO?f^ASF12
S1
R1
w1753672553
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv
!i122 4
L0 1 49
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv|
!i113 0
R7
R8
R9
n@_@n@c@o_@variant
T_opt
R3
Vk[6iL]E]OV@258=TP>KkH3
04 6 4 work costas fast 0
=1-000ae431a4f1-6886f0eb-8214f-c970
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U11 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
R9
n@_opt
OL;O;2024.3;79
vcostas
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv
R2
R3
!i10b 1
!s100 :E[cG1jAThMof]0:1N8dM2
IV=7>0H6D?Go4n6cXSTkAg0
S1
R1
w1753673956
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv
!i122 5
L0 1 174
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv|
!i113 0
R7
R8
R9
vcostas_tb
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim/costas.v
R3
!i10b 1
!s100 8QONU349dbE3<jd:G7aIB1
I_hJIE:BilM6DbLfZGVO^V2
R1
w1753673866
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim/costas.v
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim/costas.v
!i122 10
L0 3 50
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim/costas.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim/costas.v|
!i113 0
Z10 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R9
vCostasTop
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv
R2
R3
!i10b 1
!s100 zTTdTQBS_P:]W<ln`neSc0
I4RGNV`>8KMHi64O8cdjYK0
S1
R1
w1753673777
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv
!i122 9
L0 1 62
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv|
!i113 0
R7
R8
R9
n@costas@top
vFIR
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv
R2
R3
!i10b 1
!s100 O<:9o[W4bboQzS>6[99?90
I^<D2oI7AQh>;>n[SkBT9X3
S1
R1
w1746684935
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv
!i122 6
L0 2 55
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv|
!i113 0
R7
R8
R9
n@f@i@r
vloop_filter
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv
R2
R3
!i10b 1
!s100 I5ebQJTXUUk0eZ6OB4SeU1
I[8;nOMFk7MjI?EK0L3AIV2
S1
R1
w1752724559
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv
!i122 7
L0 1 38
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv|
!i113 0
R7
R8
R9
vmixer
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv
R2
R3
!i10b 1
!s100 hRnlcNG6@NlShQhHJ6kBC1
IN_ig?nz:PbRLzR;3JDF3k3
S1
R1
w1746285346
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv
!i122 8
L0 1 26
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv|
!i113 0
R7
R8
R9
vpll
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v
R3
!i10b 1
!s100 n[VDVEm=^KQ;3nKQhNa@82
IS[QHUn@:UH_P9lMIR1EJm1
R1
w1746697409
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v
!i122 0
L0 40 140
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R9
vpll_altpll
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v
R3
!i10b 1
!s100 Ja0c<ijj2gg>U2dFlmZ1Q3
IhSMff;0iPcAEQ7jeVSem90
R1
w1753670619
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v
!i122 2
L0 31 87
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R9
vrom_256x8b
2/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v
R3
!i10b 1
!s100 dX;XO^IG>z]OoPJT4_oPW1
IVK1^jAVPY8:8EWoBPSUAj2
R1
w1745581287
8/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v
F/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v
!i122 1
L0 40 61
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom|/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v|
!i113 0
R10
!s92 -vlog01compat -work work +incdir+/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R9
