{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx.v@245:295@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        input_axis_tready_reg <= 0;\n        output_eth_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        busy_reg <= 0;\n        error_header_early_termination_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n\n        error_header_early_termination_reg <= error_header_early_termination_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        // datapath\n        if (store_eth_dest_mac_0) output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata;\n        if (store_eth_dest_mac_1) output_eth_dest_mac_reg[15: 8] <= input_axis_tdata;\n        if (store_eth_dest_mac_2) output_eth_dest_mac_reg[23:16] <= input_axis_tdata;\n        if (store_eth_dest_mac_3) output_eth_dest_mac_reg[31:24] <= input_axis_tdata;\n        if (store_eth_dest_mac_4) output_eth_dest_mac_reg[39:32] <= input_axis_tdata;\n        if (store_eth_dest_mac_5) output_eth_dest_mac_reg[47:40] <= input_axis_tdata;\n        if (store_eth_src_mac_0) output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata;\n        if (store_eth_src_mac_1) output_eth_src_mac_reg[15: 8] <= input_axis_tdata;\n        if (store_eth_src_mac_2) output_eth_src_mac_reg[23:16] <= input_axis_tdata;\n        if (store_eth_src_mac_3) output_eth_src_mac_reg[31:24] <= input_axis_tdata;\n        if (store_eth_src_mac_4) output_eth_src_mac_reg[39:32] <= input_axis_tdata;\n        if (store_eth_src_mac_5) output_eth_src_mac_reg[47:40] <= input_axis_tdata;\n        if (store_eth_type_0) output_eth_type_reg[ 7: 0] <= input_axis_tdata;\n        if (store_eth_type_1) output_eth_type_reg[15: 8] <= input_axis_tdata;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[253, "        frame_ptr_reg <= 0;\n"], [254, "        input_axis_tready_reg <= 0;\n"], [255, "        output_eth_hdr_valid_reg <= 0;\n"], [256, "        output_eth_dest_mac_reg <= 0;\n"], [257, "        output_eth_src_mac_reg <= 0;\n"], [258, "        output_eth_type_reg <= 0;\n"], [259, "        busy_reg <= 0;\n"], [260, "        error_header_early_termination_reg <= 0;\n"], [275, "        if (store_eth_dest_mac_0) output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata;\n"], [276, "        if (store_eth_dest_mac_1) output_eth_dest_mac_reg[15: 8] <= input_axis_tdata;\n"], [277, "        if (store_eth_dest_mac_2) output_eth_dest_mac_reg[23:16] <= input_axis_tdata;\n"], [278, "        if (store_eth_dest_mac_3) output_eth_dest_mac_reg[31:24] <= input_axis_tdata;\n"], [279, "        if (store_eth_dest_mac_4) output_eth_dest_mac_reg[39:32] <= input_axis_tdata;\n"], [280, "        if (store_eth_dest_mac_5) output_eth_dest_mac_reg[47:40] <= input_axis_tdata;\n"], [281, "        if (store_eth_src_mac_0) output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata;\n"], [282, "        if (store_eth_src_mac_1) output_eth_src_mac_reg[15: 8] <= input_axis_tdata;\n"], [283, "        if (store_eth_src_mac_2) output_eth_src_mac_reg[23:16] <= input_axis_tdata;\n"], [284, "        if (store_eth_src_mac_3) output_eth_src_mac_reg[31:24] <= input_axis_tdata;\n"], [285, "        if (store_eth_src_mac_4) output_eth_src_mac_reg[39:32] <= input_axis_tdata;\n"], [286, "        if (store_eth_src_mac_5) output_eth_src_mac_reg[47:40] <= input_axis_tdata;\n"], [287, "        if (store_eth_type_0) output_eth_type_reg[ 7: 0] <= input_axis_tdata;\n"], [288, "        if (store_eth_type_1) output_eth_type_reg[15: 8] <= input_axis_tdata;\n"]], "Add": [[260, "        frame_ptr_reg <= 8'd0;\n"], [260, "        input_axis_tready_reg <= 1'b0;\n"], [260, "        output_eth_hdr_valid_reg <= 1'b0;\n"], [260, "        busy_reg <= 1'b0;\n"], [260, "        error_header_early_termination_reg <= 1'b0;\n"], [289, "    if (store_eth_dest_mac_0) output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata;\n"], [289, "    if (store_eth_dest_mac_1) output_eth_dest_mac_reg[15: 8] <= input_axis_tdata;\n"], [289, "    if (store_eth_dest_mac_2) output_eth_dest_mac_reg[23:16] <= input_axis_tdata;\n"], [289, "    if (store_eth_dest_mac_3) output_eth_dest_mac_reg[31:24] <= input_axis_tdata;\n"], [289, "    if (store_eth_dest_mac_4) output_eth_dest_mac_reg[39:32] <= input_axis_tdata;\n"], [289, "    if (store_eth_dest_mac_5) output_eth_dest_mac_reg[47:40] <= input_axis_tdata;\n"], [289, "    if (store_eth_src_mac_0) output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata;\n"], [289, "    if (store_eth_src_mac_1) output_eth_src_mac_reg[15: 8] <= input_axis_tdata;\n"], [289, "    if (store_eth_src_mac_2) output_eth_src_mac_reg[23:16] <= input_axis_tdata;\n"], [289, "    if (store_eth_src_mac_3) output_eth_src_mac_reg[31:24] <= input_axis_tdata;\n"], [289, "    if (store_eth_src_mac_4) output_eth_src_mac_reg[39:32] <= input_axis_tdata;\n"], [289, "    if (store_eth_src_mac_5) output_eth_src_mac_reg[47:40] <= input_axis_tdata;\n"], [289, "    if (store_eth_type_0) output_eth_type_reg[ 7: 0] <= input_axis_tdata;\n"], [289, "    if (store_eth_type_1) output_eth_type_reg[15: 8] <= input_axis_tdata;\n"]]}}