<html>
<body>
<title>TSOM top Board Configuration</title> 
<h2 align="center">TSOM top Board Configuration</h2>
     &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
     <a href="http://www.terasic.com">
        <img src="http://www.terasic.com.cn/theme/2012/images/top_menu_03.jpg" />
     </a>
     <a href="http://www.terasic.com">www.terasic.com</a>
     <br>
     </br>
     <span style="font-family:arial;">Copyright &copy 2003-2018 Terasic Inc. All Rights Reserved. </span>
<br />
<br />
<h3 align="left">Pin Assignments:</h3>

<style>
#nav30 { position:fixed;right:30%;top:12%; }
</style>
   <div id="nav30">
   <nav>
    <a href="#Buttons"><li>Buttons</li></a>
    <a href="#Swtiches"><li>Swtiches</li></a>
    <a href="#LED"><li>LED</li></a>
    <a href="#HDMI"><li>HDMI</li></a>
    <a href="#TMD0"><li>TMD0</li></a>
    <a href="#TMD1"><li>TMD1</li></a>
    <a href="#Arduino Interface"><li>Arduino Interface</li></a>
    <a href="#EMMC"><li>EMMC</li></a>
    <a href="#FPGA"><li>FPGA</li></a>
    <a href="#HPS"><li>HPS</li></a>
    <a href="#SDMMC"><li>SDMMC</li></a>
   </nav>
   </div>
<h2><a name="Buttons"></a></h2><table border="3">
<caption>Buttons</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">KEY[0]</td>
   <td align="left">D11</td>
   <td align="left">input</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">KEY[1]</td>
   <td align="left">AB25</td>
   <td align="left">input</td>
   <td align="left">2.5 V</td>
</tr>
</table>
<h2><a name="Swtiches"></a></h2><table border="3">
<caption>Swtiches</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">SW[0]</td>
   <td align="left">AC24</td>
   <td align="left">input</td>
   <td align="left">1.5 V</td>
</tr>
<tr>
   <td align="left">SW[1]</td>
   <td align="left">AB23</td>
   <td align="left">input</td>
   <td align="left">1.5 V</td>
</tr>
</table>
<h2><a name="LED"></a></h2><table border="3">
<caption>LED</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">LED[0]</td>
   <td align="left">AA26</td>
   <td align="left">output</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">LED[1]</td>
   <td align="left">W12</td>
   <td align="left">output</td>
   <td align="left">2.5 V</td>
</tr>
</table>
<h2><a name="HDMI"></a></h2><table border="3">
<caption>HDMI</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">HDMI_LRCLK</td>
   <td align="left">Y8</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_MCLK</td>
   <td align="left">AA4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_SCLK</td>
   <td align="left">W8</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_CLK</td>
   <td align="left">AB26</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_HS</td>
   <td align="left">Y4</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[0]</td>
   <td align="left">AC4</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[1]</td>
   <td align="left">AD4</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[2]</td>
   <td align="left">AD5</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[3]</td>
   <td align="left">AE6</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[4]</td>
   <td align="left">AF5</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[5]</td>
   <td align="left">AF6</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[6]</td>
   <td align="left">AH3</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[7]</td>
   <td align="left">AH2</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[8]</td>
   <td align="left">AE4</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[9]</td>
   <td align="left">AF4</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[10]</td>
   <td align="left">AE7</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[11]</td>
   <td align="left">AF8</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[12]</td>
   <td align="left">U10</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[13]</td>
   <td align="left">V10</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[14]</td>
   <td align="left">Y11</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[15]</td>
   <td align="left">AA11</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[16]</td>
   <td align="left">AD11</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[17]</td>
   <td align="left">AE11</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[18]</td>
   <td align="left">D12</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[19]</td>
   <td align="left">C12</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[20]</td>
   <td align="left">T13</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[21]</td>
   <td align="left">T12</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[22]</td>
   <td align="left">T11</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_D[23]</td>
   <td align="left">U11</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_TX_DE</td>
   <td align="left">V12</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_I2C_SCL</td>
   <td align="left">T8</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_I2C_SDA</td>
   <td align="left">U9</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HDMI_I2S0</td>
   <td align="left">AB4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
</table>
<h2><a name="TMD0"></a></h2><table border="3">
<caption>TMD0</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">TMD0_D[0]</td>
   <td align="left">AH6</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[1]</td>
   <td align="left">AH5</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[2]</td>
   <td align="left">AF7</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[3]</td>
   <td align="left">AG6</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[4]</td>
   <td align="left">AE8</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[5]</td>
   <td align="left">AF9</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[6]</td>
   <td align="left">AG5</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD0_D[7]</td>
   <td align="left">AH4</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
</table>
<h2><a name="TMD1"></a></h2><table border="3">
<caption>TMD1</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">TMD1_D[0]</td>
   <td align="left">AF11</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[1]</td>
   <td align="left">AF10</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[2]</td>
   <td align="left">AE12</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[3]</td>
   <td align="left">AD12</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[4]</td>
   <td align="left">AD10</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[5]</td>
   <td align="left">AE9</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[6]</td>
   <td align="left">V11</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">TMD1_D[7]</td>
   <td align="left">W11</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
</table>
<h2><a name="Arduino Interface"></a></h2><table border="3">
<caption>Arduino Interface</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">ADC_SCK</td>
   <td align="left">AA20</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">ADC_SDO</td>
   <td align="left">Y13</td>
   <td align="left">input</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">ADC_SDI</td>
   <td align="left">AA13</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">ADC_CONVST</td>
   <td align="left">Y19</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
</table>
<h2><a name="EMMC"></a></h2><table border="3">
<caption>EMMC</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">EMMC_RSTN</td>
   <td align="left">A5</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
</table>
<h2><a name="FPGA"></a></h2><table border="3">
<caption>FPGA</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">FPGA_DDR3_CK_p</td>
   <td align="left">AC22</td>
   <td align="left">output</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_CK_n</td>
   <td align="left">AC23</td>
   <td align="left">output</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_p[0]</td>
   <td align="left">U14</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_p[1]</td>
   <td align="left">W14</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_p[2]</td>
   <td align="left">AA19</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_p[3]</td>
   <td align="left">AD23</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_n[0]</td>
   <td align="left">U13</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_n[1]</td>
   <td align="left">V13</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_n[2]</td>
   <td align="left">AA18</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQS_n[3]</td>
   <td align="left">AE22</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">FPGA_CLK1_50</td>
   <td align="left">E11</td>
   <td align="left">input</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_CLK2_50</td>
   <td align="left">Y15</td>
   <td align="left">input</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_CS1_n</td>
   <td align="left">AH11</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_CS_n</td>
   <td align="left">V15</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_1P5_GPIO[0]</td>
   <td align="left">AA15</td>
   <td align="left">inout</td>
   <td align="left">1.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[0]</td>
   <td align="left">AH24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[1]</td>
   <td align="left">AD26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[2]</td>
   <td align="left">AG25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[3]</td>
   <td align="left">AE23</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[4]</td>
   <td align="left">AE26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[5]</td>
   <td align="left">AE24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[6]</td>
   <td align="left">AF28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[7]</td>
   <td align="left">AH26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[8]</td>
   <td align="left">AG28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[9]</td>
   <td align="left">AG26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[10]</td>
   <td align="left">AG18</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[11]</td>
   <td align="left">AF27</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[12]</td>
   <td align="left">AA23</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[13]</td>
   <td align="left">AF25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ADDR[14]</td>
   <td align="left">AE25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_BA[0]</td>
   <td align="left">AG9</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_BA[1]</td>
   <td align="left">AA24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_BA[2]</td>
   <td align="left">Y17</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_CAS_n</td>
   <td align="left">V16</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_CKE[1]</td>
   <td align="left">Y18</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DM[0]</td>
   <td align="left">AG8</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DM[1]</td>
   <td align="left">AH12</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DM[2]</td>
   <td align="left">AF20</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DM[3]</td>
   <td align="left">AG24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[0]</td>
   <td align="left">AG13</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[1]</td>
   <td align="left">AF13</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[2]</td>
   <td align="left">AH9</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[3]</td>
   <td align="left">AE15</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[4]</td>
   <td align="left">AG11</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[5]</td>
   <td align="left">AF15</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[6]</td>
   <td align="left">AH8</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[7]</td>
   <td align="left">AG10</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[8]</td>
   <td align="left">AH17</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[9]</td>
   <td align="left">AD17</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[10]</td>
   <td align="left">AF17</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[11]</td>
   <td align="left">AE17</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[12]</td>
   <td align="left">AG15</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[13]</td>
   <td align="left">AH13</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[14]</td>
   <td align="left">AG16</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[15]</td>
   <td align="left">AH14</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[16]</td>
   <td align="left">AG20</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[17]</td>
   <td align="left">AE20</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[18]</td>
   <td align="left">AH18</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[19]</td>
   <td align="left">AD20</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[20]</td>
   <td align="left">AH19</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[21]</td>
   <td align="left">AD19</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[22]</td>
   <td align="left">AG19</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[23]</td>
   <td align="left">AE19</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[24]</td>
   <td align="left">AH21</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[25]</td>
   <td align="left">AH22</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[26]</td>
   <td align="left">AG23</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[27]</td>
   <td align="left">AF21</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[28]</td>
   <td align="left">AG21</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[29]</td>
   <td align="left">AF22</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[30]</td>
   <td align="left">AF23</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_DQ[31]</td>
   <td align="left">AH23</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_ODT[1]</td>
   <td align="left">Y16</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_RAS_n</td>
   <td align="left">AH16</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_RESET_n</td>
   <td align="left">AH27</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_RZQ[0]</td>
   <td align="left">AH7</td>
   <td align="left">input</td>
   <td align="left">1.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_RZQ[1]</td>
   <td align="left">AF26</td>
   <td align="left">input</td>
   <td align="left">1.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_DDR3_WE_n</td>
   <td align="left">AG14</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">FPGA_V1P5_GPIO[0]</td>
   <td align="left">AA15</td>
   <td align="left">inout</td>
   <td align="left">1.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_V2P5_GPIO[0]</td>
   <td align="left">Y24</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_V2P5_GPIO[1]</td>
   <td align="left">W24</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_V2P5_GPIO[2]</td>
   <td align="left">E8</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_V2P5_GPIO[3]</td>
   <td align="left">D8</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_V2P5_GPIO[4]</td>
   <td align="left">W21</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
<tr>
   <td align="left">FPGA_V2P5_GPIO[5]</td>
   <td align="left">W20</td>
   <td align="left">inout</td>
   <td align="left">2.5 V</td>
</tr>
</table>
<h2><a name="HPS"></a></h2><table border="3">
<caption>HPS</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">HPS_BOOTSEL[2]</td>
   <td align="left">D15</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_CLK1_25</td>
   <td align="left">D20</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[0]</td>
   <td align="left">C28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[1]</td>
   <td align="left">B28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[2]</td>
   <td align="left">E26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[3]</td>
   <td align="left">D26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[4]</td>
   <td align="left">J21</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[5]</td>
   <td align="left">J20</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[6]</td>
   <td align="left">C26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[7]</td>
   <td align="left">B26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[8]</td>
   <td align="left">F26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[9]</td>
   <td align="left">F25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[10]</td>
   <td align="left">A24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[11]</td>
   <td align="left">B24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[12]</td>
   <td align="left">D24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[13]</td>
   <td align="left">C24</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ADDR[14]</td>
   <td align="left">G23</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_BA[0]</td>
   <td align="left">A27</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_BA[1]</td>
   <td align="left">H25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_BA[2]</td>
   <td align="left">G25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_CAS_n</td>
   <td align="left">A26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_CKE[1]</td>
   <td align="left">K28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_CK_n</td>
   <td align="left">N20</td>
   <td align="left">output</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_CK_p</td>
   <td align="left">N21</td>
   <td align="left">output</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_CS1_n</td>
   <td align="left">L20</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_CS_n</td>
   <td align="left">L21</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DM[0]</td>
   <td align="left">G28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DM[1]</td>
   <td align="left">P28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DM[2]</td>
   <td align="left">W28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DM[3]</td>
   <td align="left">AB28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[0]</td>
   <td align="left">J25</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[1]</td>
   <td align="left">J24</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[2]</td>
   <td align="left">E28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[3]</td>
   <td align="left">D27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[4]</td>
   <td align="left">J26</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[5]</td>
   <td align="left">K26</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[6]</td>
   <td align="left">G27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[7]</td>
   <td align="left">F28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[8]</td>
   <td align="left">K25</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[9]</td>
   <td align="left">L25</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[10]</td>
   <td align="left">J27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[11]</td>
   <td align="left">J28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[12]</td>
   <td align="left">M27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[13]</td>
   <td align="left">M26</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[14]</td>
   <td align="left">M28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[15]</td>
   <td align="left">N28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[16]</td>
   <td align="left">N24</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[17]</td>
   <td align="left">N25</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[18]</td>
   <td align="left">T28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[19]</td>
   <td align="left">U28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[20]</td>
   <td align="left">N26</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[21]</td>
   <td align="left">N27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[22]</td>
   <td align="left">R27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[23]</td>
   <td align="left">V27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[24]</td>
   <td align="left">R26</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[25]</td>
   <td align="left">R25</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[26]</td>
   <td align="left">AA28</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[27]</td>
   <td align="left">W26</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[28]</td>
   <td align="left">R24</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[29]</td>
   <td align="left">T24</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[30]</td>
   <td align="left">Y27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQ[31]</td>
   <td align="left">AA27</td>
   <td align="left">inout</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_n[0]</td>
   <td align="left">R16</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_n[1]</td>
   <td align="left">R18</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_n[2]</td>
   <td align="left">T18</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_n[3]</td>
   <td align="left">T20</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_p[0]</td>
   <td align="left">R17</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_p[1]</td>
   <td align="left">R19</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_p[2]</td>
   <td align="left">T19</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_DQS_p[3]</td>
   <td align="left">U19</td>
   <td align="left">inout</td>
   <td align="left">Differential 1.5-V SSTL Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_ODT[1]</td>
   <td align="left">G26</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_RAS_n</td>
   <td align="left">A25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_RESET_n</td>
   <td align="left">V28</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_RZQ</td>
   <td align="left">D25</td>
   <td align="left">input</td>
   <td align="left">1.5 V</td>
</tr>
<tr>
   <td align="left">HPS_DDR3_WE_n</td>
   <td align="left">E25</td>
   <td align="left">output</td>
   <td align="left">SSTL-15 Class I</td>
</tr>
<tr>
   <td align="left">HPS_EMMC_SEL</td>
   <td align="left">B12</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_GTX_CLK</td>
   <td align="left">J15</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_INT_n</td>
   <td align="left">B14</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_MDC</td>
   <td align="left">A13</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_MDIO</td>
   <td align="left">E16</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_RX_CLK</td>
   <td align="left">J12</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_RX_DATA[0]</td>
   <td align="left">A14</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_RX_DATA[1]</td>
   <td align="left">A11</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_RX_DATA[2]</td>
   <td align="left">C15</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_RX_DATA[3]</td>
   <td align="left">A9</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_RX_DV</td>
   <td align="left">J13</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_TX_DATA[0]</td>
   <td align="left">A16</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_TX_DATA[1]</td>
   <td align="left">J14</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_TX_DATA[2]</td>
   <td align="left">A15</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_TX_DATA[3]</td>
   <td align="left">D17</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ENET_TX_EN</td>
   <td align="left">A12</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ETH_LED[1]</td>
   <td align="left">J12</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_ETH_LED[2]</td>
   <td align="left">J12</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_FLASH_DATA[0]</td>
   <td align="left">A8</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_FLASH_DATA[1]</td>
   <td align="left">H16</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_FLASH_DATA[2]</td>
   <td align="left">A7</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_FLASH_DATA[3]</td>
   <td align="left">J16</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_FLASH_DCLK</td>
   <td align="left">C14</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_FLASH_NCSO</td>
   <td align="left">A6</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_NPOR</td>
   <td align="left">H19</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_NRST</td>
   <td align="left">A23</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_PORSEL</td>
   <td align="left">E18</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_TCK</td>
   <td align="left">K19</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_TDI</td>
   <td align="left">D22</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_TDO</td>
   <td align="left">B23</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_TMS</td>
   <td align="left">C23</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_CLKOUT</td>
   <td align="left">G4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[0]</td>
   <td align="left">C10</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[1]</td>
   <td align="left">F5</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[2]</td>
   <td align="left">C9</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[3]</td>
   <td align="left">C4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[4]</td>
   <td align="left">C8</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[5]</td>
   <td align="left">D4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[6]</td>
   <td align="left">C7</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DATA[7]</td>
   <td align="left">F4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_DIR</td>
   <td align="left">E5</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_NXT</td>
   <td align="left">D5</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_USB_STP</td>
   <td align="left">C5</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[0]</td>
   <td align="left">C21</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[1]</td>
   <td align="left">A22</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[2]</td>
   <td align="left">B21</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[3]</td>
   <td align="left">A21</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[4]</td>
   <td align="left">K18</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[5]</td>
   <td align="left">A20</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[6]</td>
   <td align="left">J18</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[7]</td>
   <td align="left">A19</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[8]</td>
   <td align="left">C18</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[9]</td>
   <td align="left">A18</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[10]</td>
   <td align="left">C17</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[11]</td>
   <td align="left">B18</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[12]</td>
   <td align="left">J17</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[13]</td>
   <td align="left">A17</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[14]</td>
   <td align="left">H17</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[15]</td>
   <td align="left">C19</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[16]</td>
   <td align="left">B16</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[17]</td>
   <td align="left">B19</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">HPS_V3P3_GPIO[18]</td>
   <td align="left">C16</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
</table>
<h2><a name="SDMMC"></a></h2><table border="3">
<caption>SDMMC</caption>
<tr>
   <th align="left" bgcolor="Khaki">Name</th>
   <th align="left" bgcolor="Khaki">Location</th>
   <th align="left" bgcolor="Khaki">Direction</th>
   <th align="left" bgcolor="Khaki">IO Standard</th>
</tr>
<tr>
   <td align="left">SDMMC_CLK</td>
   <td align="left">B8</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[0]</td>
   <td align="left">C13</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[1]</td>
   <td align="left">B6</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[2]</td>
   <td align="left">B11</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[3]</td>
   <td align="left">B9</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[4]</td>
   <td align="left">H13</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[5]</td>
   <td align="left">A4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[6]</td>
   <td align="left">H12</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_DATA[7]</td>
   <td align="left">B4</td>
   <td align="left">inout</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
<tr>
   <td align="left">SDMMC_CMD</td>
   <td align="left">D14</td>
   <td align="left">output</td>
   <td align="left">3.3-V LVTTL</td>
</tr>
</table>
<br>
</br>
</html>
</body>
