/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  reg [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [11:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_38z;
  wire [28:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  reg [3:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [7:0] celloutsig_0_63z;
  wire [4:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = ~(celloutsig_0_34z[2] | celloutsig_0_6z);
  assign celloutsig_0_21z = ~(celloutsig_0_13z | celloutsig_0_18z[1]);
  assign celloutsig_1_1z = ~in_data[147];
  assign celloutsig_0_12z = ~celloutsig_0_10z[3];
  assign celloutsig_0_42z = celloutsig_0_25z | ~(celloutsig_0_40z[2]);
  assign celloutsig_1_8z = celloutsig_1_7z[6] | ~(celloutsig_1_4z[2]);
  assign celloutsig_0_26z = celloutsig_0_9z[0] | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_3z = { celloutsig_0_1z[5:0], celloutsig_0_0z } & { in_data[46:30], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[4:1], celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[5:2] };
  assign celloutsig_1_7z = { celloutsig_1_0z[8:7], celloutsig_1_4z } / { 1'h1, celloutsig_1_4z[3:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_27z = { celloutsig_0_18z[8:4], celloutsig_0_25z } / { 1'h1, celloutsig_0_1z[7:3] };
  assign celloutsig_1_6z = { in_data[126:117], celloutsig_1_1z, celloutsig_1_1z } === in_data[125:114];
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } === { celloutsig_1_7z[2:0], celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_0z[6:2], celloutsig_1_5z } === in_data[175:170];
  assign celloutsig_0_8z = { celloutsig_0_3z[8], celloutsig_0_1z } === { celloutsig_0_3z[15:10], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_61z = { celloutsig_0_15z[12:5], celloutsig_0_24z } >= { celloutsig_0_38z[3:2], celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_29z = { in_data[69:58], celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_13z } >= { celloutsig_0_28z[11], celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_1z[3], celloutsig_0_13z, celloutsig_0_23z } < { celloutsig_0_0z[4:2], celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_55z = celloutsig_0_1z[2] & ~(in_data[48]);
  assign celloutsig_1_3z = celloutsig_1_0z[3] & ~(celloutsig_1_1z);
  assign celloutsig_0_17z = celloutsig_0_8z & ~(celloutsig_0_16z[8]);
  assign celloutsig_0_34z = { celloutsig_0_15z[15:12], celloutsig_0_23z, celloutsig_0_26z } % { 1'h1, celloutsig_0_3z[5:0], celloutsig_0_29z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z } % { 1'h1, celloutsig_1_10z[11:4], celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[11:3] % { 1'h1, celloutsig_0_0z[15:8] };
  assign celloutsig_0_23z = celloutsig_0_9z % { 1'h1, celloutsig_0_14z[1:0] };
  assign celloutsig_0_30z = { celloutsig_0_3z[15:13], celloutsig_0_11z, celloutsig_0_14z } % { 1'h1, celloutsig_0_15z[10:5], celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_6z = { in_data[15:4], celloutsig_0_5z } != in_data[65:50];
  assign celloutsig_0_10z = ~ celloutsig_0_1z;
  assign celloutsig_0_14z = ~ { celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[45:23] | in_data[91:69];
  assign celloutsig_0_38z = celloutsig_0_30z[5:2] | { celloutsig_0_3z[19:17], celloutsig_0_17z };
  assign celloutsig_0_40z = celloutsig_0_18z[2:0] | celloutsig_0_34z[5:3];
  assign celloutsig_0_63z = { celloutsig_0_18z[10:4], celloutsig_0_52z } | { celloutsig_0_3z[13:11], celloutsig_0_42z, celloutsig_0_44z };
  assign celloutsig_0_2z = in_data[89:84] | in_data[12:7];
  assign celloutsig_0_4z = & celloutsig_0_1z[8:1];
  assign celloutsig_1_17z = & { celloutsig_1_16z[9:3], celloutsig_1_10z };
  assign celloutsig_0_20z = | celloutsig_0_14z;
  assign celloutsig_1_18z = | { celloutsig_1_17z, celloutsig_1_13z[8:6], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_19z = | celloutsig_1_10z[14:11];
  assign celloutsig_0_22z = | { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_1z[0] };
  assign celloutsig_1_13z = { celloutsig_1_10z[6:1], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z } <<< { celloutsig_1_10z[14:4], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_15z[4:2], celloutsig_1_7z } <<< { celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_11z = { celloutsig_0_2z[2:1], celloutsig_0_2z } <<< { celloutsig_0_2z[2:1], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_16z[11:4], celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_6z } <<< celloutsig_0_0z[22:7];
  assign celloutsig_0_65z = celloutsig_0_11z[4:0] - { celloutsig_0_63z[2:0], celloutsig_0_55z, celloutsig_0_61z };
  assign celloutsig_0_24z = { celloutsig_0_9z[2:1], celloutsig_0_5z } - celloutsig_0_11z[5:0];
  assign celloutsig_0_5z = celloutsig_0_3z[22:19] ^ celloutsig_0_1z[7:4];
  assign celloutsig_1_10z = { in_data[150:142], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z } ^ { celloutsig_1_4z[4], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_11z[7:3] ^ { celloutsig_1_4z[4:1], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_5z[3:2], celloutsig_0_7z } ^ { celloutsig_0_3z[27:26], celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_3z[22:5] ^ { celloutsig_0_2z[4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_66z = ~((celloutsig_0_30z[5] & celloutsig_0_44z[2]) | celloutsig_0_22z);
  assign celloutsig_1_2z = ~((in_data[170] & celloutsig_1_1z) | in_data[177]);
  assign celloutsig_0_7z = ~((celloutsig_0_5z[3] & celloutsig_0_6z) | celloutsig_0_0z[10]);
  assign celloutsig_1_5z = ~((in_data[175] & celloutsig_1_2z) | in_data[181]);
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_5z[0]) | celloutsig_0_12z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_44z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_44z = celloutsig_0_24z[3:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[140:130];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_16z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_18z = { in_data[70:67], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
