Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Fri Nov 25 19:06:11 2022
****************************************

Warning: There are 900 invalid end points for constrained paths. (UITE-416)
No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Fri Nov 25 19:06:15 2022
****************************************

Warning: There are 900 invalid end points for constrained paths. (UITE-416)
No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Fri Nov 25 19:06:20 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Fri Nov 25 19:06:24 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Fri Nov 25 19:06:28 2022
****************************************

Warning: There are 900 invalid end points for constrained paths. (UITE-416)

  Startpoint: partials_reg[10][9]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: partials_reg[11][9]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  partials_reg[10][9]/CLK (DFFSSRX1_RVT)                  0.00       0.00 r
  partials_reg[10][9]/Q (DFFSSRX1_RVT)                    0.05       0.05 f
  partials_reg[11][9]/D (DFFSSRX1_RVT)                    0.00       0.05 f
  data arrival time                                                  0.05

  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  clock uncertainty                                       0.50       0.50
  partials_reg[11][9]/CLK (DFFSSRX1_RVT)                             0.50 r
  library hold time                                      -0.01       0.49
  data required time                                                 0.49
  ------------------------------------------------------------------------------
  data required time                                                 0.49
  data arrival time                                                 -0.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mul_bw16
Version: O-2018.06-SP4
Date   : Fri Nov 25 19:06:32 2022
****************************************

Warning: There are 900 invalid end points for constrained paths. (UITE-416)

  Startpoint: a_pipe_reg[3][3]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: partials_reg[3][31]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  a_pipe_reg[3][3]/CLK (DFFSSRX1_RVT)                     0.00       0.00 r
  a_pipe_reg[3][3]/Q (DFFSSRX1_RVT)                       0.05       0.05 r
  U1298/Y (NBUFFX2_RVT)                                   0.02       0.07 r
  U1048/Y (AND2X1_RVT)                                    0.02       0.09 r
  add_30_G4/U27/Y (AND2X1_RVT)                            0.02       0.11 r
  add_30_G4/U1_4/CO (FADDX1_RVT)                          0.03       0.14 r
  add_30_G4/U1_5/CO (FADDX1_RVT)                          0.03       0.17 r
  add_30_G4/U1_6/CO (FADDX1_RVT)                          0.03       0.20 r
  add_30_G4/U1_7/CO (FADDX1_RVT)                          0.03       0.23 r
  add_30_G4/U1_8/CO (FADDX1_RVT)                          0.03       0.26 r
  add_30_G4/U1_9/CO (FADDX1_RVT)                          0.03       0.29 r
  add_30_G4/U1_10/CO (FADDX1_RVT)                         0.03       0.32 r
  add_30_G4/U1_11/CO (FADDX1_RVT)                         0.03       0.36 r
  add_30_G4/U1_12/CO (FADDX1_RVT)                         0.03       0.39 r
  add_30_G4/U1_13/CO (FADDX1_RVT)                         0.03       0.42 r
  add_30_G4/U1_14/CO (FADDX1_RVT)                         0.03       0.45 r
  add_30_G4/U1_15/CO (FADDX1_RVT)                         0.03       0.48 r
  add_30_G4/U1_16/CO (FADDX1_RVT)                         0.03       0.51 r
  add_30_G4/U1_17/CO (FADDX1_RVT)                         0.03       0.54 r
  add_30_G4/U1_18/CO (FADDX1_RVT)                         0.03       0.57 r
  add_30_G4/U26/Y (AND2X1_RVT)                            0.02       0.59 r
  add_30_G4/U25/Y (AND2X1_RVT)                            0.02       0.61 r
  add_30_G4/U24/Y (AND2X1_RVT)                            0.02       0.63 r
  add_30_G4/U23/Y (AND2X1_RVT)                            0.02       0.65 r
  add_30_G4/U22/Y (AND2X1_RVT)                            0.02       0.67 r
  add_30_G4/U21/Y (AND2X1_RVT)                            0.02       0.68 r
  add_30_G4/U20/Y (AND2X1_RVT)                            0.02       0.70 r
  add_30_G4/U19/Y (AND2X1_RVT)                            0.02       0.72 r
  add_30_G4/U18/Y (AND2X1_RVT)                            0.02       0.74 r
  add_30_G4/U17/Y (AND2X1_RVT)                            0.02       0.76 r
  add_30_G4/U16/Y (AND2X1_RVT)                            0.02       0.78 r
  add_30_G4/U14/Y (NAND2X0_RVT)                           0.01       0.79 f
  add_30_G4/U13/Y (XNOR2X1_RVT)                           0.04       0.83 r
  partials_reg[3][31]/D (DFFSSRX1_RVT)                    0.00       0.83 r
  data arrival time                                                  0.83

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock reconvergence pessimism                           0.00       5.00
  clock uncertainty                                      -0.50       4.50
  partials_reg[3][31]/CLK (DFFSSRX1_RVT)                             4.50 r
  library setup time                                     -0.05       4.45
  data required time                                                 4.45
  ------------------------------------------------------------------------------
  data required time                                                 4.45
  data arrival time                                                 -0.83
  ------------------------------------------------------------------------------
  slack (MET)                                                        3.62


1
