<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.483 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;./resnet_top4.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;resnet_layer3_output_fm&apos; (./resnet_top4.cpp:21:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;./resnet_conv_7x7.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;./resnet_conv_3x3.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;./resnet_conv_1x1.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;./resnet_batchnorm.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 26.58 seconds. CPU system time: 6.72 seconds. Elapsed time: 33.79 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,723 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,070 instructions in the design after the &apos;Unroll/Inline&apos; phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,256 instructions in the design after the &apos;Performance/Pipeline&apos; phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,107 instructions in the design after the &apos;Optimizations&apos; phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_input_fm_tile&lt;1024, 46, 80, 0&gt;(float (*) [51][45], float (*) [184][320], int, int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_weights_1x1&lt;2048, 1024&gt;(float*, float (*) [1024], int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_batchnorm_params&lt;2048&gt;(float (*) [64], float (*) [2048], int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_batchnorm(float (*) [46][40], float (*) [64], bool)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_store_out_buf_to_DDR&lt;2&gt;(float (*) [184][320], float (*) [46][40], int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;(float (*) [1024], float (*) [2048], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_input_fm_tile&lt;1024, 46, 80, 0&gt;(float (*) [51][45], float (*) [184][320], int, int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_weights_1x1&lt;512, 1024&gt;(float*, float (*) [1024], int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_batchnorm_params&lt;512&gt;(float (*) [64], float (*) [512], int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_batchnorm(float (*) [46][40], float (*) [64], bool)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_store_out_buf_to_DDR&lt;1&gt;(float (*) [184][320], float (*) [46][40], int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;(float (*) [1024], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_input_fm_tile&lt;512, 46, 80, 0&gt;(float (*) [51][45], float (*) [184][320], int, int, int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_weights_3x3&lt;512, 512&gt;(float (*) [3][3], float (*) [512][3][3], int, int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_batchnorm_params&lt;512&gt;(float (*) [64], float (*) [512], int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_batchnorm(float (*) [46][40], float (*) [64], bool)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_store_out_buf_to_DDR&lt;2&gt;(float (*) [184][320], float (*) [46][40], int, int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_input_fm_tile&lt;512, 23, 40, 1&gt;(float (*) [51][45], float (*) [184][320], int, int, int, int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_weights_1x1&lt;2048, 512&gt;(float*, float (*) [512], int, int, int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_batchnorm_params&lt;2048&gt;(float (*) [64], float (*) [2048], int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_batchnorm(float (*) [46][40], float (*) [64], bool)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_store_out_buf_to_DDR&lt;1&gt;(float (*) [184][320], float (*) [46][40], int, int, int)&apos; into &apos;void resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;(float (*) [512], float (*) [2048])&apos; (./resnet_util4.h:334:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_input_fm_tile&lt;2048, 23, 40, 1&gt;(float (*) [51][45], float (*) [184][320], int, int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_weights_1x1&lt;512, 2048&gt;(float*, float (*) [2048], int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_batchnorm_params&lt;512&gt;(float (*) [64], float (*) [512], int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_batchnorm(float (*) [46][40], float (*) [64], bool)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_store_out_buf_to_DDR&lt;1&gt;(float (*) [184][320], float (*) [46][40], int, int, int)&apos; into &apos;void resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [2048], float (*) [512], bool)&apos; (./resnet_util4.h:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_input_fm_tile&lt;512, 23, 40, 1&gt;(float (*) [51][45], float (*) [184][320], int, int, int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_weights_3x3&lt;512, 512&gt;(float (*) [3][3], float (*) [512][3][3], int, int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_load_batchnorm_params&lt;512&gt;(float (*) [64], float (*) [512], int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;resnet_batchnorm(float (*) [46][40], float (*) [64], bool)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void resnet_store_out_buf_to_DDR&lt;1&gt;(float (*) [184][320], float (*) [46][40], int, int, int)&apos; into &apos;void resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;(float (*) [512][3][3], float (*) [512])&apos; (./resnet_util4.h:274:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (./resnet_util4.h:153:31)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (./resnet_util4.h:153:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 5.29 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.36 seconds; current allocated memory: 1.488 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.492 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.495 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (./resnet_util4.h:49) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos; (./resnet_util4.h:109) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_170_3&apos; (./resnet_util4.h:170) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_151_2&apos; (./resnet_util4.h:151) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_3&apos; (./resnet_batchnorm.cpp:16) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_91_3&apos; (./resnet_util4.h:91) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_41_3&apos; (./resnet_batchnorm.cpp:41) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_196_3&apos; (./resnet_util4.h:196) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (./resnet_util4.h:49) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_129_3&apos; (./resnet_util4.h:129) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_33_5&apos; (./resnet_conv_3x3.cpp:33) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_170_3&apos; (./resnet_util4.h:170) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_151_2&apos; (./resnet_util4.h:151) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_3&apos; (./resnet_batchnorm.cpp:16) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_196_3&apos; (./resnet_util4.h:196) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (./resnet_util4.h:49) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_129_3&apos; (./resnet_util4.h:129) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_33_5&apos; (./resnet_conv_3x3.cpp:33) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_170_3&apos; (./resnet_util4.h:170) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_151_2&apos; (./resnet_util4.h:151) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_3&apos; (./resnet_batchnorm.cpp:16) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_196_3&apos; (./resnet_util4.h:196) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (./resnet_util4.h:49) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos; (./resnet_util4.h:109) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_170_3&apos; (./resnet_util4.h:170) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_151_2&apos; (./resnet_util4.h:151) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_3&apos; (./resnet_batchnorm.cpp:16) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_196_3&apos; (./resnet_util4.h:196) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (./resnet_util4.h:49) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos; (./resnet_util4.h:109) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_170_3&apos; (./resnet_util4.h:170) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_151_2&apos; (./resnet_util4.h:151) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_3&apos; (./resnet_batchnorm.cpp:16) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_196_3&apos; (./resnet_util4.h:196) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (./resnet_util4.h:49) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos; (./resnet_util4.h:109) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_170_3&apos; (./resnet_util4.h:170) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_151_2&apos; (./resnet_util4.h:151) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_3&apos; (./resnet_batchnorm.cpp:16) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_196_3&apos; (./resnet_util4.h:196) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_3&apos; (./resnet_layer4.cpp:34) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_55_6&apos; (./resnet_layer4.cpp:55) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_77_9&apos; (./resnet_layer4.cpp:77) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_100_12&apos; (./resnet_layer4.cpp:100) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_123_15&apos; (./resnet_layer4.cpp:123) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_147_18&apos; (./resnet_layer4.cpp:147) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_169_21&apos; (./resnet_layer4.cpp:169) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_191_24&apos; (./resnet_layer4.cpp:191) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_214_27&apos; (./resnet_layer4.cpp:214) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_236_30&apos; (./resnet_layer4.cpp:236) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_258_33&apos; (./resnet_layer4.cpp:258) in function &apos;resnet_layer4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_19_2&apos; (./resnet_conv_1x1.cpp:19) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_25_3&apos; (./resnet_conv_1x1.cpp:25) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_25_3&apos; (./resnet_conv_1x1.cpp:25) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_25_3&apos; (./resnet_conv_1x1.cpp:25) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_25_3&apos; (./resnet_conv_1x1.cpp:25) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;... converting 4 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; (./resnet_conv_3x3.cpp:12:34)...6 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; (./resnet_conv_3x3.cpp:12:34)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 2.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.525 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_32_2&apos; (./resnet_layer4.cpp:32:26) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_30_1&apos; (./resnet_layer4.cpp:30:22) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_53_5&apos; (./resnet_layer4.cpp:53:26) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_4&apos; (./resnet_layer4.cpp:51:22) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_75_8&apos; (./resnet_layer4.cpp:75:26) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_73_7&apos; (./resnet_layer4.cpp:73:22) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_98_11&apos; (./resnet_layer4.cpp:98:27) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_96_10&apos; (./resnet_layer4.cpp:96:23) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_121_14&apos; (./resnet_layer4.cpp:121:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_119_13&apos; (./resnet_layer4.cpp:119:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_145_17&apos; (./resnet_layer4.cpp:145:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_143_16&apos; (./resnet_layer4.cpp:143:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_167_20&apos; (./resnet_layer4.cpp:167:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_165_19&apos; (./resnet_layer4.cpp:165:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_189_23&apos; (./resnet_layer4.cpp:189:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_187_22&apos; (./resnet_layer4.cpp:187:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_212_26&apos; (./resnet_layer4.cpp:212:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_210_25&apos; (./resnet_layer4.cpp:210:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_234_29&apos; (./resnet_layer4.cpp:234:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_232_28&apos; (./resnet_layer4.cpp:232:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_256_32&apos; (./resnet_layer4.cpp:256:28) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_254_31&apos; (./resnet_layer4.cpp:254:24) in function &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_2&apos; (./resnet_util4.h:47:26) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (./resnet_util4.h:45:22) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_1&apos; (./resnet_conv_1x1.cpp:16:22) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_355_5&apos; (./resnet_util4.h:355:36) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_168_2&apos; (./resnet_util4.h:168:27) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_166_1&apos; (./resnet_util4.h:166:23) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_347_4&apos; (./resnet_util4.h:347:35) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_149_1&apos; (./resnet_util4.h:149:23) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_2&apos; (./resnet_batchnorm.cpp:14:25) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_12_1&apos; (./resnet_batchnorm.cpp:12:21) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_89_2&apos; (./resnet_util4.h:89:26) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_87_1&apos; (./resnet_util4.h:87:22) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_39_2&apos; (./resnet_batchnorm.cpp:39:25) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_37_1&apos; (./resnet_batchnorm.cpp:37:21) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_194_2&apos; (./resnet_util4.h:194:27) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_192_1&apos; (./resnet_util4.h:192:23) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_345_3&apos; (./resnet_util4.h:345:31) in function &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_2&apos; (./resnet_util4.h:47:26) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (./resnet_util4.h:45:22) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_127_2&apos; (./resnet_util4.h:127:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_125_1&apos; (./resnet_util4.h:125:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_31_4&apos; (./resnet_conv_3x3.cpp:31:34) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_28_3&apos; (./resnet_conv_3x3.cpp:28:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_20_2&apos; (./resnet_conv_3x3.cpp:20:26) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_17_1&apos; (./resnet_conv_3x3.cpp:17:22) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_297_5&apos; (./resnet_util4.h:297:36) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_168_2&apos; (./resnet_util4.h:168:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_166_1&apos; (./resnet_util4.h:166:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_287_4&apos; (./resnet_util4.h:287:35) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_149_1&apos; (./resnet_util4.h:149:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_2&apos; (./resnet_batchnorm.cpp:14:25) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_12_1&apos; (./resnet_batchnorm.cpp:12:21) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_194_2&apos; (./resnet_util4.h:194:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_192_1&apos; (./resnet_util4.h:192:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_285_3&apos; (./resnet_util4.h:285:31) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_280_2&apos; (./resnet_util4.h:280:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_2&apos; (./resnet_util4.h:47:26) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (./resnet_util4.h:45:22) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_127_2&apos; (./resnet_util4.h:127:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_125_1&apos; (./resnet_util4.h:125:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_31_4&apos; (./resnet_conv_3x3.cpp:31:34) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_28_3&apos; (./resnet_conv_3x3.cpp:28:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_20_2&apos; (./resnet_conv_3x3.cpp:20:26) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_17_1&apos; (./resnet_conv_3x3.cpp:17:22) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_297_5&apos; (./resnet_util4.h:297:36) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_168_2&apos; (./resnet_util4.h:168:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_166_1&apos; (./resnet_util4.h:166:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_287_4&apos; (./resnet_util4.h:287:35) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_149_1&apos; (./resnet_util4.h:149:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_2&apos; (./resnet_batchnorm.cpp:14:25) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_12_1&apos; (./resnet_batchnorm.cpp:12:21) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_194_2&apos; (./resnet_util4.h:194:27) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_192_1&apos; (./resnet_util4.h:192:23) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_285_3&apos; (./resnet_util4.h:285:31) in function &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_2&apos; (./resnet_util4.h:47:26) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (./resnet_util4.h:45:22) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_1&apos; (./resnet_conv_1x1.cpp:16:22) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_237_5&apos; (./resnet_util4.h:237:36) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_168_2&apos; (./resnet_util4.h:168:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_166_1&apos; (./resnet_util4.h:166:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_227_4&apos; (./resnet_util4.h:227:35) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_149_1&apos; (./resnet_util4.h:149:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_2&apos; (./resnet_batchnorm.cpp:14:25) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_12_1&apos; (./resnet_batchnorm.cpp:12:21) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_194_2&apos; (./resnet_util4.h:194:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_192_1&apos; (./resnet_util4.h:192:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_225_3&apos; (./resnet_util4.h:225:31) in function &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_2&apos; (./resnet_util4.h:47:26) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (./resnet_util4.h:45:22) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_1&apos; (./resnet_conv_1x1.cpp:16:22) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_237_5&apos; (./resnet_util4.h:237:36) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_168_2&apos; (./resnet_util4.h:168:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_166_1&apos; (./resnet_util4.h:166:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_227_4&apos; (./resnet_util4.h:227:35) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_149_1&apos; (./resnet_util4.h:149:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_2&apos; (./resnet_batchnorm.cpp:14:25) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_12_1&apos; (./resnet_batchnorm.cpp:12:21) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_194_2&apos; (./resnet_util4.h:194:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_192_1&apos; (./resnet_util4.h:192:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_225_3&apos; (./resnet_util4.h:225:31) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_220_2&apos; (./resnet_util4.h:220:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_2&apos; (./resnet_util4.h:47:26) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (./resnet_util4.h:45:22) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_1&apos; (./resnet_conv_1x1.cpp:16:22) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_237_5&apos; (./resnet_util4.h:237:36) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_168_2&apos; (./resnet_util4.h:168:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_166_1&apos; (./resnet_util4.h:166:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_227_4&apos; (./resnet_util4.h:227:35) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_149_1&apos; (./resnet_util4.h:149:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_2&apos; (./resnet_batchnorm.cpp:14:25) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_12_1&apos; (./resnet_batchnorm.cpp:12:21) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_194_2&apos; (./resnet_util4.h:194:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_192_1&apos; (./resnet_util4.h:192:23) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_225_3&apos; (./resnet_util4.h:225:31) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_220_2&apos; (./resnet_util4.h:220:27) in function &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;resnet_top_4&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 2048, 23, 40, 2, 0&gt;&apos; to &apos;resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1&lt;1024, 46, 80, 512, 46, 80, 1, 0&gt;&apos; to &apos;resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 46, 80, 512, 23, 40, 2, 0&gt;&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_&apos; to &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_&apos; to &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv3_bn3_add_relu&lt;512, 23, 40, 2048, 23, 40, 1, 1&gt;&apos; to &apos;resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_&apos; to &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv1_bn1&lt;2048, 23, 40, 512, 23, 40, 1, 1&gt;&apos; to &apos;resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;resnet_bottleneck_conv2_bn2_relu&lt;512, 23, 40, 512, 23, 40, 1, 1&gt;&apos; to &apos;resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.125 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln45_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.127 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.127 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.127 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.127 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_1&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_3&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_5&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_7&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_37&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_53&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_61&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.26 seconds; current allocated memory: 2.133 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 5.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.13 seconds; current allocated memory: 2.133 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.134 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.135 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.135 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.135 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2&apos; (loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;param_buf_1_load_5&apos;, ./resnet_batchnorm.cpp:12-&gt;./resnet_util4.h:256) on array &apos;param_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;param_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.26 seconds; current allocated memory: 2.135 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.136 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln192_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.136 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.136 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.137 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.137 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln57) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.138 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.138 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln45_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.139 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.139 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.139 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.139 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_1&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_3&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_5&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_7&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_37&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_53&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_61&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.15 seconds; current allocated memory: 2.145 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.05 seconds; current allocated memory: 2.146 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.08 seconds; current allocated memory: 2.146 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.147 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.147 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.147 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1&apos; (loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;param_buf_1_load_7&apos;, ./resnet_batchnorm.cpp:12-&gt;./resnet_util4.h:256) on array &apos;param_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;param_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.18 seconds. CPU system time: 0 seconds. Elapsed time: 5.26 seconds; current allocated memory: 2.148 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.148 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln192_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.148 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.149 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.149 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.150 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln79) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.150 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.150 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln45_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.151 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.152 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.152 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.152 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) and &apos;icmp&apos; operation (&apos;icmp_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;add4416_i_write_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) of variable &apos;add44_i&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305 on local variable &apos;add4416_i&apos; and &apos;load&apos; operation (&apos;add4416_i_load&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305) on local variable &apos;add4416_i&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;add4416_i_write_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) of variable &apos;add44_i&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305 on local variable &apos;add4416_i&apos; and &apos;load&apos; operation (&apos;add4416_i_load&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305) on local variable &apos;add4416_i&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;add4416_i_write_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) of variable &apos;add44_i&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305 on local variable &apos;add4416_i&apos; and &apos;load&apos; operation (&apos;add4416_i_load&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305) on local variable &apos;add4416_i&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.17 seconds; current allocated memory: 2.153 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.153 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.153 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.154 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.154 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.154 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s&apos; (loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;param_buf_1_load_3&apos;, ./resnet_batchnorm.cpp:12-&gt;./resnet_util4.h:316) on array &apos;param_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;param_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.28 seconds; current allocated memory: 2.155 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.155 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln192_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.155 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.156 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.156 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.158 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.158 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.158 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.158 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_1&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_3&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_5&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_7&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_37&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_53&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_61&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:362) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.63 seconds; current allocated memory: 2.163 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.164 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.27 seconds; current allocated memory: 2.165 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.166 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.166 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.166 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI&apos; (loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;param_buf_1_load_1&apos;, ./resnet_batchnorm.cpp:12-&gt;./resnet_util4.h:372) on array &apos;param_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;param_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.166 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.167 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln93) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.168 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.169 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop &apos;VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.169 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.169 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln192_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.169 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.170 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.170 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.171 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln126) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.171 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.171 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln45_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.172 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.172 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_109_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.172 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_1&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_3&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_5&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_7&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_37&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_53&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;in_fm_buf_1_load_61&apos;, ./resnet_conv_1x1.cpp:29-&gt;./resnet_util4.h:244) on array &apos;in_fm_buf_1&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;in_fm_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.03 seconds; current allocated memory: 2.178 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 5.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.18 seconds; current allocated memory: 2.179 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 2.179 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.180 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.180 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.180 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s&apos; (loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;param_buf_1_load_7&apos;, ./resnet_batchnorm.cpp:12-&gt;./resnet_util4.h:256) on array &apos;param_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;param_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.91 seconds; current allocated memory: 2.181 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.181 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln192_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.181 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.182 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.182 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 2.183 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.183 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.183 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln45_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.184 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) and &apos;icmp&apos; operation (&apos;icmp_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;add4416_i_write_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) of variable &apos;add44_i&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305 on local variable &apos;add4416_i&apos; and &apos;load&apos; operation (&apos;add4416_i_load&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305) on local variable &apos;add4416_i&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;add4416_i_write_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) of variable &apos;add44_i&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305 on local variable &apos;add4416_i&apos; and &apos;load&apos; operation (&apos;add4416_i_load&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305) on local variable &apos;add4416_i&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos; (loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;add4416_i_write_ln33&apos;, ./resnet_conv_3x3.cpp:33-&gt;./resnet_util4.h:305) of variable &apos;add44_i&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305 on local variable &apos;add4416_i&apos; and &apos;load&apos; operation (&apos;add4416_i_load&apos;, ./resnet_conv_3x3.cpp:35-&gt;./resnet_util4.h:305) on local variable &apos;add4416_i&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.186 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.186 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.186 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.186 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.187 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.187 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1&apos; (loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;param_buf_1_load_3&apos;, ./resnet_batchnorm.cpp:12-&gt;./resnet_util4.h:316) on array &apos;param_buf_1&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;param_buf_1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.187 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.188 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln192_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.188 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.188 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.189 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.189 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln171) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.190 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.190 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln194) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.190 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.190 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.191 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.191 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln238) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.191 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.192 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln260_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln260) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.192 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.192 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_layer4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.192 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.193 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;resnet_top_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.193 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.194 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos; pipeline &apos;VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_11ns_6ns_6ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_11ns_8ns_6ns_19_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 2.194 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.196 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2&apos; pipeline &apos;VITIS_LOOP_109_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.198 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos; pipeline &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.204 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2&apos; pipeline &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.34 seconds; current allocated memory: 2.216 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2&apos; pipeline &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.217 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2&apos; pipeline &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.218 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2&apos; pipeline &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_11ns_8ns_5ns_19_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_5ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.220 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s/grp_fu_348_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.224 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos; pipeline &apos;VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12ns_8ns_5ns_20_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.228 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.229 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1&apos; pipeline &apos;VITIS_LOOP_109_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.231 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos; pipeline &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.238 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1&apos; pipeline &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.36 seconds; current allocated memory: 2.249 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos; pipeline &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.250 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1&apos; pipeline &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.252 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1&apos; pipeline &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.255 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s/grp_fu_348_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.258 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos; pipeline &apos;VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_8ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.262 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_7s_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.264 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI&apos; pipeline &apos;VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.266 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos; pipeline &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.269 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI&apos; pipeline &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.271 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.273 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s&apos; pipeline &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.275 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI&apos; pipeline &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_5ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_5ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_64ns_64ns_128_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.281 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos; pipeline &apos;VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_8ns_5ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.283 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.285 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1&apos; pipeline &apos;VITIS_LOOP_109_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.287 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; pipeline &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.293 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s&apos; pipeline &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.305 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.307 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI&apos; pipeline &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.309 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI&apos; pipeline &apos;VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_11ns_8ns_6ns_19_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.311 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI&apos; pipeline &apos;VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.313 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s&apos; pipeline &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_11ns_8ns_6ns_19_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.315 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s_ds_fm_buf_1_RAM_AUTO_1R1W&apos; to &apos;resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s_ds_fm_buf_1_Rbkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s_ds_fm_buf_1_Rbkb&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.318 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos; pipeline &apos;VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12ns_8ns_5ns_20_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.321 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_11ns_8ns_6ns_19_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.325 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1&apos; pipeline &apos;VITIS_LOOP_109_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.327 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; pipeline &apos;VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.331 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO&apos; pipeline &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.34 seconds; current allocated memory: 2.343 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.348 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s&apos; pipeline &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.350 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO&apos; pipeline &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.351 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.354 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos; pipeline &apos;VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_8ns_5ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.355 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_7s_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.360 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1&apos; pipeline &apos;VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.363 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos; pipeline &apos;VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_7ns_13_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.365 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1&apos; pipeline &apos;VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.368 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos; pipeline &apos;VITIS_LOOP_149_1_VITIS_LOOP_151_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.370 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-2049]" key="HLS 200-2049" tag="" content="Adding the rewind optimization to the pipelined process &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1&apos; pipeline &apos;VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.372 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1&apos; pipeline &apos;VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_6ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.374 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_64ns_64ns_128_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.376 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos; pipeline &apos;VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_8ns_5ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.380 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos; pipeline &apos;VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12ns_8ns_5ns_20_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.383 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos; pipeline &apos;VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_8ns_5ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.384 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos; pipeline &apos;VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_8ns_5ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.386 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos; pipeline &apos;VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12ns_6ns_5ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12ns_8ns_5ns_20_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.388 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_layer4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_layer4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_resnet_layer_in_fm_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_param_buf_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_partial_out_fm_buf_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_in_fm_buf_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_weight_buf_1x1_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_out_fm_buf_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;resnet_top_4_resnet_layer4_weight_buf_3x3_1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.36 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.79 seconds; current allocated memory: 2.416 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;resnet_top_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer3_output_fm&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_input_fm&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_conv1_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_bn1_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_conv2_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_bn2_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_conv3_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_bn3_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_downsample_0_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_0_downsample_1_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_1_conv1_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_1_bn1_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_1_conv2_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_1_bn2_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_1_conv3_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_1_bn3_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_2_conv1_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_2_bn1_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_2_conv2_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_2_bn2_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_2_conv3_weights&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_2_bn3_params&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;resnet_top_4/resnet_layer4_output_fm&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;resnet_top_4&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_address0&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_address0&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_ce0&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_ce0&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_we0&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_we0&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_d0&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_d0&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_q0&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_address1&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_address1&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_ce1&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_ce1&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_we1&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_we1&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_d1&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;resnet_top_4/resnet_layer3_output_fm_d1&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;resnet_top_4/resnet_layer3_output_fm_q1&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;resnet_top_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.02 seconds; current allocated memory: 2.416 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 8.14 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.17 seconds; current allocated memory: 2.416 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 4.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.99 seconds; current allocated memory: 2.416 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for resnet_top_4." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for resnet_top_4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 119.73 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 219.47 seconds. CPU system time: 13.21 seconds. Elapsed time: 257.75 seconds; current allocated memory: 957.996 MB." resolution=""/>
</Messages>
