Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto babfdd66b78b4615a5f0863549a582c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'address' [C:/Users/shamm/Desktop/Viviado/Lab4.1and2/Lab4.1and2.srcs/sim_1/new/top_tb.v:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'address' [C:/Users/shamm/Desktop/Viviado/Lab4.1and2/Lab4.1and2.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'address' [C:/Users/shamm/Desktop/Viviado/Lab4.1and2/Lab4.1and2.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3027] 'address' was previously declared with a different range [C:/Users/shamm/Desktop/Viviado/Lab4.1and2/Lab4.1and2.srcs/sources_1/new/mem_fsm.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fsm
Compiling module xil_defaultlib.SRAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
