Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 12 17:36:18 2025
| Host         : Celore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   33          
LUTAR-1    Warning           LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/UIR_0/inst/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/UIR_0/inst/q_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/UIR_0/inst/q_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.577        0.000                      0                15874        0.014        0.000                      0                15874        3.750        0.000                       0                  6934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.577        0.000                      0                15778        0.014        0.000                      0                15778        3.750        0.000                       0                  6934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.569        0.000                      0                   96        0.582        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 3.207ns (43.977%)  route 4.085ns (56.023%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.655     2.949    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X35Y28         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           1.000     4.405    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.124     4.529 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.529    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.042 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.212     6.372    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.496    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.028 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.590 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.660     8.250    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X33Y30         LUT4 (Prop_lut4_I3_O)        0.329     8.579 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.793     9.371    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.326     9.697 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.420    10.117    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.241 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    10.241    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_54
    SLICE_X38Y28         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.483    12.663    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X38Y28         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.081    12.819    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 1.468ns (21.578%)  route 5.335ns (78.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.971     9.854    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X17Y34         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.574    12.753    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X17Y34         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/C
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X17Y34         FDRE (Setup_fdre_C_CE)      -0.205    12.624    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.468ns (21.778%)  route 5.273ns (78.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.909     9.792    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.625    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.468ns (21.778%)  route 5.273ns (78.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.909     9.792    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.625    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.468ns (21.778%)  route 5.273ns (78.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.909     9.792    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.625    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.468ns (21.778%)  route 5.273ns (78.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.909     9.792    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.575    12.754    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X17Y36         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.625    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.468ns (21.741%)  route 5.284ns (78.259%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.920     9.803    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.577    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X16Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.468ns (21.741%)  route 5.284ns (78.259%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.920     9.803    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.577    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X16Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[35]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.468ns (21.741%)  route 5.284ns (78.259%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.920     9.803    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.577    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X16Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.468ns (21.741%)  route 5.284ns (78.259%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.834     4.341    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_avalid
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.465 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.111     5.576    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     5.694 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.136     6.829    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.149 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.479     7.629    design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.326     7.955 r  design_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.804     8.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.883 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.920     9.803    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.577    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X16Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X16Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  2.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.388%)  route 0.167ns (56.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.557     0.893    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/s_axi_lite_aclk
    SLICE_X52Y40         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]/Q
                         net (fo=2, routed)           0.167     1.188    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1[4]
    SLICE_X48Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.827     1.193    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/s_axi_lite_aclk
    SLICE_X48Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.016     1.174    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMS32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.573     0.909    <hidden>
    SLICE_X31Y62         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  <hidden>
                         net (fo=10, routed)          0.134     1.184    <hidden>
    SLICE_X30Y62         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X30Y62         RAMS32                                       r  <hidden>
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y62         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.905%)  route 0.212ns (60.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.560     0.896    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/s_axi_lite_aclk
    SLICE_X49Y42         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]/Q
                         net (fo=2, routed)           0.212     1.249    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0[0]
    SLICE_X52Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.823     1.189    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/s_axi_lite_aclk
    SLICE_X52Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X52Y39         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y62  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.461%)  route 2.216ns (77.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.332     5.799    <hidden>
    SLICE_X29Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.519    12.698    <hidden>
    SLICE_X29Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.368    <hidden>
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.461%)  route 2.216ns (77.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.332     5.799    <hidden>
    SLICE_X29Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.519    12.698    <hidden>
    SLICE_X29Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.368    <hidden>
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.642ns (24.853%)  route 1.941ns (75.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.057     5.524    <hidden>
    SLICE_X28Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.518    12.697    <hidden>
    SLICE_X28Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.642ns (24.853%)  route 1.941ns (75.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.057     5.524    <hidden>
    SLICE_X28Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.518    12.697    <hidden>
    SLICE_X28Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.642ns (24.895%)  route 1.937ns (75.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.053     5.520    <hidden>
    SLICE_X29Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.518    12.697    <hidden>
    SLICE_X29Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.642ns (24.895%)  route 1.937ns (75.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.053     5.520    <hidden>
    SLICE_X29Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.518    12.697    <hidden>
    SLICE_X29Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.642ns (24.895%)  route 1.937ns (75.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.053     5.520    <hidden>
    SLICE_X29Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.518    12.697    <hidden>
    SLICE_X29Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.642ns (24.895%)  route 1.937ns (75.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.053     5.520    <hidden>
    SLICE_X29Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.518    12.697    <hidden>
    SLICE_X29Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    <hidden>
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.183%)  route 1.907ns (74.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.023     5.490    <hidden>
    SLICE_X27Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.514    12.693    <hidden>
    SLICE_X27Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X27Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    <hidden>
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.183%)  route 1.907ns (74.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    <hidden>
    SLICE_X32Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  <hidden>
                         net (fo=2, routed)           0.884     4.343    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.467 f  <hidden>
                         net (fo=32, routed)          1.023     5.490    <hidden>
    SLICE_X27Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.514    12.693    <hidden>
    SLICE_X27Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X27Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    <hidden>
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  6.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.992%)  route 0.301ns (55.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.554     0.890    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.038 f  <hidden>
                         net (fo=2, routed)           0.161     1.198    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.098     1.296 f  <hidden>
                         net (fo=32, routed)          0.140     1.436    <hidden>
    SLICE_X34Y64         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.820     1.186    <hidden>
    SLICE_X34Y64         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.992%)  route 0.301ns (55.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.554     0.890    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.038 f  <hidden>
                         net (fo=2, routed)           0.161     1.198    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.098     1.296 f  <hidden>
                         net (fo=32, routed)          0.140     1.436    <hidden>
    SLICE_X34Y64         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.820     1.186    <hidden>
    SLICE_X34Y64         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.992%)  route 0.301ns (55.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.554     0.890    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.038 f  <hidden>
                         net (fo=2, routed)           0.161     1.198    <hidden>
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.098     1.296 f  <hidden>
                         net (fo=32, routed)          0.140     1.436    <hidden>
    SLICE_X34Y64         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.820     1.186    <hidden>
    SLICE_X34Y64         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.129     1.425    <hidden>
    SLICE_X29Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X29Y62         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X29Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.129     1.425    <hidden>
    SLICE_X29Y62         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X29Y62         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X29Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.129     1.425    <hidden>
    SLICE_X29Y62         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X29Y62         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X29Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.129     1.425    <hidden>
    SLICE_X29Y62         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X29Y62         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X29Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.623%)  route 0.336ns (64.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.133     1.430    <hidden>
    SLICE_X28Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X28Y62         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X28Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.623%)  route 0.336ns (64.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.133     1.430    <hidden>
    SLICE_X28Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X28Y62         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X28Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.623%)  route 0.336ns (64.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.572     0.908    <hidden>
    SLICE_X29Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  <hidden>
                         net (fo=2, routed)           0.203     1.252    <hidden>
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.297 f  <hidden>
                         net (fo=32, routed)          0.133     1.430    <hidden>
    SLICE_X28Y62         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.840     1.206    <hidden>
    SLICE_X28Y62         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.924    
    SLICE_X28Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.601    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.248ns  (logic 0.580ns (25.803%)  route 1.668ns (74.197%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q1_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/dff4_1/inst/Q1_reg/Q
                         net (fo=1, routed)           1.050     1.506    design_1_i/adpt_out_0/inst/Y1
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.630 r  design_1_i/adpt_out_0/inst/led[1]_INST_0/O
                         net (fo=1, routed)           0.618     2.248    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X36Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.464     2.643    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.529%)  route 1.320ns (69.471%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q3_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/dff4_1/inst/Q3_reg/Q
                         net (fo=1, routed)           0.827     1.283    design_1_i/adpt_out_0/inst/Y3
    SLICE_X34Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.407 r  design_1_i/adpt_out_0/inst/led[3]_INST_0/O
                         net (fo=1, routed)           0.493     1.900    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X34Y72         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.466     2.645    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y72         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.609ns (32.944%)  route 1.240ns (67.056%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q2_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/dff4_1/inst/Q2_reg/Q
                         net (fo=1, routed)           0.619     1.075    design_1_i/adpt_out_0/inst/Y2
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.153     1.228 r  design_1_i/adpt_out_0/inst/led[2]_INST_0/O
                         net (fo=1, routed)           0.620     1.849    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.463     2.642    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.580ns (31.497%)  route 1.261ns (68.503%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q0_reg/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/dff4_1/inst/Q0_reg/Q
                         net (fo=1, routed)           0.498     0.954    design_1_i/adpt_out_0/inst/Y0
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.078 r  design_1_i/adpt_out_0/inst/led[0]_INST_0/O
                         net (fo=1, routed)           0.763     1.841    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.463     2.642    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.748ns  (logic 0.124ns (7.093%)  route 1.624ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.624     1.624    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.124     1.748 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.748    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y71         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.509     2.688    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.855%)  route 0.459ns (71.145%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q2_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/dff4_1/inst/Q2_reg/Q
                         net (fo=1, routed)           0.196     0.337    design_1_i/adpt_out_0/inst/Y2
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  design_1_i/adpt_out_0/inst/led[2]_INST_0/O
                         net (fo=1, routed)           0.262     0.645    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.809     1.175    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.846%)  route 0.459ns (71.154%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q3_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/dff4_1/inst/Q3_reg/Q
                         net (fo=1, routed)           0.290     0.431    design_1_i/adpt_out_0/inst/Y3
    SLICE_X34Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.476 r  design_1_i/adpt_out_0/inst/led[3]_INST_0/O
                         net (fo=1, routed)           0.169     0.645    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X34Y72         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.812     1.178    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y72         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.045ns (6.889%)  route 0.608ns (93.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.608     0.608    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.653 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.653    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y71         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.831     1.197    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.854%)  route 0.533ns (74.146%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q0_reg/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/dff4_1/inst/Q0_reg/Q
                         net (fo=1, routed)           0.158     0.299    design_1_i/adpt_out_0/inst/Y0
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  design_1_i/adpt_out_0/inst/led[0]_INST_0/O
                         net (fo=1, routed)           0.375     0.719    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.809     1.175    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/dff4_1/inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.661%)  route 0.635ns (77.339%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  design_1_i/dff4_1/inst/Q1_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/dff4_1/inst/Q1_reg/Q
                         net (fo=1, routed)           0.390     0.531    design_1_i/adpt_out_0/inst/Y1
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.576 r  design_1_i/adpt_out_0/inst/led[1]_INST_0/O
                         net (fo=1, routed)           0.245     0.821    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X36Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.809     1.175    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.745ns  (logic 0.456ns (16.612%)  route 2.289ns (83.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X39Y64         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/Q
                         net (fo=17, routed)          2.289     5.686    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[4]
    SLICE_X44Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.494     2.673    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 0.518ns (19.664%)  route 2.116ns (80.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y64         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/Q
                         net (fo=17, routed)          2.116     5.575    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[7]
    SLICE_X44Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.494     2.673    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.518ns (19.733%)  route 2.107ns (80.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y64         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/Q
                         net (fo=17, routed)          2.107     5.566    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[5]
    SLICE_X44Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.494     2.673    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.642ns (24.822%)  route 1.944ns (75.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.684     2.978    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y68         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          1.068     4.564    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.688 f  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.876     5.564    <hidden>
    SLICE_X32Y63         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.474     2.653    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.642ns (24.822%)  route 1.944ns (75.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.684     2.978    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y68         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          1.068     4.564    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.688 f  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.876     5.564    <hidden>
    SLICE_X32Y63         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.474     2.653    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.642ns (24.822%)  route 1.944ns (75.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.684     2.978    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y68         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          1.068     4.564    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.688 f  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.876     5.564    <hidden>
    SLICE_X32Y63         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.474     2.653    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.642ns (24.822%)  route 1.944ns (75.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.684     2.978    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y68         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          1.068     4.564    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.688 f  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.876     5.564    <hidden>
    SLICE_X32Y63         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.474     2.653    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.642ns (24.822%)  route 1.944ns (75.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.684     2.978    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y68         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          1.068     4.564    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.688 f  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.876     5.564    <hidden>
    SLICE_X32Y63         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.474     2.653    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.642ns (24.822%)  route 1.944ns (75.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.684     2.978    design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y68         FDRE                                         r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          1.068     4.564    design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.688 f  design_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.876     5.564    <hidden>
    SLICE_X32Y63         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.474     2.653    <hidden>
    SLICE_X32Y63         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.456ns (17.763%)  route 2.111ns (82.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.647     2.941    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X39Y64         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/Q
                         net (fo=17, routed)          2.111     5.508    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[6]
    SLICE_X43Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.495     2.674    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y46         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.553     0.889    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y62         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/Q
                         net (fo=1, routed)           0.058     1.087    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[25]
    SLICE_X40Y62         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.820     1.186    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y62         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y56         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[14]
    SLICE_X43Y56         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y56         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.561     0.897    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y42         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]/Q
                         net (fo=1, routed)           0.056     1.093    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[15]
    SLICE_X43Y42         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.828     1.194    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y42         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.562     0.898    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y45         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]/Q
                         net (fo=1, routed)           0.056     1.094    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[13]
    SLICE_X43Y45         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.829     1.195    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y45         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.554     0.890    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y59         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]/Q
                         net (fo=1, routed)           0.065     1.096    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[18]
    SLICE_X48Y59         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.823     1.189    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y59         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.555     0.891    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X45Y31         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.067     1.099    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X45Y31         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.820     1.186    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X45Y31         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.148%)  route 0.100ns (43.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.552     0.888    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/s_axi_lite_aclk
    SLICE_X52Y32         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.100     1.115    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/Q
    SLICE_X52Y32         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.817     1.183    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/s_axi_lite_aclk
    SLICE_X52Y32         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.562     0.898    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X46Y43         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]/Q
                         net (fo=1, routed)           0.056     1.117    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[10]
    SLICE_X46Y43         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.829     1.195    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X46Y43         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.148%)  route 0.100ns (43.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.555     0.891    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.100     1.118    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/Q
    SLICE_X44Y31         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.820     1.186    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.108%)  route 0.109ns (45.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.552     0.888    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X49Y29         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.109     1.124    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X49Y29         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.818     1.184    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X49Y29         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.273ns  (logic 2.454ns (74.984%)  route 0.819ns (25.016%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.819     3.273    design_1_i/UIR_0/inst/d[7]
    SLICE_X32Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.239ns  (logic 2.454ns (75.753%)  route 0.785ns (24.247%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.785     3.239    design_1_i/UIR_0/inst/d[6]
    SLICE_X30Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.225ns  (logic 2.454ns (76.101%)  route 0.771ns (23.899%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.771     3.225    design_1_i/UIR_0/inst/d[20]
    SLICE_X30Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.149ns  (logic 2.454ns (77.940%)  route 0.695ns (22.060%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.695     3.149    design_1_i/UIR_0/inst/d[5]
    SLICE_X32Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.141ns  (logic 2.454ns (78.126%)  route 0.687ns (21.874%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.687     3.141    design_1_i/UIR_0/inst/d[4]
    SLICE_X32Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.125ns  (logic 2.454ns (78.534%)  route 0.671ns (21.466%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.671     3.125    design_1_i/UIR_0/inst/d[22]
    SLICE_X32Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.104ns  (logic 2.454ns (79.060%)  route 0.650ns (20.940%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.650     3.104    design_1_i/UIR_0/inst/d[1]
    SLICE_X32Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.102ns  (logic 2.454ns (79.111%)  route 0.648ns (20.889%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.648     3.102    design_1_i/UIR_0/inst/d[21]
    SLICE_X32Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/dff4_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/dff4_1/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.096ns  (logic 0.828ns (26.743%)  route 2.268ns (73.257%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE                         0.000     0.000 r  design_1_i/dff4_0/inst/Q1_reg/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/dff4_0/inst/Q1_reg/Q
                         net (fo=2, routed)           0.990     1.446    design_1_i/adder4_0/A1
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.124     1.570 r  design_1_i/adder4_0/S3_INST_0_i_1/O
                         net (fo=2, routed)           0.445     2.014    design_1_i/adder4_0/S3_INST_0_i_1_n_0
    SLICE_X29Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.138 r  design_1_i/adder4_0/S2_INST_0/O
                         net (fo=3, routed)           0.834     2.972    design_1_i/shifter_0/inst/D2
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.096 r  design_1_i/shifter_0/inst/Y3_INST_0/O
                         net (fo=1, routed)           0.000     3.096    design_1_i/dff4_1/inst/D3
    SLICE_X33Y72         FDRE                                         r  design_1_i/dff4_1/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            design_1_i/UIR_0/inst/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.085ns  (logic 2.454ns (79.557%)  route 0.631ns (20.443%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           0.631     3.085    design_1_i/UIR_0/inst/d[23]
    SLICE_X30Y71         FDRE                                         r  design_1_i/UIR_0/inst/q_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/UIR_0/inst/q_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/dff4_2/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.167ns (59.977%)  route 0.111ns (40.023%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  design_1_i/UIR_0/inst/q_reg[20]/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  design_1_i/UIR_0/inst/q_reg[20]/Q
                         net (fo=2, routed)           0.111     0.278    design_1_i/dff4_2/inst/D0
    SLICE_X29Y72         FDRE                                         r  design_1_i/dff4_2/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/m74LS161_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/m74LS161_0/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.232ns (73.562%)  route 0.083ns (26.438%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE                         0.000     0.000 r  design_1_i/m74LS161_0/inst/Q1_reg/C
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  design_1_i/m74LS161_0/inst/Q1_reg/Q
                         net (fo=5, routed)           0.083     0.216    design_1_i/m74LS161_0/inst/Q1
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.099     0.315 r  design_1_i/m74LS161_0/inst/Q2_i_1/O
                         net (fo=1, routed)           0.000     0.315    design_1_i/m74LS161_0/inst/Q2_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  design_1_i/m74LS161_0/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/UIR_0/inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/dff4_2/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.167ns (50.265%)  route 0.165ns (49.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  design_1_i/UIR_0/inst/q_reg[23]/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  design_1_i/UIR_0/inst/q_reg[23]/Q
                         net (fo=2, routed)           0.165     0.332    design_1_i/dff4_2/inst/D3
    SLICE_X29Y72         FDRE                                         r  design_1_i/dff4_2/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/UIR_0/inst/q_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/dff4_0/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.167ns (50.250%)  route 0.165ns (49.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  design_1_i/UIR_0/inst/q_reg[20]/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  design_1_i/UIR_0/inst/q_reg[20]/Q
                         net (fo=2, routed)           0.165     0.332    design_1_i/dff4_0/inst/D0
    SLICE_X29Y71         FDRE                                         r  design_1_i/dff4_0/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/UIR_0/inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/dff4_0/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.167ns (50.148%)  route 0.166ns (49.852%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  design_1_i/UIR_0/inst/q_reg[23]/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  design_1_i/UIR_0/inst/q_reg[23]/Q
                         net (fo=2, routed)           0.166     0.333    design_1_i/dff4_0/inst/D3
    SLICE_X29Y71         FDRE                                         r  design_1_i/dff4_0/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/m74LS161_0/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/m74LS161_0/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.158%)  route 0.168ns (46.842%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE                         0.000     0.000 r  design_1_i/m74LS161_0/inst/Q0_reg/C
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/m74LS161_0/inst/Q0_reg/Q
                         net (fo=6, routed)           0.168     0.314    design_1_i/m74LS161_0/inst/Q0
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  design_1_i/m74LS161_0/inst/Q3_i_2/O
                         net (fo=1, routed)           0.000     0.359    design_1_i/m74LS161_0/inst/Q3_i_2_n_0
    SLICE_X33Y70         FDCE                                         r  design_1_i/m74LS161_0/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/m74LS161_1/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/m74LS161_1/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.343%)  route 0.115ns (31.657%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE                         0.000     0.000 r  design_1_i/m74LS161_1/inst/Q1_reg/C
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  design_1_i/m74LS161_1/inst/Q1_reg/Q
                         net (fo=6, routed)           0.115     0.266    design_1_i/m74LS161_1/inst/Q1
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.098     0.364 r  design_1_i/m74LS161_1/inst/Q2_i_1/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/m74LS161_1/inst/Q2_i_1_n_0
    SLICE_X32Y70         FDCE                                         r  design_1_i/m74LS161_1/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/m74LS161_0/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/m74LS161_0/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE                         0.000     0.000 r  design_1_i/m74LS161_0/inst/Q0_reg/C
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/m74LS161_0/inst/Q0_reg/Q
                         net (fo=6, routed)           0.179     0.325    design_1_i/m74LS161_0/inst/Q0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.042     0.367 r  design_1_i/m74LS161_0/inst/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_1_i/m74LS161_0/inst/Q1_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  design_1_i/m74LS161_0/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/m74LS161_0/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/m74LS161_0/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.191ns (51.574%)  route 0.179ns (48.426%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE                         0.000     0.000 r  design_1_i/m74LS161_0/inst/Q0_reg/C
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  design_1_i/m74LS161_0/inst/Q0_reg/Q
                         net (fo=6, routed)           0.179     0.325    design_1_i/m74LS161_0/inst/Q0
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  design_1_i/m74LS161_0/inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/m74LS161_0/inst/Q0_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  design_1_i/m74LS161_0/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/m74LS161_1/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/m74LS161_1/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.212ns (56.948%)  route 0.160ns (43.052%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE                         0.000     0.000 r  design_1_i/m74LS161_1/inst/Q0_reg/C
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  design_1_i/m74LS161_1/inst/Q0_reg/Q
                         net (fo=7, routed)           0.160     0.327    design_1_i/m74LS161_1/inst/Q0
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  design_1_i/m74LS161_1/inst/Q3_i_2/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/m74LS161_1/inst/Q3_i_2_n_0
    SLICE_X32Y70         FDCE                                         r  design_1_i/m74LS161_1/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.221ns  (logic 0.741ns (33.364%)  route 1.480ns (66.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.322     4.500 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.654     5.154    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.221ns  (logic 0.741ns (33.364%)  route 1.480ns (66.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.322     4.500 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.654     5.154    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.221ns  (logic 0.741ns (33.364%)  route 1.480ns (66.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.322     4.500 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.654     5.154    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.221ns  (logic 0.741ns (33.364%)  route 1.480ns (66.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.322     4.500 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.654     5.154    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 0.715ns (37.087%)  route 1.213ns (62.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.296     4.474 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.387     4.861    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 0.715ns (37.087%)  route 1.213ns (62.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.296     4.474 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.387     4.861    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 0.715ns (37.087%)  route 1.213ns (62.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.296     4.474 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.387     4.861    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.928ns  (logic 0.715ns (37.087%)  route 1.213ns (62.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        1.639     2.933    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.826     4.178    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.296     4.474 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.387     4.861    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q3_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.226ns (35.154%)  route 0.417ns (64.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.098     1.408 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.119     1.527    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.226ns (35.154%)  route 0.417ns (64.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.098     1.408 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.119     1.527    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.226ns (35.154%)  route 0.417ns (64.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.098     1.408 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.119     1.527    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_0/inst/Q3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.226ns (35.154%)  route 0.417ns (64.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_0/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.098     1.408 f  design_1_i/m74LS161_0/inst/Q3_i_3/O
                         net (fo=4, routed)           0.119     1.527    design_1_i/m74LS161_0/inst/Q3_i_3_n_0
    SLICE_X33Y70         FDCE                                         f  design_1_i/m74LS161_0/inst/Q3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.224ns (29.553%)  route 0.534ns (70.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.096     1.406 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.236     1.643    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.224ns (29.553%)  route 0.534ns (70.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.096     1.406 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.236     1.643    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.224ns (29.553%)  route 0.534ns (70.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.096     1.406 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.236     1.643    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/m74LS161_1/inst/Q3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.224ns (29.553%)  route 0.534ns (70.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6935, routed)        0.549     0.885    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.298     1.310    design_1_i/m74LS161_1/inst/CLR_n
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.096     1.406 f  design_1_i/m74LS161_1/inst/Q3_i_3/O
                         net (fo=4, routed)           0.236     1.643    design_1_i/m74LS161_1/inst/Q3_i_3_n_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/m74LS161_1/inst/Q3_reg/CLR
  -------------------------------------------------------------------    -------------------





