# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RegisterFile.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../../../../Users/93416/Desktop/大二下/计组实验/暂存/Register File.xpr/Register File/Register File.srcs/sim_1/new/test_distributed.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
