#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c3bd4e6760 .scope module, "Mem_ExPipeline_tb" "Mem_ExPipeline_tb" 2 3;
 .timescale -9 -12;
v000001c3bd636660_0 .var "ALU_Output", 31 0;
v000001c3bd636700_0 .net "ALU_Output_Out", 31 0, v000001c3bd4e9550_0;  1 drivers
v000001c3bd6367a0_0 .var "CLK", 0 0;
v000001c3bd636840_0 .var "Memory_Data", 31 0;
v000001c3bd4f1890_0 .net "Memory_Data_Out", 31 0, v000001c3bd4e9730_0;  1 drivers
v000001c3bd4f1c50_0 .var "Memory_access", 0 0;
v000001c3bd4f23d0_0 .net "Memory_access_Out", 0 0, v000001c3bd4fa460_0;  1 drivers
v000001c3bd4f2150_0 .var "Reset", 0 0;
v000001c3bd4f1a70_0 .var "Write_Address", 4 0;
v000001c3bd4f1bb0_0 .net "Write_Address_out", 4 0, v000001c3bd636480_0;  1 drivers
v000001c3bd4f1b10_0 .net "Write_Enable_Out", 0 0, v000001c3bd636520_0;  1 drivers
v000001c3bd4f2330_0 .var "Write_enable", 0 0;
S_000001c3bd63be20 .scope module, "uut" "Mem_ExPipeline" 2 22, 3 1 0, S_000001c3bd4e6760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Write_enable";
    .port_info 3 /INPUT 1 "Memory_access";
    .port_info 4 /INPUT 32 "Memory_Data";
    .port_info 5 /INPUT 32 "ALU_Output";
    .port_info 6 /INPUT 5 "Write_Address";
    .port_info 7 /OUTPUT 1 "Write_Enable_Out";
    .port_info 8 /OUTPUT 1 "Memory_access_Out";
    .port_info 9 /OUTPUT 32 "Memory_Data_Out";
    .port_info 10 /OUTPUT 32 "ALU_Output_Out";
    .port_info 11 /OUTPUT 5 "Write_Address_out";
v000001c3bd4fa320_0 .net "ALU_Output", 31 0, v000001c3bd636660_0;  1 drivers
v000001c3bd4e9550_0 .var "ALU_Output_Out", 31 0;
v000001c3bd4e95f0_0 .net "CLK", 0 0, v000001c3bd6367a0_0;  1 drivers
v000001c3bd4e9690_0 .net "Memory_Data", 31 0, v000001c3bd636840_0;  1 drivers
v000001c3bd4e9730_0 .var "Memory_Data_Out", 31 0;
v000001c3bd4fa3c0_0 .net "Memory_access", 0 0, v000001c3bd4f1c50_0;  1 drivers
v000001c3bd4fa460_0 .var "Memory_access_Out", 0 0;
v000001c3bd4fa500_0 .net "Reset", 0 0, v000001c3bd4f2150_0;  1 drivers
v000001c3bd4fa5a0_0 .net "Write_Address", 4 0, v000001c3bd4f1a70_0;  1 drivers
v000001c3bd636480_0 .var "Write_Address_out", 4 0;
v000001c3bd636520_0 .var "Write_Enable_Out", 0 0;
v000001c3bd6365c0_0 .net "Write_enable", 0 0, v000001c3bd4f2330_0;  1 drivers
E_000001c3bd4e5fe0 .event posedge, v000001c3bd4e95f0_0;
    .scope S_000001c3bd63be20;
T_0 ;
    %wait E_000001c3bd4e5fe0;
    %load/vec4 v000001c3bd4fa500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001c3bd636520_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001c3bd4fa460_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001c3bd4e9730_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001c3bd4e9550_0, 0;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v000001c3bd636480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c3bd6365c0_0;
    %assign/vec4 v000001c3bd636520_0, 0;
    %load/vec4 v000001c3bd4fa3c0_0;
    %assign/vec4 v000001c3bd4fa460_0, 0;
    %load/vec4 v000001c3bd4e9690_0;
    %assign/vec4 v000001c3bd4e9730_0, 0;
    %load/vec4 v000001c3bd4fa320_0;
    %assign/vec4 v000001c3bd4e9550_0, 0;
    %load/vec4 v000001c3bd4fa5a0_0;
    %assign/vec4 v000001c3bd636480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c3bd4e6760;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd6367a0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c3bd6367a0_0;
    %inv;
    %store/vec4 v000001c3bd6367a0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001c3bd4e6760;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3bd4f2150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd4f2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd4f1c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3bd636840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3bd636660_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c3bd4f1a70_0, 0, 5;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd4f2150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3bd4f2330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3bd4f1c50_0, 0, 1;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001c3bd636840_0, 0, 32;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v000001c3bd636660_0, 0, 32;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001c3bd4f1a70_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd4f2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd4f1c50_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001c3bd636840_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v000001c3bd636660_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001c3bd4f1a70_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3bd4f2150_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3bd4f2150_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c3bd4e6760;
T_3 ;
    %vpi_call 2 91 "$monitor", "Time: %0t | Reset: %b | Write_enable: %b | Memory_access: %b | Memory_Data: %h | ALU_Output: %h | Write_Address: %b || Write_Enable_Out: %b | Memory_access_Out: %b | Memory_Data_Out: %h | ALU_Output_Out: %h | Write_Address_out: %b", $time, v000001c3bd4f2150_0, v000001c3bd4f2330_0, v000001c3bd4f1c50_0, v000001c3bd636840_0, v000001c3bd636660_0, v000001c3bd4f1a70_0, v000001c3bd4f1b10_0, v000001c3bd4f23d0_0, v000001c3bd4f1890_0, v000001c3bd636700_0, v000001c3bd4f1bb0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Mem_ExPipelinetb.v";
    "Mem_ExPipeline.v";
