MR1 
===

A hobby RISC-V CPU core to learn riscv-formal and SpinalHDL.

See my write-up here: [A Bug Free RISC-V Core without Simulation](https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-RISC-V-Core-without-Simulation.html).


